
Wingy_smth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045f8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aa8  08004708  08004708  00014708  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080051b0  080051b0  000151b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080051b4  080051b4  000151b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  080051b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000061c  2000007c  08005234  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000698  08005234  00020698  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a6e0  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000033ad  00000000  00000000  0003a785  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00008bfc  00000000  00000000  0003db32  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000a38  00000000  00000000  00046730  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f58  00000000  00000000  00047168  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000071fa  00000000  00000000  000480c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003bd1  00000000  00000000  0004f2ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00052e8b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000240c  00000000  00000000  00052f08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000007c 	.word	0x2000007c
 800012c:	00000000 	.word	0x00000000
 8000130:	080046f0 	.word	0x080046f0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000080 	.word	0x20000080
 800014c:	080046f0 	.word	0x080046f0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f092 0f00 	teq	r2, #0
 800043a:	bf14      	ite	ne
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	4770      	bxeq	lr
 8000442:	b530      	push	{r4, r5, lr}
 8000444:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000450:	e720      	b.n	8000294 <__adddf3+0x138>
 8000452:	bf00      	nop

08000454 <__aeabi_ul2d>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	b530      	push	{r4, r5, lr}
 800045e:	f04f 0500 	mov.w	r5, #0
 8000462:	e00a      	b.n	800047a <__aeabi_l2d+0x16>

08000464 <__aeabi_l2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000472:	d502      	bpl.n	800047a <__aeabi_l2d+0x16>
 8000474:	4240      	negs	r0, r0
 8000476:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000482:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000486:	f43f aedc 	beq.w	8000242 <__adddf3+0xe6>
 800048a:	f04f 0203 	mov.w	r2, #3
 800048e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000492:	bf18      	it	ne
 8000494:	3203      	addne	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004aa:	fa20 f002 	lsr.w	r0, r0, r2
 80004ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b2:	ea40 000e 	orr.w	r0, r0, lr
 80004b6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ba:	4414      	add	r4, r2
 80004bc:	e6c1      	b.n	8000242 <__adddf3+0xe6>
 80004be:	bf00      	nop

080004c0 <__aeabi_dmul>:
 80004c0:	b570      	push	{r4, r5, r6, lr}
 80004c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ce:	bf1d      	ittte	ne
 80004d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d4:	ea94 0f0c 	teqne	r4, ip
 80004d8:	ea95 0f0c 	teqne	r5, ip
 80004dc:	f000 f8de 	bleq	800069c <__aeabi_dmul+0x1dc>
 80004e0:	442c      	add	r4, r5
 80004e2:	ea81 0603 	eor.w	r6, r1, r3
 80004e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f2:	bf18      	it	ne
 80004f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000500:	d038      	beq.n	8000574 <__aeabi_dmul+0xb4>
 8000502:	fba0 ce02 	umull	ip, lr, r0, r2
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800050e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000512:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000516:	f04f 0600 	mov.w	r6, #0
 800051a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800051e:	f09c 0f00 	teq	ip, #0
 8000522:	bf18      	it	ne
 8000524:	f04e 0e01 	orrne.w	lr, lr, #1
 8000528:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800052c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000530:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000534:	d204      	bcs.n	8000540 <__aeabi_dmul+0x80>
 8000536:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053a:	416d      	adcs	r5, r5
 800053c:	eb46 0606 	adc.w	r6, r6, r6
 8000540:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000544:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000548:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800054c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000550:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000554:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000558:	bf88      	it	hi
 800055a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800055e:	d81e      	bhi.n	800059e <__aeabi_dmul+0xde>
 8000560:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000564:	bf08      	it	eq
 8000566:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056a:	f150 0000 	adcs.w	r0, r0, #0
 800056e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000578:	ea46 0101 	orr.w	r1, r6, r1
 800057c:	ea40 0002 	orr.w	r0, r0, r2
 8000580:	ea81 0103 	eor.w	r1, r1, r3
 8000584:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000588:	bfc2      	ittt	gt
 800058a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800058e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000592:	bd70      	popgt	{r4, r5, r6, pc}
 8000594:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000598:	f04f 0e00 	mov.w	lr, #0
 800059c:	3c01      	subs	r4, #1
 800059e:	f300 80ab 	bgt.w	80006f8 <__aeabi_dmul+0x238>
 80005a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005a6:	bfde      	ittt	le
 80005a8:	2000      	movle	r0, #0
 80005aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd70      	pople	{r4, r5, r6, pc}
 80005b0:	f1c4 0400 	rsb	r4, r4, #0
 80005b4:	3c20      	subs	r4, #32
 80005b6:	da35      	bge.n	8000624 <__aeabi_dmul+0x164>
 80005b8:	340c      	adds	r4, #12
 80005ba:	dc1b      	bgt.n	80005f4 <__aeabi_dmul+0x134>
 80005bc:	f104 0414 	add.w	r4, r4, #20
 80005c0:	f1c4 0520 	rsb	r5, r4, #32
 80005c4:	fa00 f305 	lsl.w	r3, r0, r5
 80005c8:	fa20 f004 	lsr.w	r0, r0, r4
 80005cc:	fa01 f205 	lsl.w	r2, r1, r5
 80005d0:	ea40 0002 	orr.w	r0, r0, r2
 80005d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e0:	fa21 f604 	lsr.w	r6, r1, r4
 80005e4:	eb42 0106 	adc.w	r1, r2, r6
 80005e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005ec:	bf08      	it	eq
 80005ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f1c4 040c 	rsb	r4, r4, #12
 80005f8:	f1c4 0520 	rsb	r5, r4, #32
 80005fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000600:	fa20 f005 	lsr.w	r0, r0, r5
 8000604:	fa01 f204 	lsl.w	r2, r1, r4
 8000608:	ea40 0002 	orr.w	r0, r0, r2
 800060c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000610:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000614:	f141 0100 	adc.w	r1, r1, #0
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f205 	lsl.w	r2, r0, r5
 800062c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000630:	fa20 f304 	lsr.w	r3, r0, r4
 8000634:	fa01 f205 	lsl.w	r2, r1, r5
 8000638:	ea43 0302 	orr.w	r3, r3, r2
 800063c:	fa21 f004 	lsr.w	r0, r1, r4
 8000640:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000644:	fa21 f204 	lsr.w	r2, r1, r4
 8000648:	ea20 0002 	bic.w	r0, r0, r2
 800064c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000650:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000654:	bf08      	it	eq
 8000656:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f094 0f00 	teq	r4, #0
 8000660:	d10f      	bne.n	8000682 <__aeabi_dmul+0x1c2>
 8000662:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000666:	0040      	lsls	r0, r0, #1
 8000668:	eb41 0101 	adc.w	r1, r1, r1
 800066c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000670:	bf08      	it	eq
 8000672:	3c01      	subeq	r4, #1
 8000674:	d0f7      	beq.n	8000666 <__aeabi_dmul+0x1a6>
 8000676:	ea41 0106 	orr.w	r1, r1, r6
 800067a:	f095 0f00 	teq	r5, #0
 800067e:	bf18      	it	ne
 8000680:	4770      	bxne	lr
 8000682:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	eb43 0303 	adc.w	r3, r3, r3
 800068c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000690:	bf08      	it	eq
 8000692:	3d01      	subeq	r5, #1
 8000694:	d0f7      	beq.n	8000686 <__aeabi_dmul+0x1c6>
 8000696:	ea43 0306 	orr.w	r3, r3, r6
 800069a:	4770      	bx	lr
 800069c:	ea94 0f0c 	teq	r4, ip
 80006a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a4:	bf18      	it	ne
 80006a6:	ea95 0f0c 	teqne	r5, ip
 80006aa:	d00c      	beq.n	80006c6 <__aeabi_dmul+0x206>
 80006ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b0:	bf18      	it	ne
 80006b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006b6:	d1d1      	bne.n	800065c <__aeabi_dmul+0x19c>
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd70      	pop	{r4, r5, r6, pc}
 80006c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ca:	bf06      	itte	eq
 80006cc:	4610      	moveq	r0, r2
 80006ce:	4619      	moveq	r1, r3
 80006d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d4:	d019      	beq.n	800070a <__aeabi_dmul+0x24a>
 80006d6:	ea94 0f0c 	teq	r4, ip
 80006da:	d102      	bne.n	80006e2 <__aeabi_dmul+0x222>
 80006dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e0:	d113      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006e2:	ea95 0f0c 	teq	r5, ip
 80006e6:	d105      	bne.n	80006f4 <__aeabi_dmul+0x234>
 80006e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006ec:	bf1c      	itt	ne
 80006ee:	4610      	movne	r0, r2
 80006f0:	4619      	movne	r1, r3
 80006f2:	d10a      	bne.n	800070a <__aeabi_dmul+0x24a>
 80006f4:	ea81 0103 	eor.w	r1, r1, r3
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000704:	f04f 0000 	mov.w	r0, #0
 8000708:	bd70      	pop	{r4, r5, r6, pc}
 800070a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800070e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000712:	bd70      	pop	{r4, r5, r6, pc}

08000714 <__aeabi_ddiv>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800071e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000722:	bf1d      	ittte	ne
 8000724:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000728:	ea94 0f0c 	teqne	r4, ip
 800072c:	ea95 0f0c 	teqne	r5, ip
 8000730:	f000 f8a7 	bleq	8000882 <__aeabi_ddiv+0x16e>
 8000734:	eba4 0405 	sub.w	r4, r4, r5
 8000738:	ea81 0e03 	eor.w	lr, r1, r3
 800073c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000740:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000744:	f000 8088 	beq.w	8000858 <__aeabi_ddiv+0x144>
 8000748:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800074c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000750:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000754:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000758:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800075c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000760:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000764:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000768:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800076c:	429d      	cmp	r5, r3
 800076e:	bf08      	it	eq
 8000770:	4296      	cmpeq	r6, r2
 8000772:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000776:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077a:	d202      	bcs.n	8000782 <__aeabi_ddiv+0x6e>
 800077c:	085b      	lsrs	r3, r3, #1
 800077e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000782:	1ab6      	subs	r6, r6, r2
 8000784:	eb65 0503 	sbc.w	r5, r5, r3
 8000788:	085b      	lsrs	r3, r3, #1
 800078a:	ea4f 0232 	mov.w	r2, r2, rrx
 800078e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000792:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000796:	ebb6 0e02 	subs.w	lr, r6, r2
 800079a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800079e:	bf22      	ittt	cs
 80007a0:	1ab6      	subcs	r6, r6, r2
 80007a2:	4675      	movcs	r5, lr
 80007a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f4:	d018      	beq.n	8000828 <__aeabi_ddiv+0x114>
 80007f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80007fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000802:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000806:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800080e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000812:	d1c0      	bne.n	8000796 <__aeabi_ddiv+0x82>
 8000814:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000818:	d10b      	bne.n	8000832 <__aeabi_ddiv+0x11e>
 800081a:	ea41 0100 	orr.w	r1, r1, r0
 800081e:	f04f 0000 	mov.w	r0, #0
 8000822:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000826:	e7b6      	b.n	8000796 <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800082c:	bf04      	itt	eq
 800082e:	4301      	orreq	r1, r0
 8000830:	2000      	moveq	r0, #0
 8000832:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000836:	bf88      	it	hi
 8000838:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800083c:	f63f aeaf 	bhi.w	800059e <__aeabi_dmul+0xde>
 8000840:	ebb5 0c03 	subs.w	ip, r5, r3
 8000844:	bf04      	itt	eq
 8000846:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800084e:	f150 0000 	adcs.w	r0, r0, #0
 8000852:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000856:	bd70      	pop	{r4, r5, r6, pc}
 8000858:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800085c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000860:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000864:	bfc2      	ittt	gt
 8000866:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800086e:	bd70      	popgt	{r4, r5, r6, pc}
 8000870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000874:	f04f 0e00 	mov.w	lr, #0
 8000878:	3c01      	subs	r4, #1
 800087a:	e690      	b.n	800059e <__aeabi_dmul+0xde>
 800087c:	ea45 0e06 	orr.w	lr, r5, r6
 8000880:	e68d      	b.n	800059e <__aeabi_dmul+0xde>
 8000882:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	bf08      	it	eq
 800088c:	ea95 0f0c 	teqeq	r5, ip
 8000890:	f43f af3b 	beq.w	800070a <__aeabi_dmul+0x24a>
 8000894:	ea94 0f0c 	teq	r4, ip
 8000898:	d10a      	bne.n	80008b0 <__aeabi_ddiv+0x19c>
 800089a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800089e:	f47f af34 	bne.w	800070a <__aeabi_dmul+0x24a>
 80008a2:	ea95 0f0c 	teq	r5, ip
 80008a6:	f47f af25 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008aa:	4610      	mov	r0, r2
 80008ac:	4619      	mov	r1, r3
 80008ae:	e72c      	b.n	800070a <__aeabi_dmul+0x24a>
 80008b0:	ea95 0f0c 	teq	r5, ip
 80008b4:	d106      	bne.n	80008c4 <__aeabi_ddiv+0x1b0>
 80008b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ba:	f43f aefd 	beq.w	80006b8 <__aeabi_dmul+0x1f8>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e722      	b.n	800070a <__aeabi_dmul+0x24a>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	f47f aec5 	bne.w	800065c <__aeabi_dmul+0x19c>
 80008d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008d6:	f47f af0d 	bne.w	80006f4 <__aeabi_dmul+0x234>
 80008da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008de:	f47f aeeb 	bne.w	80006b8 <__aeabi_dmul+0x1f8>
 80008e2:	e712      	b.n	800070a <__aeabi_dmul+0x24a>

080008e4 <__gedf2>:
 80008e4:	f04f 3cff 	mov.w	ip, #4294967295
 80008e8:	e006      	b.n	80008f8 <__cmpdf2+0x4>
 80008ea:	bf00      	nop

080008ec <__ledf2>:
 80008ec:	f04f 0c01 	mov.w	ip, #1
 80008f0:	e002      	b.n	80008f8 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__cmpdf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000904:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800090e:	d01b      	beq.n	8000948 <__cmpdf2+0x54>
 8000910:	b001      	add	sp, #4
 8000912:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000916:	bf0c      	ite	eq
 8000918:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800091c:	ea91 0f03 	teqne	r1, r3
 8000920:	bf02      	ittt	eq
 8000922:	ea90 0f02 	teqeq	r0, r2
 8000926:	2000      	moveq	r0, #0
 8000928:	4770      	bxeq	lr
 800092a:	f110 0f00 	cmn.w	r0, #0
 800092e:	ea91 0f03 	teq	r1, r3
 8000932:	bf58      	it	pl
 8000934:	4299      	cmppl	r1, r3
 8000936:	bf08      	it	eq
 8000938:	4290      	cmpeq	r0, r2
 800093a:	bf2c      	ite	cs
 800093c:	17d8      	asrcs	r0, r3, #31
 800093e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000942:	f040 0001 	orr.w	r0, r0, #1
 8000946:	4770      	bx	lr
 8000948:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800094c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000950:	d102      	bne.n	8000958 <__cmpdf2+0x64>
 8000952:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000956:	d107      	bne.n	8000968 <__cmpdf2+0x74>
 8000958:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d1d6      	bne.n	8000910 <__cmpdf2+0x1c>
 8000962:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000966:	d0d3      	beq.n	8000910 <__cmpdf2+0x1c>
 8000968:	f85d 0b04 	ldr.w	r0, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop

08000970 <__aeabi_cdrcmple>:
 8000970:	4684      	mov	ip, r0
 8000972:	4610      	mov	r0, r2
 8000974:	4662      	mov	r2, ip
 8000976:	468c      	mov	ip, r1
 8000978:	4619      	mov	r1, r3
 800097a:	4663      	mov	r3, ip
 800097c:	e000      	b.n	8000980 <__aeabi_cdcmpeq>
 800097e:	bf00      	nop

08000980 <__aeabi_cdcmpeq>:
 8000980:	b501      	push	{r0, lr}
 8000982:	f7ff ffb7 	bl	80008f4 <__cmpdf2>
 8000986:	2800      	cmp	r0, #0
 8000988:	bf48      	it	mi
 800098a:	f110 0f00 	cmnmi.w	r0, #0
 800098e:	bd01      	pop	{r0, pc}

08000990 <__aeabi_dcmpeq>:
 8000990:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000994:	f7ff fff4 	bl	8000980 <__aeabi_cdcmpeq>
 8000998:	bf0c      	ite	eq
 800099a:	2001      	moveq	r0, #1
 800099c:	2000      	movne	r0, #0
 800099e:	f85d fb08 	ldr.w	pc, [sp], #8
 80009a2:	bf00      	nop

080009a4 <__aeabi_dcmplt>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff ffea 	bl	8000980 <__aeabi_cdcmpeq>
 80009ac:	bf34      	ite	cc
 80009ae:	2001      	movcc	r0, #1
 80009b0:	2000      	movcs	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmple>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffe0 	bl	8000980 <__aeabi_cdcmpeq>
 80009c0:	bf94      	ite	ls
 80009c2:	2001      	movls	r0, #1
 80009c4:	2000      	movhi	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmpge>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffce 	bl	8000970 <__aeabi_cdrcmple>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpgt>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffc4 	bl	8000970 <__aeabi_cdrcmple>
 80009e8:	bf34      	ite	cc
 80009ea:	2001      	movcc	r0, #1
 80009ec:	2000      	movcs	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpun>:
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d102      	bne.n	8000a04 <__aeabi_dcmpun+0x10>
 80009fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a02:	d10a      	bne.n	8000a1a <__aeabi_dcmpun+0x26>
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x20>
 8000a0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a12:	d102      	bne.n	8000a1a <__aeabi_dcmpun+0x26>
 8000a14:	f04f 0000 	mov.w	r0, #0
 8000a18:	4770      	bx	lr
 8000a1a:	f04f 0001 	mov.w	r0, #1
 8000a1e:	4770      	bx	lr

08000a20 <__aeabi_d2iz>:
 8000a20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a24:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a28:	d215      	bcs.n	8000a56 <__aeabi_d2iz+0x36>
 8000a2a:	d511      	bpl.n	8000a50 <__aeabi_d2iz+0x30>
 8000a2c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a34:	d912      	bls.n	8000a5c <__aeabi_d2iz+0x3c>
 8000a36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a42:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a46:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4a:	bf18      	it	ne
 8000a4c:	4240      	negne	r0, r0
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_d2iz+0x48>
 8000a5c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a60:	bf08      	it	eq
 8000a62:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_d2f>:
 8000a70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a74:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a78:	bf24      	itt	cs
 8000a7a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a7e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a82:	d90d      	bls.n	8000aa0 <__aeabi_d2f+0x30>
 8000a84:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a88:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a8c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a90:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a94:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a98:	bf08      	it	eq
 8000a9a:	f020 0001 	biceq.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa4:	d121      	bne.n	8000aea <__aeabi_d2f+0x7a>
 8000aa6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aaa:	bfbc      	itt	lt
 8000aac:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab0:	4770      	bxlt	lr
 8000ab2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ab6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aba:	f1c2 0218 	rsb	r2, r2, #24
 8000abe:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac6:	fa20 f002 	lsr.w	r0, r0, r2
 8000aca:	bf18      	it	ne
 8000acc:	f040 0001 	orrne.w	r0, r0, #1
 8000ad0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000adc:	ea40 000c 	orr.w	r0, r0, ip
 8000ae0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae8:	e7cc      	b.n	8000a84 <__aeabi_d2f+0x14>
 8000aea:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aee:	d107      	bne.n	8000b00 <__aeabi_d2f+0x90>
 8000af0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af4:	bf1e      	ittt	ne
 8000af6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000afe:	4770      	bxne	lr
 8000b00:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_frsub>:
 8000b10:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b14:	e002      	b.n	8000b1c <__addsf3>
 8000b16:	bf00      	nop

08000b18 <__aeabi_fsub>:
 8000b18:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b1c <__addsf3>:
 8000b1c:	0042      	lsls	r2, r0, #1
 8000b1e:	bf1f      	itttt	ne
 8000b20:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b24:	ea92 0f03 	teqne	r2, r3
 8000b28:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b2c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b30:	d06a      	beq.n	8000c08 <__addsf3+0xec>
 8000b32:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b36:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b3a:	bfc1      	itttt	gt
 8000b3c:	18d2      	addgt	r2, r2, r3
 8000b3e:	4041      	eorgt	r1, r0
 8000b40:	4048      	eorgt	r0, r1
 8000b42:	4041      	eorgt	r1, r0
 8000b44:	bfb8      	it	lt
 8000b46:	425b      	neglt	r3, r3
 8000b48:	2b19      	cmp	r3, #25
 8000b4a:	bf88      	it	hi
 8000b4c:	4770      	bxhi	lr
 8000b4e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b56:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b5a:	bf18      	it	ne
 8000b5c:	4240      	negne	r0, r0
 8000b5e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b62:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b66:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4249      	negne	r1, r1
 8000b6e:	ea92 0f03 	teq	r2, r3
 8000b72:	d03f      	beq.n	8000bf4 <__addsf3+0xd8>
 8000b74:	f1a2 0201 	sub.w	r2, r2, #1
 8000b78:	fa41 fc03 	asr.w	ip, r1, r3
 8000b7c:	eb10 000c 	adds.w	r0, r0, ip
 8000b80:	f1c3 0320 	rsb	r3, r3, #32
 8000b84:	fa01 f103 	lsl.w	r1, r1, r3
 8000b88:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b8c:	d502      	bpl.n	8000b94 <__addsf3+0x78>
 8000b8e:	4249      	negs	r1, r1
 8000b90:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b94:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b98:	d313      	bcc.n	8000bc2 <__addsf3+0xa6>
 8000b9a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b9e:	d306      	bcc.n	8000bae <__addsf3+0x92>
 8000ba0:	0840      	lsrs	r0, r0, #1
 8000ba2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ba6:	f102 0201 	add.w	r2, r2, #1
 8000baa:	2afe      	cmp	r2, #254	; 0xfe
 8000bac:	d251      	bcs.n	8000c52 <__addsf3+0x136>
 8000bae:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bb2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bb6:	bf08      	it	eq
 8000bb8:	f020 0001 	biceq.w	r0, r0, #1
 8000bbc:	ea40 0003 	orr.w	r0, r0, r3
 8000bc0:	4770      	bx	lr
 8000bc2:	0049      	lsls	r1, r1, #1
 8000bc4:	eb40 0000 	adc.w	r0, r0, r0
 8000bc8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	d1ed      	bne.n	8000bae <__addsf3+0x92>
 8000bd2:	fab0 fc80 	clz	ip, r0
 8000bd6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bda:	ebb2 020c 	subs.w	r2, r2, ip
 8000bde:	fa00 f00c 	lsl.w	r0, r0, ip
 8000be2:	bfaa      	itet	ge
 8000be4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000be8:	4252      	neglt	r2, r2
 8000bea:	4318      	orrge	r0, r3
 8000bec:	bfbc      	itt	lt
 8000bee:	40d0      	lsrlt	r0, r2
 8000bf0:	4318      	orrlt	r0, r3
 8000bf2:	4770      	bx	lr
 8000bf4:	f092 0f00 	teq	r2, #0
 8000bf8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bfc:	bf06      	itte	eq
 8000bfe:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c02:	3201      	addeq	r2, #1
 8000c04:	3b01      	subne	r3, #1
 8000c06:	e7b5      	b.n	8000b74 <__addsf3+0x58>
 8000c08:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c0c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c10:	bf18      	it	ne
 8000c12:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c16:	d021      	beq.n	8000c5c <__addsf3+0x140>
 8000c18:	ea92 0f03 	teq	r2, r3
 8000c1c:	d004      	beq.n	8000c28 <__addsf3+0x10c>
 8000c1e:	f092 0f00 	teq	r2, #0
 8000c22:	bf08      	it	eq
 8000c24:	4608      	moveq	r0, r1
 8000c26:	4770      	bx	lr
 8000c28:	ea90 0f01 	teq	r0, r1
 8000c2c:	bf1c      	itt	ne
 8000c2e:	2000      	movne	r0, #0
 8000c30:	4770      	bxne	lr
 8000c32:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c36:	d104      	bne.n	8000c42 <__addsf3+0x126>
 8000c38:	0040      	lsls	r0, r0, #1
 8000c3a:	bf28      	it	cs
 8000c3c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c40:	4770      	bx	lr
 8000c42:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c46:	bf3c      	itt	cc
 8000c48:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c4c:	4770      	bxcc	lr
 8000c4e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c52:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c56:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c5a:	4770      	bx	lr
 8000c5c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c60:	bf16      	itet	ne
 8000c62:	4608      	movne	r0, r1
 8000c64:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c68:	4601      	movne	r1, r0
 8000c6a:	0242      	lsls	r2, r0, #9
 8000c6c:	bf06      	itte	eq
 8000c6e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c72:	ea90 0f01 	teqeq	r0, r1
 8000c76:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_ui2f>:
 8000c7c:	f04f 0300 	mov.w	r3, #0
 8000c80:	e004      	b.n	8000c8c <__aeabi_i2f+0x8>
 8000c82:	bf00      	nop

08000c84 <__aeabi_i2f>:
 8000c84:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c88:	bf48      	it	mi
 8000c8a:	4240      	negmi	r0, r0
 8000c8c:	ea5f 0c00 	movs.w	ip, r0
 8000c90:	bf08      	it	eq
 8000c92:	4770      	bxeq	lr
 8000c94:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c98:	4601      	mov	r1, r0
 8000c9a:	f04f 0000 	mov.w	r0, #0
 8000c9e:	e01c      	b.n	8000cda <__aeabi_l2f+0x2a>

08000ca0 <__aeabi_ul2f>:
 8000ca0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ca4:	bf08      	it	eq
 8000ca6:	4770      	bxeq	lr
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e00a      	b.n	8000cc4 <__aeabi_l2f+0x14>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_l2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__aeabi_l2f+0x14>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	ea5f 0c01 	movs.w	ip, r1
 8000cc8:	bf02      	ittt	eq
 8000cca:	4684      	moveq	ip, r0
 8000ccc:	4601      	moveq	r1, r0
 8000cce:	2000      	moveq	r0, #0
 8000cd0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cd4:	bf08      	it	eq
 8000cd6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cda:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cde:	fabc f28c 	clz	r2, ip
 8000ce2:	3a08      	subs	r2, #8
 8000ce4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ce8:	db10      	blt.n	8000d0c <__aeabi_l2f+0x5c>
 8000cea:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cee:	4463      	add	r3, ip
 8000cf0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cf4:	f1c2 0220 	rsb	r2, r2, #32
 8000cf8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cfc:	fa20 f202 	lsr.w	r2, r0, r2
 8000d00:	eb43 0002 	adc.w	r0, r3, r2
 8000d04:	bf08      	it	eq
 8000d06:	f020 0001 	biceq.w	r0, r0, #1
 8000d0a:	4770      	bx	lr
 8000d0c:	f102 0220 	add.w	r2, r2, #32
 8000d10:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d14:	f1c2 0220 	rsb	r2, r2, #32
 8000d18:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d1c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d20:	eb43 0002 	adc.w	r0, r3, r2
 8000d24:	bf08      	it	eq
 8000d26:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2a:	4770      	bx	lr

08000d2c <__aeabi_fmul>:
 8000d2c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d30:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d34:	bf1e      	ittt	ne
 8000d36:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d3a:	ea92 0f0c 	teqne	r2, ip
 8000d3e:	ea93 0f0c 	teqne	r3, ip
 8000d42:	d06f      	beq.n	8000e24 <__aeabi_fmul+0xf8>
 8000d44:	441a      	add	r2, r3
 8000d46:	ea80 0c01 	eor.w	ip, r0, r1
 8000d4a:	0240      	lsls	r0, r0, #9
 8000d4c:	bf18      	it	ne
 8000d4e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d52:	d01e      	beq.n	8000d92 <__aeabi_fmul+0x66>
 8000d54:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d58:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d5c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d60:	fba0 3101 	umull	r3, r1, r0, r1
 8000d64:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d68:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d6c:	bf3e      	ittt	cc
 8000d6e:	0049      	lslcc	r1, r1, #1
 8000d70:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d74:	005b      	lslcc	r3, r3, #1
 8000d76:	ea40 0001 	orr.w	r0, r0, r1
 8000d7a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d7e:	2afd      	cmp	r2, #253	; 0xfd
 8000d80:	d81d      	bhi.n	8000dbe <__aeabi_fmul+0x92>
 8000d82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d86:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d8a:	bf08      	it	eq
 8000d8c:	f020 0001 	biceq.w	r0, r0, #1
 8000d90:	4770      	bx	lr
 8000d92:	f090 0f00 	teq	r0, #0
 8000d96:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d9a:	bf08      	it	eq
 8000d9c:	0249      	lsleq	r1, r1, #9
 8000d9e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000da2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000da6:	3a7f      	subs	r2, #127	; 0x7f
 8000da8:	bfc2      	ittt	gt
 8000daa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dae:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db2:	4770      	bxgt	lr
 8000db4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db8:	f04f 0300 	mov.w	r3, #0
 8000dbc:	3a01      	subs	r2, #1
 8000dbe:	dc5d      	bgt.n	8000e7c <__aeabi_fmul+0x150>
 8000dc0:	f112 0f19 	cmn.w	r2, #25
 8000dc4:	bfdc      	itt	le
 8000dc6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dca:	4770      	bxle	lr
 8000dcc:	f1c2 0200 	rsb	r2, r2, #0
 8000dd0:	0041      	lsls	r1, r0, #1
 8000dd2:	fa21 f102 	lsr.w	r1, r1, r2
 8000dd6:	f1c2 0220 	rsb	r2, r2, #32
 8000dda:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dde:	ea5f 0031 	movs.w	r0, r1, rrx
 8000de2:	f140 0000 	adc.w	r0, r0, #0
 8000de6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dea:	bf08      	it	eq
 8000dec:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df0:	4770      	bx	lr
 8000df2:	f092 0f00 	teq	r2, #0
 8000df6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0040      	lsleq	r0, r0, #1
 8000dfe:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e02:	3a01      	subeq	r2, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fmul+0xce>
 8000e06:	ea40 000c 	orr.w	r0, r0, ip
 8000e0a:	f093 0f00 	teq	r3, #0
 8000e0e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0049      	lsleq	r1, r1, #1
 8000e16:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e1a:	3b01      	subeq	r3, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xe6>
 8000e1e:	ea41 010c 	orr.w	r1, r1, ip
 8000e22:	e78f      	b.n	8000d44 <__aeabi_fmul+0x18>
 8000e24:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e28:	ea92 0f0c 	teq	r2, ip
 8000e2c:	bf18      	it	ne
 8000e2e:	ea93 0f0c 	teqne	r3, ip
 8000e32:	d00a      	beq.n	8000e4a <__aeabi_fmul+0x11e>
 8000e34:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e38:	bf18      	it	ne
 8000e3a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e3e:	d1d8      	bne.n	8000df2 <__aeabi_fmul+0xc6>
 8000e40:	ea80 0001 	eor.w	r0, r0, r1
 8000e44:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e48:	4770      	bx	lr
 8000e4a:	f090 0f00 	teq	r0, #0
 8000e4e:	bf17      	itett	ne
 8000e50:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e54:	4608      	moveq	r0, r1
 8000e56:	f091 0f00 	teqne	r1, #0
 8000e5a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e5e:	d014      	beq.n	8000e8a <__aeabi_fmul+0x15e>
 8000e60:	ea92 0f0c 	teq	r2, ip
 8000e64:	d101      	bne.n	8000e6a <__aeabi_fmul+0x13e>
 8000e66:	0242      	lsls	r2, r0, #9
 8000e68:	d10f      	bne.n	8000e8a <__aeabi_fmul+0x15e>
 8000e6a:	ea93 0f0c 	teq	r3, ip
 8000e6e:	d103      	bne.n	8000e78 <__aeabi_fmul+0x14c>
 8000e70:	024b      	lsls	r3, r1, #9
 8000e72:	bf18      	it	ne
 8000e74:	4608      	movne	r0, r1
 8000e76:	d108      	bne.n	8000e8a <__aeabi_fmul+0x15e>
 8000e78:	ea80 0001 	eor.w	r0, r0, r1
 8000e7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e88:	4770      	bx	lr
 8000e8a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e92:	4770      	bx	lr

08000e94 <__aeabi_fdiv>:
 8000e94:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e98:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e9c:	bf1e      	ittt	ne
 8000e9e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ea2:	ea92 0f0c 	teqne	r2, ip
 8000ea6:	ea93 0f0c 	teqne	r3, ip
 8000eaa:	d069      	beq.n	8000f80 <__aeabi_fdiv+0xec>
 8000eac:	eba2 0203 	sub.w	r2, r2, r3
 8000eb0:	ea80 0c01 	eor.w	ip, r0, r1
 8000eb4:	0249      	lsls	r1, r1, #9
 8000eb6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eba:	d037      	beq.n	8000f2c <__aeabi_fdiv+0x98>
 8000ebc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ec4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ec8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ecc:	428b      	cmp	r3, r1
 8000ece:	bf38      	it	cc
 8000ed0:	005b      	lslcc	r3, r3, #1
 8000ed2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ed6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eda:	428b      	cmp	r3, r1
 8000edc:	bf24      	itt	cs
 8000ede:	1a5b      	subcs	r3, r3, r1
 8000ee0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ee4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ee8:	bf24      	itt	cs
 8000eea:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000eee:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ef2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ef6:	bf24      	itt	cs
 8000ef8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000efc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f00:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f04:	bf24      	itt	cs
 8000f06:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f0a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f0e:	011b      	lsls	r3, r3, #4
 8000f10:	bf18      	it	ne
 8000f12:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f16:	d1e0      	bne.n	8000eda <__aeabi_fdiv+0x46>
 8000f18:	2afd      	cmp	r2, #253	; 0xfd
 8000f1a:	f63f af50 	bhi.w	8000dbe <__aeabi_fmul+0x92>
 8000f1e:	428b      	cmp	r3, r1
 8000f20:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f24:	bf08      	it	eq
 8000f26:	f020 0001 	biceq.w	r0, r0, #1
 8000f2a:	4770      	bx	lr
 8000f2c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f30:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f34:	327f      	adds	r2, #127	; 0x7f
 8000f36:	bfc2      	ittt	gt
 8000f38:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f3c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f40:	4770      	bxgt	lr
 8000f42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f46:	f04f 0300 	mov.w	r3, #0
 8000f4a:	3a01      	subs	r2, #1
 8000f4c:	e737      	b.n	8000dbe <__aeabi_fmul+0x92>
 8000f4e:	f092 0f00 	teq	r2, #0
 8000f52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f56:	bf02      	ittt	eq
 8000f58:	0040      	lsleq	r0, r0, #1
 8000f5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f5e:	3a01      	subeq	r2, #1
 8000f60:	d0f9      	beq.n	8000f56 <__aeabi_fdiv+0xc2>
 8000f62:	ea40 000c 	orr.w	r0, r0, ip
 8000f66:	f093 0f00 	teq	r3, #0
 8000f6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0049      	lsleq	r1, r1, #1
 8000f72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f76:	3b01      	subeq	r3, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xda>
 8000f7a:	ea41 010c 	orr.w	r1, r1, ip
 8000f7e:	e795      	b.n	8000eac <__aeabi_fdiv+0x18>
 8000f80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f84:	ea92 0f0c 	teq	r2, ip
 8000f88:	d108      	bne.n	8000f9c <__aeabi_fdiv+0x108>
 8000f8a:	0242      	lsls	r2, r0, #9
 8000f8c:	f47f af7d 	bne.w	8000e8a <__aeabi_fmul+0x15e>
 8000f90:	ea93 0f0c 	teq	r3, ip
 8000f94:	f47f af70 	bne.w	8000e78 <__aeabi_fmul+0x14c>
 8000f98:	4608      	mov	r0, r1
 8000f9a:	e776      	b.n	8000e8a <__aeabi_fmul+0x15e>
 8000f9c:	ea93 0f0c 	teq	r3, ip
 8000fa0:	d104      	bne.n	8000fac <__aeabi_fdiv+0x118>
 8000fa2:	024b      	lsls	r3, r1, #9
 8000fa4:	f43f af4c 	beq.w	8000e40 <__aeabi_fmul+0x114>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e76e      	b.n	8000e8a <__aeabi_fmul+0x15e>
 8000fac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb0:	bf18      	it	ne
 8000fb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fb6:	d1ca      	bne.n	8000f4e <__aeabi_fdiv+0xba>
 8000fb8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fbc:	f47f af5c 	bne.w	8000e78 <__aeabi_fmul+0x14c>
 8000fc0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fc4:	f47f af3c 	bne.w	8000e40 <__aeabi_fmul+0x114>
 8000fc8:	e75f      	b.n	8000e8a <__aeabi_fmul+0x15e>
 8000fca:	bf00      	nop

08000fcc <__aeabi_f2iz>:
 8000fcc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fd4:	d30f      	bcc.n	8000ff6 <__aeabi_f2iz+0x2a>
 8000fd6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fda:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fde:	d90d      	bls.n	8000ffc <__aeabi_f2iz+0x30>
 8000fe0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fe4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fe8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000fec:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff0:	bf18      	it	ne
 8000ff2:	4240      	negne	r0, r0
 8000ff4:	4770      	bx	lr
 8000ff6:	f04f 0000 	mov.w	r0, #0
 8000ffa:	4770      	bx	lr
 8000ffc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001000:	d101      	bne.n	8001006 <__aeabi_f2iz+0x3a>
 8001002:	0242      	lsls	r2, r0, #9
 8001004:	d105      	bne.n	8001012 <__aeabi_f2iz+0x46>
 8001006:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800100a:	bf08      	it	eq
 800100c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001010:	4770      	bx	lr
 8001012:	f04f 0000 	mov.w	r0, #0
 8001016:	4770      	bx	lr

08001018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001018:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <HAL_InitTick+0x3c>)
{
 800101c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800101e:	7818      	ldrb	r0, [r3, #0]
 8001020:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001024:	fbb3 f3f0 	udiv	r3, r3, r0
 8001028:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <HAL_InitTick+0x40>)
 800102a:	6810      	ldr	r0, [r2, #0]
 800102c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001030:	f000 f89e 	bl	8001170 <HAL_SYSTICK_Config>
 8001034:	4604      	mov	r4, r0
 8001036:	b958      	cbnz	r0, 8001050 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001038:	2d0f      	cmp	r5, #15
 800103a:	d809      	bhi.n	8001050 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800103c:	4602      	mov	r2, r0
 800103e:	4629      	mov	r1, r5
 8001040:	f04f 30ff 	mov.w	r0, #4294967295
 8001044:	f000 f854 	bl	80010f0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001048:	4b04      	ldr	r3, [pc, #16]	; (800105c <HAL_InitTick+0x44>)
 800104a:	4620      	mov	r0, r4
 800104c:	601d      	str	r5, [r3, #0]
 800104e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001050:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001052:	bd38      	pop	{r3, r4, r5, pc}
 8001054:	20000000 	.word	0x20000000
 8001058:	20000010 	.word	0x20000010
 800105c:	20000004 	.word	0x20000004

08001060 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001060:	4a07      	ldr	r2, [pc, #28]	; (8001080 <HAL_Init+0x20>)
{
 8001062:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001064:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001066:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001068:	f043 0310 	orr.w	r3, r3, #16
 800106c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800106e:	f000 f82d 	bl	80010cc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001072:	2000      	movs	r0, #0
 8001074:	f7ff ffd0 	bl	8001018 <HAL_InitTick>
  HAL_MspInit();
 8001078:	f002 fb5a 	bl	8003730 <HAL_MspInit>
}
 800107c:	2000      	movs	r0, #0
 800107e:	bd08      	pop	{r3, pc}
 8001080:	40022000 	.word	0x40022000

08001084 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001084:	4a03      	ldr	r2, [pc, #12]	; (8001094 <HAL_IncTick+0x10>)
 8001086:	4b04      	ldr	r3, [pc, #16]	; (8001098 <HAL_IncTick+0x14>)
 8001088:	6811      	ldr	r1, [r2, #0]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	440b      	add	r3, r1
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	200004a0 	.word	0x200004a0
 8001098:	20000000 	.word	0x20000000

0800109c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800109c:	4b01      	ldr	r3, [pc, #4]	; (80010a4 <HAL_GetTick+0x8>)
 800109e:	6818      	ldr	r0, [r3, #0]
}
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	200004a0 	.word	0x200004a0

080010a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a8:	b538      	push	{r3, r4, r5, lr}
 80010aa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010ac:	f7ff fff6 	bl	800109c <HAL_GetTick>
 80010b0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010b2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80010b4:	bf1e      	ittt	ne
 80010b6:	4b04      	ldrne	r3, [pc, #16]	; (80010c8 <HAL_Delay+0x20>)
 80010b8:	781b      	ldrbne	r3, [r3, #0]
 80010ba:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010bc:	f7ff ffee 	bl	800109c <HAL_GetTick>
 80010c0:	1b40      	subs	r0, r0, r5
 80010c2:	4284      	cmp	r4, r0
 80010c4:	d8fa      	bhi.n	80010bc <HAL_Delay+0x14>
  {
  }
}
 80010c6:	bd38      	pop	{r3, r4, r5, pc}
 80010c8:	20000000 	.word	0x20000000

080010cc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010cc:	4a07      	ldr	r2, [pc, #28]	; (80010ec <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010ce:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010d0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010d2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010d6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80010da:	041b      	lsls	r3, r3, #16
 80010dc:	0c1b      	lsrs	r3, r3, #16
 80010de:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80010e6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80010e8:	60d3      	str	r3, [r2, #12]
 80010ea:	4770      	bx	lr
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010f0:	4b17      	ldr	r3, [pc, #92]	; (8001150 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010f2:	b530      	push	{r4, r5, lr}
 80010f4:	68dc      	ldr	r4, [r3, #12]
 80010f6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010fe:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001100:	2b04      	cmp	r3, #4
 8001102:	bf28      	it	cs
 8001104:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001106:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001108:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110c:	bf98      	it	ls
 800110e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001110:	fa05 f303 	lsl.w	r3, r5, r3
 8001114:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001118:	bf88      	it	hi
 800111a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	4019      	ands	r1, r3
 800111e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001120:	fa05 f404 	lsl.w	r4, r5, r4
 8001124:	3c01      	subs	r4, #1
 8001126:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001128:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112a:	ea42 0201 	orr.w	r2, r2, r1
 800112e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001132:	bfaf      	iteee	ge
 8001134:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001138:	4b06      	ldrlt	r3, [pc, #24]	; (8001154 <HAL_NVIC_SetPriority+0x64>)
 800113a:	f000 000f 	andlt.w	r0, r0, #15
 800113e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001140:	bfa5      	ittet	ge
 8001142:	b2d2      	uxtbge	r2, r2
 8001144:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001148:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800114e:	bd30      	pop	{r4, r5, pc}
 8001150:	e000ed00 	.word	0xe000ed00
 8001154:	e000ed14 	.word	0xe000ed14

08001158 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001158:	2301      	movs	r3, #1
 800115a:	0942      	lsrs	r2, r0, #5
 800115c:	f000 001f 	and.w	r0, r0, #31
 8001160:	fa03 f000 	lsl.w	r0, r3, r0
 8001164:	4b01      	ldr	r3, [pc, #4]	; (800116c <HAL_NVIC_EnableIRQ+0x14>)
 8001166:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800116a:	4770      	bx	lr
 800116c:	e000e100 	.word	0xe000e100

08001170 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001170:	3801      	subs	r0, #1
 8001172:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001176:	d20a      	bcs.n	800118e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001178:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800117c:	4a06      	ldr	r2, [pc, #24]	; (8001198 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800117e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001180:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001184:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001186:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001188:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800118a:	601a      	str	r2, [r3, #0]
 800118c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800118e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000e010 	.word	0xe000e010
 8001198:	e000ed00 	.word	0xe000ed00

0800119c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800119c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80011a0:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80011a2:	4616      	mov	r6, r2
 80011a4:	4b65      	ldr	r3, [pc, #404]	; (800133c <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80011a6:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800134c <HAL_GPIO_Init+0x1b0>
 80011aa:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8001350 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80011ae:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011b2:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80011b4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011b8:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80011bc:	45a0      	cmp	r8, r4
 80011be:	d17f      	bne.n	80012c0 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80011c0:	684d      	ldr	r5, [r1, #4]
 80011c2:	2d12      	cmp	r5, #18
 80011c4:	f000 80af 	beq.w	8001326 <HAL_GPIO_Init+0x18a>
 80011c8:	f200 8088 	bhi.w	80012dc <HAL_GPIO_Init+0x140>
 80011cc:	2d02      	cmp	r5, #2
 80011ce:	f000 80a7 	beq.w	8001320 <HAL_GPIO_Init+0x184>
 80011d2:	d87c      	bhi.n	80012ce <HAL_GPIO_Init+0x132>
 80011d4:	2d00      	cmp	r5, #0
 80011d6:	f000 808e 	beq.w	80012f6 <HAL_GPIO_Init+0x15a>
 80011da:	2d01      	cmp	r5, #1
 80011dc:	f000 809e 	beq.w	800131c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011e0:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011e4:	2cff      	cmp	r4, #255	; 0xff
 80011e6:	bf93      	iteet	ls
 80011e8:	4682      	movls	sl, r0
 80011ea:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80011ee:	3d08      	subhi	r5, #8
 80011f0:	f8d0 b000 	ldrls.w	fp, [r0]
 80011f4:	bf92      	itee	ls
 80011f6:	00b5      	lslls	r5, r6, #2
 80011f8:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80011fc:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011fe:	fa09 f805 	lsl.w	r8, r9, r5
 8001202:	ea2b 0808 	bic.w	r8, fp, r8
 8001206:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800120a:	bf88      	it	hi
 800120c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001210:	ea48 0505 	orr.w	r5, r8, r5
 8001214:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001218:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800121c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8001220:	d04e      	beq.n	80012c0 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001222:	4d47      	ldr	r5, [pc, #284]	; (8001340 <HAL_GPIO_Init+0x1a4>)
 8001224:	4f46      	ldr	r7, [pc, #280]	; (8001340 <HAL_GPIO_Init+0x1a4>)
 8001226:	69ad      	ldr	r5, [r5, #24]
 8001228:	f026 0803 	bic.w	r8, r6, #3
 800122c:	f045 0501 	orr.w	r5, r5, #1
 8001230:	61bd      	str	r5, [r7, #24]
 8001232:	69bd      	ldr	r5, [r7, #24]
 8001234:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001238:	f005 0501 	and.w	r5, r5, #1
 800123c:	9501      	str	r5, [sp, #4]
 800123e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001242:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001246:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001248:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 800124c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001250:	fa09 f90b 	lsl.w	r9, r9, fp
 8001254:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001258:	4d3a      	ldr	r5, [pc, #232]	; (8001344 <HAL_GPIO_Init+0x1a8>)
 800125a:	42a8      	cmp	r0, r5
 800125c:	d068      	beq.n	8001330 <HAL_GPIO_Init+0x194>
 800125e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001262:	42a8      	cmp	r0, r5
 8001264:	d066      	beq.n	8001334 <HAL_GPIO_Init+0x198>
 8001266:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800126a:	42a8      	cmp	r0, r5
 800126c:	d064      	beq.n	8001338 <HAL_GPIO_Init+0x19c>
 800126e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001272:	42a8      	cmp	r0, r5
 8001274:	bf0c      	ite	eq
 8001276:	2503      	moveq	r5, #3
 8001278:	2504      	movne	r5, #4
 800127a:	fa05 f50b 	lsl.w	r5, r5, fp
 800127e:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001282:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001286:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001288:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800128c:	bf14      	ite	ne
 800128e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001290:	43a5      	biceq	r5, r4
 8001292:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001294:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001296:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800129a:	bf14      	ite	ne
 800129c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800129e:	43a5      	biceq	r5, r4
 80012a0:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012a2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80012a8:	bf14      	ite	ne
 80012aa:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ac:	43a5      	biceq	r5, r4
 80012ae:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012b0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012b2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80012b6:	bf14      	ite	ne
 80012b8:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012ba:	ea25 0404 	biceq.w	r4, r5, r4
 80012be:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80012c0:	3601      	adds	r6, #1
 80012c2:	2e10      	cmp	r6, #16
 80012c4:	f47f af73 	bne.w	80011ae <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 80012c8:	b003      	add	sp, #12
 80012ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80012ce:	2d03      	cmp	r5, #3
 80012d0:	d022      	beq.n	8001318 <HAL_GPIO_Init+0x17c>
 80012d2:	2d11      	cmp	r5, #17
 80012d4:	d184      	bne.n	80011e0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80012d6:	68ca      	ldr	r2, [r1, #12]
 80012d8:	3204      	adds	r2, #4
          break;
 80012da:	e781      	b.n	80011e0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 80012dc:	4f1a      	ldr	r7, [pc, #104]	; (8001348 <HAL_GPIO_Init+0x1ac>)
 80012de:	42bd      	cmp	r5, r7
 80012e0:	d009      	beq.n	80012f6 <HAL_GPIO_Init+0x15a>
 80012e2:	d812      	bhi.n	800130a <HAL_GPIO_Init+0x16e>
 80012e4:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8001354 <HAL_GPIO_Init+0x1b8>
 80012e8:	454d      	cmp	r5, r9
 80012ea:	d004      	beq.n	80012f6 <HAL_GPIO_Init+0x15a>
 80012ec:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80012f0:	454d      	cmp	r5, r9
 80012f2:	f47f af75 	bne.w	80011e0 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80012f6:	688a      	ldr	r2, [r1, #8]
 80012f8:	b1c2      	cbz	r2, 800132c <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80012fa:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80012fc:	bf0c      	ite	eq
 80012fe:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001302:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001306:	2208      	movs	r2, #8
 8001308:	e76a      	b.n	80011e0 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800130a:	4575      	cmp	r5, lr
 800130c:	d0f3      	beq.n	80012f6 <HAL_GPIO_Init+0x15a>
 800130e:	4565      	cmp	r5, ip
 8001310:	d0f1      	beq.n	80012f6 <HAL_GPIO_Init+0x15a>
 8001312:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8001358 <HAL_GPIO_Init+0x1bc>
 8001316:	e7eb      	b.n	80012f0 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001318:	2200      	movs	r2, #0
 800131a:	e761      	b.n	80011e0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800131c:	68ca      	ldr	r2, [r1, #12]
          break;
 800131e:	e75f      	b.n	80011e0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001320:	68ca      	ldr	r2, [r1, #12]
 8001322:	3208      	adds	r2, #8
          break;
 8001324:	e75c      	b.n	80011e0 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001326:	68ca      	ldr	r2, [r1, #12]
 8001328:	320c      	adds	r2, #12
          break;
 800132a:	e759      	b.n	80011e0 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800132c:	2204      	movs	r2, #4
 800132e:	e757      	b.n	80011e0 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001330:	2500      	movs	r5, #0
 8001332:	e7a2      	b.n	800127a <HAL_GPIO_Init+0xde>
 8001334:	2501      	movs	r5, #1
 8001336:	e7a0      	b.n	800127a <HAL_GPIO_Init+0xde>
 8001338:	2502      	movs	r5, #2
 800133a:	e79e      	b.n	800127a <HAL_GPIO_Init+0xde>
 800133c:	40010400 	.word	0x40010400
 8001340:	40021000 	.word	0x40021000
 8001344:	40010800 	.word	0x40010800
 8001348:	10210000 	.word	0x10210000
 800134c:	10310000 	.word	0x10310000
 8001350:	10320000 	.word	0x10320000
 8001354:	10110000 	.word	0x10110000
 8001358:	10220000 	.word	0x10220000

0800135c <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800135c:	6802      	ldr	r2, [r0, #0]
 800135e:	6953      	ldr	r3, [r2, #20]
 8001360:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001364:	d00d      	beq.n	8001382 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001366:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 800136a:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800136c:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 800136e:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001370:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8001372:	2300      	movs	r3, #0
 8001374:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001376:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 800137a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 800137e:	2001      	movs	r0, #1
 8001380:	4770      	bx	lr
  }
  return HAL_OK;
 8001382:	4618      	mov	r0, r3
}
 8001384:	4770      	bx	lr

08001386 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001386:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800138a:	4604      	mov	r4, r0
 800138c:	4617      	mov	r7, r2
 800138e:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001390:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001394:	b28e      	uxth	r6, r1
 8001396:	6825      	ldr	r5, [r4, #0]
 8001398:	f1b8 0f01 	cmp.w	r8, #1
 800139c:	bf0c      	ite	eq
 800139e:	696b      	ldreq	r3, [r5, #20]
 80013a0:	69ab      	ldrne	r3, [r5, #24]
 80013a2:	ea36 0303 	bics.w	r3, r6, r3
 80013a6:	bf14      	ite	ne
 80013a8:	2001      	movne	r0, #1
 80013aa:	2000      	moveq	r0, #0
 80013ac:	b908      	cbnz	r0, 80013b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 80013ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80013b2:	696b      	ldr	r3, [r5, #20]
 80013b4:	055a      	lsls	r2, r3, #21
 80013b6:	d512      	bpl.n	80013de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80013b8:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 80013ba:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80013bc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013c0:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013c2:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80013c6:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80013c8:	2304      	movs	r3, #4
 80013ca:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80013cc:	2300      	movs	r3, #0
      return HAL_ERROR;
 80013ce:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 80013d0:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 80013d2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 80013d6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 80013da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80013de:	1c7b      	adds	r3, r7, #1
 80013e0:	d0d9      	beq.n	8001396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013e2:	b94f      	cbnz	r7, 80013f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 80013e4:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80013e6:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80013e8:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80013ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80013ee:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 80013f2:	2003      	movs	r0, #3
 80013f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80013f8:	f7ff fe50 	bl	800109c <HAL_GetTick>
 80013fc:	eba0 0009 	sub.w	r0, r0, r9
 8001400:	4287      	cmp	r7, r0
 8001402:	d2c8      	bcs.n	8001396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001404:	e7ee      	b.n	80013e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001406 <I2C_WaitOnFlagUntilTimeout>:
{
 8001406:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800140a:	4604      	mov	r4, r0
 800140c:	4690      	mov	r8, r2
 800140e:	461f      	mov	r7, r3
 8001410:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001412:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001416:	b28d      	uxth	r5, r1
 8001418:	6823      	ldr	r3, [r4, #0]
 800141a:	f1b9 0f01 	cmp.w	r9, #1
 800141e:	bf0c      	ite	eq
 8001420:	695b      	ldreq	r3, [r3, #20]
 8001422:	699b      	ldrne	r3, [r3, #24]
 8001424:	ea35 0303 	bics.w	r3, r5, r3
 8001428:	bf0c      	ite	eq
 800142a:	2301      	moveq	r3, #1
 800142c:	2300      	movne	r3, #0
 800142e:	4543      	cmp	r3, r8
 8001430:	d002      	beq.n	8001438 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001432:	2000      	movs	r0, #0
}
 8001434:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001438:	1c7b      	adds	r3, r7, #1
 800143a:	d0ed      	beq.n	8001418 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800143c:	b95f      	cbnz	r7, 8001456 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 800143e:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001440:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001442:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001444:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001448:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 800144c:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800144e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001456:	f7ff fe21 	bl	800109c <HAL_GetTick>
 800145a:	1b80      	subs	r0, r0, r6
 800145c:	4287      	cmp	r7, r0
 800145e:	d2db      	bcs.n	8001418 <I2C_WaitOnFlagUntilTimeout+0x12>
 8001460:	e7ed      	b.n	800143e <I2C_WaitOnFlagUntilTimeout+0x38>

08001462 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001462:	b570      	push	{r4, r5, r6, lr}
 8001464:	4604      	mov	r4, r0
 8001466:	460d      	mov	r5, r1
 8001468:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800146a:	6823      	ldr	r3, [r4, #0]
 800146c:	695b      	ldr	r3, [r3, #20]
 800146e:	061b      	lsls	r3, r3, #24
 8001470:	d501      	bpl.n	8001476 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001472:	2000      	movs	r0, #0
 8001474:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001476:	4620      	mov	r0, r4
 8001478:	f7ff ff70 	bl	800135c <I2C_IsAcknowledgeFailed>
 800147c:	b9a8      	cbnz	r0, 80014aa <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 800147e:	1c6a      	adds	r2, r5, #1
 8001480:	d0f3      	beq.n	800146a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001482:	b965      	cbnz	r5, 800149e <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001484:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001486:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001488:	f043 0320 	orr.w	r3, r3, #32
 800148c:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800148e:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 8001490:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 8001492:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001494:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001498:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 800149c:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800149e:	f7ff fdfd 	bl	800109c <HAL_GetTick>
 80014a2:	1b80      	subs	r0, r0, r6
 80014a4:	4285      	cmp	r5, r0
 80014a6:	d2e0      	bcs.n	800146a <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 80014a8:	e7ec      	b.n	8001484 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80014aa:	2001      	movs	r0, #1
}
 80014ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080014b0 <I2C_RequestMemoryWrite>:
{
 80014b0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80014b4:	4615      	mov	r5, r2
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80014b6:	6802      	ldr	r2, [r0, #0]
{
 80014b8:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80014ba:	6813      	ldr	r3, [r2, #0]
{
 80014bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80014be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014c2:	6013      	str	r3, [r2, #0]
{
 80014c4:	460f      	mov	r7, r1
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80014c6:	9600      	str	r6, [sp, #0]
 80014c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80014ca:	2200      	movs	r2, #0
 80014cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
{
 80014d0:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80014d2:	f7ff ff98 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 80014d6:	b968      	cbnz	r0, 80014f4 <I2C_RequestMemoryWrite+0x44>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 80014de:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80014e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80014e2:	4633      	mov	r3, r6
 80014e4:	491a      	ldr	r1, [pc, #104]	; (8001550 <I2C_RequestMemoryWrite+0xa0>)
 80014e6:	4620      	mov	r0, r4
 80014e8:	f7ff ff4d 	bl	8001386 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80014ec:	b130      	cbz	r0, 80014fc <I2C_RequestMemoryWrite+0x4c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80014ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014f0:	2b04      	cmp	r3, #4
 80014f2:	d018      	beq.n	8001526 <I2C_RequestMemoryWrite+0x76>
      return HAL_TIMEOUT;
 80014f4:	2003      	movs	r0, #3
}
 80014f6:	b004      	add	sp, #16
 80014f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80014fc:	6823      	ldr	r3, [r4, #0]
 80014fe:	9003      	str	r0, [sp, #12]
 8001500:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001502:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001504:	9203      	str	r2, [sp, #12]
 8001506:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001508:	4632      	mov	r2, r6
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800150a:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800150c:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800150e:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001510:	f7ff ffa7 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 8001514:	b148      	cbz	r0, 800152a <I2C_RequestMemoryWrite+0x7a>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001516:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001518:	2b04      	cmp	r3, #4
 800151a:	d1eb      	bne.n	80014f4 <I2C_RequestMemoryWrite+0x44>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800151c:	6822      	ldr	r2, [r4, #0]
 800151e:	6813      	ldr	r3, [r2, #0]
 8001520:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001524:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8001526:	2001      	movs	r0, #1
 8001528:	e7e5      	b.n	80014f6 <I2C_RequestMemoryWrite+0x46>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800152a:	f1b8 0f01 	cmp.w	r8, #1
 800152e:	6823      	ldr	r3, [r4, #0]
 8001530:	d102      	bne.n	8001538 <I2C_RequestMemoryWrite+0x88>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8001532:	b2ed      	uxtb	r5, r5
 8001534:	611d      	str	r5, [r3, #16]
 8001536:	e7de      	b.n	80014f6 <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8001538:	0a2a      	lsrs	r2, r5, #8
 800153a:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800153c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800153e:	4632      	mov	r2, r6
 8001540:	4620      	mov	r0, r4
 8001542:	f7ff ff8e 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 8001546:	2800      	cmp	r0, #0
 8001548:	d1e5      	bne.n	8001516 <I2C_RequestMemoryWrite+0x66>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800154a:	6823      	ldr	r3, [r4, #0]
 800154c:	e7f1      	b.n	8001532 <I2C_RequestMemoryWrite+0x82>
 800154e:	bf00      	nop
 8001550:	00010002 	.word	0x00010002

08001554 <I2C_RequestMemoryRead>:
{
 8001554:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001558:	4698      	mov	r8, r3
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800155a:	6803      	ldr	r3, [r0, #0]
{
 800155c:	4616      	mov	r6, r2
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800155e:	681a      	ldr	r2, [r3, #0]
{
 8001560:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001562:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001566:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_START;
 8001568:	681a      	ldr	r2, [r3, #0]
{
 800156a:	460f      	mov	r7, r1
  hi2c->Instance->CR1 |= I2C_CR1_START;
 800156c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001570:	601a      	str	r2, [r3, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001572:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001576:	9500      	str	r5, [sp, #0]
 8001578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800157a:	2200      	movs	r2, #0
{
 800157c:	4604      	mov	r4, r0
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800157e:	f7ff ff42 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001582:	b980      	cbnz	r0, 80015a6 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001584:	6823      	ldr	r3, [r4, #0]
 8001586:	b2ff      	uxtb	r7, r7
 8001588:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 800158c:	611a      	str	r2, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800158e:	492d      	ldr	r1, [pc, #180]	; (8001644 <I2C_RequestMemoryRead+0xf0>)
 8001590:	462b      	mov	r3, r5
 8001592:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001594:	4620      	mov	r0, r4
 8001596:	f7ff fef6 	bl	8001386 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800159a:	b140      	cbz	r0, 80015ae <I2C_RequestMemoryRead+0x5a>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800159c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800159e:	2b04      	cmp	r3, #4
 80015a0:	d101      	bne.n	80015a6 <I2C_RequestMemoryRead+0x52>
      return HAL_ERROR;
 80015a2:	2001      	movs	r0, #1
 80015a4:	e000      	b.n	80015a8 <I2C_RequestMemoryRead+0x54>
      return HAL_TIMEOUT;
 80015a6:	2003      	movs	r0, #3
}
 80015a8:	b004      	add	sp, #16
 80015aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015ae:	6823      	ldr	r3, [r4, #0]
 80015b0:	9003      	str	r0, [sp, #12]
 80015b2:	695a      	ldr	r2, [r3, #20]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015b4:	990a      	ldr	r1, [sp, #40]	; 0x28
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015b6:	9203      	str	r2, [sp, #12]
 80015b8:	699b      	ldr	r3, [r3, #24]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015ba:	462a      	mov	r2, r5
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015bc:	9303      	str	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015be:	4620      	mov	r0, r4
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015c0:	9b03      	ldr	r3, [sp, #12]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015c2:	f7ff ff4e 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 80015c6:	b140      	cbz	r0, 80015da <I2C_RequestMemoryRead+0x86>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80015c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	d1eb      	bne.n	80015a6 <I2C_RequestMemoryRead+0x52>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80015ce:	6822      	ldr	r2, [r4, #0]
 80015d0:	6813      	ldr	r3, [r2, #0]
 80015d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015d6:	6013      	str	r3, [r2, #0]
 80015d8:	e7e3      	b.n	80015a2 <I2C_RequestMemoryRead+0x4e>
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80015da:	f1b8 0f01 	cmp.w	r8, #1
 80015de:	6823      	ldr	r3, [r4, #0]
 80015e0:	d124      	bne.n	800162c <I2C_RequestMemoryRead+0xd8>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80015e2:	b2f6      	uxtb	r6, r6
 80015e4:	611e      	str	r6, [r3, #16]
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80015e6:	462a      	mov	r2, r5
 80015e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80015ea:	4620      	mov	r0, r4
 80015ec:	f7ff ff39 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 80015f0:	4602      	mov	r2, r0
 80015f2:	2800      	cmp	r0, #0
 80015f4:	d1e8      	bne.n	80015c8 <I2C_RequestMemoryRead+0x74>
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80015f6:	6821      	ldr	r1, [r4, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80015f8:	4620      	mov	r0, r4
  hi2c->Instance->CR1 |= I2C_CR1_START;
 80015fa:	680b      	ldr	r3, [r1, #0]
 80015fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001600:	600b      	str	r3, [r1, #0]
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001602:	9500      	str	r5, [sp, #0]
 8001604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001606:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800160a:	f7ff fefc 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 800160e:	2800      	cmp	r0, #0
 8001610:	d1c9      	bne.n	80015a6 <I2C_RequestMemoryRead+0x52>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	f047 0701 	orr.w	r7, r7, #1
 8001618:	611f      	str	r7, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800161a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800161c:	462b      	mov	r3, r5
 800161e:	4909      	ldr	r1, [pc, #36]	; (8001644 <I2C_RequestMemoryRead+0xf0>)
 8001620:	4620      	mov	r0, r4
 8001622:	f7ff feb0 	bl	8001386 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001626:	2800      	cmp	r0, #0
 8001628:	d1b8      	bne.n	800159c <I2C_RequestMemoryRead+0x48>
 800162a:	e7bd      	b.n	80015a8 <I2C_RequestMemoryRead+0x54>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800162c:	0a32      	lsrs	r2, r6, #8
 800162e:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001630:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001632:	462a      	mov	r2, r5
 8001634:	4620      	mov	r0, r4
 8001636:	f7ff ff14 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 800163a:	2800      	cmp	r0, #0
 800163c:	d1c4      	bne.n	80015c8 <I2C_RequestMemoryRead+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800163e:	6823      	ldr	r3, [r4, #0]
 8001640:	e7cf      	b.n	80015e2 <I2C_RequestMemoryRead+0x8e>
 8001642:	bf00      	nop
 8001644:	00010002 	.word	0x00010002

08001648 <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 8001648:	b570      	push	{r4, r5, r6, lr}
 800164a:	4604      	mov	r4, r0
 800164c:	460d      	mov	r5, r1
 800164e:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001650:	6820      	ldr	r0, [r4, #0]
 8001652:	6943      	ldr	r3, [r0, #20]
 8001654:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8001658:	d001      	beq.n	800165e <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 800165a:	2000      	movs	r0, #0
}
 800165c:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800165e:	6942      	ldr	r2, [r0, #20]
 8001660:	06d2      	lsls	r2, r2, #27
 8001662:	d50b      	bpl.n	800167c <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001664:	f06f 0210 	mvn.w	r2, #16
 8001668:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 800166a:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800166c:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 800166e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001672:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001674:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 8001676:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 800167a:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800167c:	b95d      	cbnz	r5, 8001696 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800167e:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001680:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001682:	f043 0320 	orr.w	r3, r3, #32
 8001686:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001688:	2320      	movs	r3, #32
 800168a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 800168e:	2300      	movs	r3, #0
 8001690:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001694:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001696:	f7ff fd01 	bl	800109c <HAL_GetTick>
 800169a:	1b80      	subs	r0, r0, r6
 800169c:	4285      	cmp	r5, r0
 800169e:	d2d7      	bcs.n	8001650 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 80016a0:	e7ed      	b.n	800167e <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

080016a2 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 80016a2:	b570      	push	{r4, r5, r6, lr}
 80016a4:	4604      	mov	r4, r0
 80016a6:	460d      	mov	r5, r1
 80016a8:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80016aa:	6823      	ldr	r3, [r4, #0]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	075b      	lsls	r3, r3, #29
 80016b0:	d501      	bpl.n	80016b6 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 80016b2:	2000      	movs	r0, #0
 80016b4:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7ff fe50 	bl	800135c <I2C_IsAcknowledgeFailed>
 80016bc:	b9a8      	cbnz	r0, 80016ea <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80016be:	1c6a      	adds	r2, r5, #1
 80016c0:	d0f3      	beq.n	80016aa <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80016c2:	b965      	cbnz	r5, 80016de <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80016c6:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016c8:	f043 0320 	orr.w	r3, r3, #32
 80016cc:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80016ce:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80016d0:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 80016d2:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80016d4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80016d8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80016dc:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80016de:	f7ff fcdd 	bl	800109c <HAL_GetTick>
 80016e2:	1b80      	subs	r0, r0, r6
 80016e4:	4285      	cmp	r5, r0
 80016e6:	d2e0      	bcs.n	80016aa <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 80016e8:	e7ec      	b.n	80016c4 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80016ea:	2001      	movs	r0, #1
}
 80016ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080016f0 <HAL_I2C_Init>:
{
 80016f0:	b538      	push	{r3, r4, r5, lr}
  if(hi2c == NULL)
 80016f2:	4604      	mov	r4, r0
 80016f4:	b908      	cbnz	r0, 80016fa <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 80016f6:	2001      	movs	r0, #1
 80016f8:	bd38      	pop	{r3, r4, r5, pc}
  if(hi2c->State == HAL_I2C_STATE_RESET)
 80016fa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016fe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001702:	b91b      	cbnz	r3, 800170c <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8001704:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001708:	f001 fd94 	bl	8003234 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800170c:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 800170e:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001710:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001714:	6813      	ldr	r3, [r2, #0]
 8001716:	f023 0301 	bic.w	r3, r3, #1
 800171a:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800171c:	f000 fe1e 	bl	800235c <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001720:	6863      	ldr	r3, [r4, #4]
 8001722:	4a2f      	ldr	r2, [pc, #188]	; (80017e0 <HAL_I2C_Init+0xf0>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d830      	bhi.n	800178a <HAL_I2C_Init+0x9a>
 8001728:	4a2e      	ldr	r2, [pc, #184]	; (80017e4 <HAL_I2C_Init+0xf4>)
 800172a:	4290      	cmp	r0, r2
 800172c:	d9e3      	bls.n	80016f6 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 800172e:	4a2e      	ldr	r2, [pc, #184]	; (80017e8 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->CR2 = freqrange;
 8001730:	6821      	ldr	r1, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001732:	fbb0 f2f2 	udiv	r2, r0, r2
  hi2c->Instance->CR2 = freqrange;
 8001736:	604a      	str	r2, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001738:	3201      	adds	r2, #1
 800173a:	620a      	str	r2, [r1, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 800173c:	4a28      	ldr	r2, [pc, #160]	; (80017e0 <HAL_I2C_Init+0xf0>)
 800173e:	3801      	subs	r0, #1
 8001740:	4293      	cmp	r3, r2
 8001742:	d832      	bhi.n	80017aa <HAL_I2C_Init+0xba>
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	fbb0 f0f3 	udiv	r0, r0, r3
 800174a:	1c43      	adds	r3, r0, #1
 800174c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001750:	2b04      	cmp	r3, #4
 8001752:	bf38      	it	cc
 8001754:	2304      	movcc	r3, #4
 8001756:	61cb      	str	r3, [r1, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001758:	6a22      	ldr	r2, [r4, #32]
 800175a:	69e3      	ldr	r3, [r4, #28]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800175c:	2000      	movs	r0, #0
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800175e:	4313      	orrs	r3, r2
 8001760:	600b      	str	r3, [r1, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001762:	68e2      	ldr	r2, [r4, #12]
 8001764:	6923      	ldr	r3, [r4, #16]
 8001766:	4313      	orrs	r3, r2
 8001768:	608b      	str	r3, [r1, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800176a:	69a2      	ldr	r2, [r4, #24]
 800176c:	6963      	ldr	r3, [r4, #20]
 800176e:	4313      	orrs	r3, r2
 8001770:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001772:	680b      	ldr	r3, [r1, #0]
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	600b      	str	r3, [r1, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800177a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800177c:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800177e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001782:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001784:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001788:	bd38      	pop	{r3, r4, r5, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800178a:	4a18      	ldr	r2, [pc, #96]	; (80017ec <HAL_I2C_Init+0xfc>)
 800178c:	4290      	cmp	r0, r2
 800178e:	d9b2      	bls.n	80016f6 <HAL_I2C_Init+0x6>
  freqrange = I2C_FREQRANGE(pclk1);
 8001790:	4d15      	ldr	r5, [pc, #84]	; (80017e8 <HAL_I2C_Init+0xf8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001792:	f44f 7296 	mov.w	r2, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8001796:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->CR2 = freqrange;
 800179a:	6821      	ldr	r1, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800179c:	436a      	muls	r2, r5
  hi2c->Instance->CR2 = freqrange;
 800179e:	604d      	str	r5, [r1, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80017a0:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80017a4:	fbb2 f2f5 	udiv	r2, r2, r5
 80017a8:	e7c6      	b.n	8001738 <HAL_I2C_Init+0x48>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80017aa:	68a2      	ldr	r2, [r4, #8]
 80017ac:	b952      	cbnz	r2, 80017c4 <HAL_I2C_Init+0xd4>
 80017ae:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80017b2:	fbb0 f0f3 	udiv	r0, r0, r3
 80017b6:	1c43      	adds	r3, r0, #1
 80017b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017bc:	b16b      	cbz	r3, 80017da <HAL_I2C_Init+0xea>
 80017be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017c2:	e7c8      	b.n	8001756 <HAL_I2C_Init+0x66>
 80017c4:	2219      	movs	r2, #25
 80017c6:	4353      	muls	r3, r2
 80017c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80017cc:	1c43      	adds	r3, r0, #1
 80017ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017d2:	b113      	cbz	r3, 80017da <HAL_I2C_Init+0xea>
 80017d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017d8:	e7bd      	b.n	8001756 <HAL_I2C_Init+0x66>
 80017da:	2301      	movs	r3, #1
 80017dc:	e7bb      	b.n	8001756 <HAL_I2C_Init+0x66>
 80017de:	bf00      	nop
 80017e0:	000186a0 	.word	0x000186a0
 80017e4:	001e847f 	.word	0x001e847f
 80017e8:	000f4240 	.word	0x000f4240
 80017ec:	003d08ff 	.word	0x003d08ff

080017f0 <HAL_I2C_Master_Transmit>:
{
 80017f0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80017f4:	4604      	mov	r4, r0
 80017f6:	461f      	mov	r7, r3
 80017f8:	460d      	mov	r5, r1
 80017fa:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 80017fc:	f7ff fc4e 	bl	800109c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001800:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001804:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001806:	2b20      	cmp	r3, #32
 8001808:	d004      	beq.n	8001814 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 800180a:	2502      	movs	r5, #2
}
 800180c:	4628      	mov	r0, r5
 800180e:	b004      	add	sp, #16
 8001810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001814:	9000      	str	r0, [sp, #0]
 8001816:	2319      	movs	r3, #25
 8001818:	2201      	movs	r2, #1
 800181a:	495d      	ldr	r1, [pc, #372]	; (8001990 <HAL_I2C_Master_Transmit+0x1a0>)
 800181c:	4620      	mov	r0, r4
 800181e:	f7ff fdf2 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001822:	2800      	cmp	r0, #0
 8001824:	d1f1      	bne.n	800180a <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001826:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800182a:	2b01      	cmp	r3, #1
 800182c:	d0ed      	beq.n	800180a <HAL_I2C_Master_Transmit+0x1a>
 800182e:	2301      	movs	r3, #1
 8001830:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001834:	6823      	ldr	r3, [r4, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800183a:	bf5e      	ittt	pl
 800183c:	681a      	ldrpl	r2, [r3, #0]
 800183e:	f042 0201 	orrpl.w	r2, r2, #1
 8001842:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800184a:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800184c:	2221      	movs	r2, #33	; 0x21
 800184e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001852:	2210      	movs	r2, #16
 8001854:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001858:	2200      	movs	r2, #0
 800185a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800185c:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001860:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001862:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001864:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001866:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 800186a:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800186c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800186e:	2a04      	cmp	r2, #4
 8001870:	d004      	beq.n	800187c <HAL_I2C_Master_Transmit+0x8c>
 8001872:	2a01      	cmp	r2, #1
 8001874:	d002      	beq.n	800187c <HAL_I2C_Master_Transmit+0x8c>
 8001876:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800187a:	d104      	bne.n	8001886 <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	e002      	b.n	800188c <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001886:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001888:	2a12      	cmp	r2, #18
 800188a:	d0f7      	beq.n	800187c <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800188c:	9600      	str	r6, [sp, #0]
 800188e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001890:	2200      	movs	r2, #0
 8001892:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001896:	4620      	mov	r0, r4
 8001898:	f7ff fdb5 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 800189c:	bb28      	cbnz	r0, 80018ea <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800189e:	6923      	ldr	r3, [r4, #16]
 80018a0:	6822      	ldr	r2, [r4, #0]
 80018a2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80018a6:	d112      	bne.n	80018ce <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80018a8:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80018ac:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80018ae:	4633      	mov	r3, r6
 80018b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80018b2:	4938      	ldr	r1, [pc, #224]	; (8001994 <HAL_I2C_Master_Transmit+0x1a4>)
 80018b4:	4620      	mov	r0, r4
 80018b6:	f7ff fd66 	bl	8001386 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018ba:	4605      	mov	r5, r0
 80018bc:	b9a0      	cbnz	r0, 80018e8 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018be:	6823      	ldr	r3, [r4, #0]
 80018c0:	9003      	str	r0, [sp, #12]
 80018c2:	695a      	ldr	r2, [r3, #20]
 80018c4:	9203      	str	r2, [sp, #12]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	9303      	str	r3, [sp, #12]
 80018ca:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 80018cc:	e050      	b.n	8001970 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80018ce:	11eb      	asrs	r3, r5, #7
 80018d0:	f003 0306 	and.w	r3, r3, #6
 80018d4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80018d8:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80018da:	492f      	ldr	r1, [pc, #188]	; (8001998 <HAL_I2C_Master_Transmit+0x1a8>)
 80018dc:	4633      	mov	r3, r6
 80018de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80018e0:	4620      	mov	r0, r4
 80018e2:	f7ff fd50 	bl	8001386 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018e6:	b148      	cbz	r0, 80018fc <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80018ec:	2b04      	cmp	r3, #4
 80018ee:	f04f 0300 	mov.w	r3, #0
 80018f2:	d107      	bne.n	8001904 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 80018f4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 80018f8:	2501      	movs	r5, #1
 80018fa:	e787      	b.n	800180c <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80018fc:	6823      	ldr	r3, [r4, #0]
 80018fe:	b2ed      	uxtb	r5, r5
 8001900:	611d      	str	r5, [r3, #16]
 8001902:	e7d4      	b.n	80018ae <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8001904:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8001908:	2503      	movs	r5, #3
 800190a:	e77f      	b.n	800180c <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800190c:	4632      	mov	r2, r6
 800190e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001910:	4620      	mov	r0, r4
 8001912:	f7ff fda6 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 8001916:	b140      	cbz	r0, 800192a <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001918:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800191a:	2b04      	cmp	r3, #4
 800191c:	d1f4      	bne.n	8001908 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800191e:	6822      	ldr	r2, [r4, #0]
 8001920:	6813      	ldr	r3, [r2, #0]
 8001922:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	e7e6      	b.n	80018f8 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800192a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800192c:	6820      	ldr	r0, [r4, #0]
 800192e:	1c4b      	adds	r3, r1, #1
 8001930:	6263      	str	r3, [r4, #36]	; 0x24
 8001932:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8001934:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001936:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001938:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800193a:	3b01      	subs	r3, #1
 800193c:	b29b      	uxth	r3, r3
 800193e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001940:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001942:	1e53      	subs	r3, r2, #1
 8001944:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001946:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001948:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800194a:	d50a      	bpl.n	8001962 <HAL_I2C_Master_Transmit+0x172>
 800194c:	b14b      	cbz	r3, 8001962 <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800194e:	1c8b      	adds	r3, r1, #2
 8001950:	6263      	str	r3, [r4, #36]	; 0x24
 8001952:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8001954:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001956:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8001958:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800195a:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800195c:	3b01      	subs	r3, #1
 800195e:	b29b      	uxth	r3, r3
 8001960:	8563      	strh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001962:	4632      	mov	r2, r6
 8001964:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001966:	4620      	mov	r0, r4
 8001968:	f7ff fe9b 	bl	80016a2 <I2C_WaitOnBTFFlagUntilTimeout>
 800196c:	2800      	cmp	r0, #0
 800196e:	d1d3      	bne.n	8001918 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8001970:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1ca      	bne.n	800190c <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001976:	6821      	ldr	r1, [r4, #0]
 8001978:	680a      	ldr	r2, [r1, #0]
 800197a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800197e:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001980:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8001982:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001986:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800198a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800198e:	e73d      	b.n	800180c <HAL_I2C_Master_Transmit+0x1c>
 8001990:	00100002 	.word	0x00100002
 8001994:	00010002 	.word	0x00010002
 8001998:	00010008 	.word	0x00010008

0800199c <HAL_I2C_Mem_Write>:
{
 800199c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 80019a0:	4604      	mov	r4, r0
 80019a2:	469a      	mov	sl, r3
 80019a4:	4688      	mov	r8, r1
 80019a6:	4691      	mov	r9, r2
 80019a8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  tickstart = HAL_GetTick();
 80019aa:	f7ff fb77 	bl	800109c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 80019ae:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 80019b2:	4605      	mov	r5, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 80019b4:	2b20      	cmp	r3, #32
 80019b6:	d003      	beq.n	80019c0 <HAL_I2C_Mem_Write+0x24>
    return HAL_BUSY;
 80019b8:	2002      	movs	r0, #2
}
 80019ba:	b002      	add	sp, #8
 80019bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019c0:	9000      	str	r0, [sp, #0]
 80019c2:	2319      	movs	r3, #25
 80019c4:	2201      	movs	r2, #1
 80019c6:	493e      	ldr	r1, [pc, #248]	; (8001ac0 <HAL_I2C_Mem_Write+0x124>)
 80019c8:	4620      	mov	r0, r4
 80019ca:	f7ff fd1c 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 80019ce:	2800      	cmp	r0, #0
 80019d0:	d1f2      	bne.n	80019b8 <HAL_I2C_Mem_Write+0x1c>
    __HAL_LOCK(hi2c);
 80019d2:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d0ee      	beq.n	80019b8 <HAL_I2C_Mem_Write+0x1c>
 80019da:	2301      	movs	r3, #1
 80019dc:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019e0:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e2:	2700      	movs	r7, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019e4:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80019e6:	4641      	mov	r1, r8
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80019e8:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 80019ea:	bf58      	it	pl
 80019ec:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80019ee:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 80019f0:	bf5c      	itt	pl
 80019f2:	f042 0201 	orrpl.w	r2, r2, #1
 80019f6:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80019fe:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001a00:	2321      	movs	r3, #33	; 0x21
 8001a02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a06:	2340      	movs	r3, #64	; 0x40
 8001a08:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8001a0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a0e:	6427      	str	r7, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001a10:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001a12:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a16:	9501      	str	r5, [sp, #4]
    hi2c->XferCount   = Size;
 8001a18:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a1a:	4b2a      	ldr	r3, [pc, #168]	; (8001ac4 <HAL_I2C_Mem_Write+0x128>)
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a1c:	9600      	str	r6, [sp, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001a1e:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001a20:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a22:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 8001a24:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a26:	4653      	mov	r3, sl
 8001a28:	f7ff fd42 	bl	80014b0 <I2C_RequestMemoryWrite>
 8001a2c:	2800      	cmp	r0, #0
 8001a2e:	d02a      	beq.n	8001a86 <HAL_I2C_Mem_Write+0xea>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a30:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001a32:	f884 703c 	strb.w	r7, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a36:	2b04      	cmp	r3, #4
 8001a38:	d107      	bne.n	8001a4a <HAL_I2C_Mem_Write+0xae>
        return HAL_ERROR;
 8001a3a:	2001      	movs	r0, #1
 8001a3c:	e7bd      	b.n	80019ba <HAL_I2C_Mem_Write+0x1e>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a3e:	f7ff fd10 	bl	8001462 <I2C_WaitOnTXEFlagUntilTimeout>
 8001a42:	b120      	cbz	r0, 8001a4e <HAL_I2C_Mem_Write+0xb2>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001a44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	d034      	beq.n	8001ab4 <HAL_I2C_Mem_Write+0x118>
          return HAL_TIMEOUT;
 8001a4a:	2003      	movs	r0, #3
 8001a4c:	e7b5      	b.n	80019ba <HAL_I2C_Mem_Write+0x1e>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a4e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001a50:	6827      	ldr	r7, [r4, #0]
 8001a52:	1c4b      	adds	r3, r1, #1
 8001a54:	6263      	str	r3, [r4, #36]	; 0x24
 8001a56:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8001a58:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a5a:	613b      	str	r3, [r7, #16]
      hi2c->XferCount--;
 8001a5c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001a5e:	1e50      	subs	r0, r2, #1
      hi2c->XferCount--;
 8001a60:	3b01      	subs	r3, #1
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a66:	697b      	ldr	r3, [r7, #20]
      hi2c->XferSize--;
 8001a68:	b280      	uxth	r0, r0
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a6a:	075b      	lsls	r3, r3, #29
      hi2c->XferSize--;
 8001a6c:	8520      	strh	r0, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001a6e:	d50a      	bpl.n	8001a86 <HAL_I2C_Mem_Write+0xea>
 8001a70:	b148      	cbz	r0, 8001a86 <HAL_I2C_Mem_Write+0xea>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a72:	1c8b      	adds	r3, r1, #2
 8001a74:	6263      	str	r3, [r4, #36]	; 0x24
 8001a76:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8001a78:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001a7a:	613b      	str	r3, [r7, #16]
        hi2c->XferCount--;
 8001a7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001a7e:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	8563      	strh	r3, [r4, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8001a86:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a88:	462a      	mov	r2, r5
 8001a8a:	4631      	mov	r1, r6
 8001a8c:	4620      	mov	r0, r4
    while(hi2c->XferSize > 0U)
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1d5      	bne.n	8001a3e <HAL_I2C_Mem_Write+0xa2>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a92:	f7ff fe06 	bl	80016a2 <I2C_WaitOnBTFFlagUntilTimeout>
 8001a96:	2800      	cmp	r0, #0
 8001a98:	d1d4      	bne.n	8001a44 <HAL_I2C_Mem_Write+0xa8>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001a9a:	6822      	ldr	r2, [r4, #0]
 8001a9c:	6813      	ldr	r3, [r2, #0]
 8001a9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001aa2:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001aa4:	2320      	movs	r3, #32
    __HAL_UNLOCK(hi2c);
 8001aa6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001aaa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aae:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
    return HAL_OK;
 8001ab2:	e782      	b.n	80019ba <HAL_I2C_Mem_Write+0x1e>
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001ab4:	6822      	ldr	r2, [r4, #0]
 8001ab6:	6813      	ldr	r3, [r2, #0]
 8001ab8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001abc:	6013      	str	r3, [r2, #0]
 8001abe:	e7bc      	b.n	8001a3a <HAL_I2C_Mem_Write+0x9e>
 8001ac0:	00100002 	.word	0x00100002
 8001ac4:	ffff0000 	.word	0xffff0000

08001ac8 <HAL_I2C_Mem_Read>:
{
 8001ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001acc:	4604      	mov	r4, r0
 8001ace:	b086      	sub	sp, #24
 8001ad0:	469a      	mov	sl, r3
 8001ad2:	460d      	mov	r5, r1
 8001ad4:	4691      	mov	r9, r2
 8001ad6:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001ad8:	f7ff fae0 	bl	800109c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001adc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001ae0:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ae2:	2b20      	cmp	r3, #32
 8001ae4:	d004      	beq.n	8001af0 <HAL_I2C_Mem_Read+0x28>
    return HAL_BUSY;
 8001ae6:	2502      	movs	r5, #2
}
 8001ae8:	4628      	mov	r0, r5
 8001aea:	b006      	add	sp, #24
 8001aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001af0:	9000      	str	r0, [sp, #0]
 8001af2:	2319      	movs	r3, #25
 8001af4:	2201      	movs	r2, #1
 8001af6:	4981      	ldr	r1, [pc, #516]	; (8001cfc <HAL_I2C_Mem_Read+0x234>)
 8001af8:	4620      	mov	r0, r4
 8001afa:	f7ff fc84 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001afe:	2800      	cmp	r0, #0
 8001b00:	d1f1      	bne.n	8001ae6 <HAL_I2C_Mem_Read+0x1e>
    __HAL_LOCK(hi2c);
 8001b02:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001b06:	2b01      	cmp	r3, #1
 8001b08:	d0ed      	beq.n	8001ae6 <HAL_I2C_Mem_Read+0x1e>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b10:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b12:	f04f 0800 	mov.w	r8, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b16:	681a      	ldr	r2, [r3, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b18:	4629      	mov	r1, r5
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b1a:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001b1c:	bf58      	it	pl
 8001b1e:	681a      	ldrpl	r2, [r3, #0]
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b20:	4620      	mov	r0, r4
      __HAL_I2C_ENABLE(hi2c);
 8001b22:	bf5c      	itt	pl
 8001b24:	f042 0201 	orrpl.w	r2, r2, #1
 8001b28:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001b30:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b32:	2322      	movs	r3, #34	; 0x22
 8001b34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b38:	2340      	movs	r3, #64	; 0x40
 8001b3a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->pBuffPtr    = pData;
 8001b3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b40:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8001b44:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001b46:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b4a:	9601      	str	r6, [sp, #4]
    hi2c->XferCount   = Size;
 8001b4c:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b4e:	4b6c      	ldr	r3, [pc, #432]	; (8001d00 <HAL_I2C_Mem_Read+0x238>)
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b50:	9700      	str	r7, [sp, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b52:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001b54:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b56:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 8001b58:	8523      	strh	r3, [r4, #40]	; 0x28
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b5a:	4653      	mov	r3, sl
 8001b5c:	f7ff fcfa 	bl	8001554 <I2C_RequestMemoryRead>
 8001b60:	4605      	mov	r5, r0
 8001b62:	b130      	cbz	r0, 8001b72 <HAL_I2C_Mem_Read+0xaa>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b64:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8001b66:	f884 803c 	strb.w	r8, [r4, #60]	; 0x3c
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d13d      	bne.n	8001bea <HAL_I2C_Mem_Read+0x122>
              return HAL_ERROR;
 8001b6e:	2501      	movs	r5, #1
 8001b70:	e7ba      	b.n	8001ae8 <HAL_I2C_Mem_Read+0x20>
    if(hi2c->XferSize == 0U)
 8001b72:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	b992      	cbnz	r2, 8001b9e <HAL_I2C_Mem_Read+0xd6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b78:	9002      	str	r0, [sp, #8]
 8001b7a:	695a      	ldr	r2, [r3, #20]
 8001b7c:	9202      	str	r2, [sp, #8]
 8001b7e:	699a      	ldr	r2, [r3, #24]
 8001b80:	9202      	str	r2, [sp, #8]
 8001b82:	9a02      	ldr	r2, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b8a:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001b8c:	2320      	movs	r3, #32
 8001b8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001b98:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001b9c:	e7a4      	b.n	8001ae8 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 1U)
 8001b9e:	2a01      	cmp	r2, #1
 8001ba0:	d125      	bne.n	8001bee <HAL_I2C_Mem_Read+0x126>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ba8:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001baa:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bac:	6823      	ldr	r3, [r4, #0]
 8001bae:	9003      	str	r0, [sp, #12]
 8001bb0:	695a      	ldr	r2, [r3, #20]
 8001bb2:	9203      	str	r2, [sp, #12]
 8001bb4:	699a      	ldr	r2, [r3, #24]
 8001bb6:	9203      	str	r2, [sp, #12]
 8001bb8:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001bc0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001bc2:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001bc4:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8001d04 <HAL_I2C_Mem_Read+0x23c>
    while(hi2c->XferSize > 0U)
 8001bc8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d0de      	beq.n	8001b8c <HAL_I2C_Mem_Read+0xc4>
      if(hi2c->XferSize <= 3U)
 8001bce:	2b03      	cmp	r3, #3
 8001bd0:	d877      	bhi.n	8001cc2 <HAL_I2C_Mem_Read+0x1fa>
        if(hi2c->XferSize== 1U)
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d127      	bne.n	8001c26 <HAL_I2C_Mem_Read+0x15e>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001bd6:	4632      	mov	r2, r6
 8001bd8:	4639      	mov	r1, r7
 8001bda:	4620      	mov	r0, r4
 8001bdc:	f7ff fd34 	bl	8001648 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001be0:	2800      	cmp	r0, #0
 8001be2:	d03f      	beq.n	8001c64 <HAL_I2C_Mem_Read+0x19c>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001be4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001be6:	2b20      	cmp	r3, #32
 8001be8:	d1c1      	bne.n	8001b6e <HAL_I2C_Mem_Read+0xa6>
              return HAL_TIMEOUT;
 8001bea:	2503      	movs	r5, #3
 8001bec:	e77c      	b.n	8001ae8 <HAL_I2C_Mem_Read+0x20>
    else if(hi2c->XferSize == 2U)
 8001bee:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001bf0:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 8001bf2:	d10e      	bne.n	8001c12 <HAL_I2C_Mem_Read+0x14a>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001bf4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001bf8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001bfa:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	9004      	str	r0, [sp, #16]
 8001c00:	695a      	ldr	r2, [r3, #20]
 8001c02:	9204      	str	r2, [sp, #16]
 8001c04:	699a      	ldr	r2, [r3, #24]
 8001c06:	9204      	str	r2, [sp, #16]
 8001c08:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001c10:	e7d6      	b.n	8001bc0 <HAL_I2C_Mem_Read+0xf8>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001c16:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c18:	9005      	str	r0, [sp, #20]
 8001c1a:	695a      	ldr	r2, [r3, #20]
 8001c1c:	9205      	str	r2, [sp, #20]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	9305      	str	r3, [sp, #20]
 8001c22:	9b05      	ldr	r3, [sp, #20]
 8001c24:	e7ce      	b.n	8001bc4 <HAL_I2C_Mem_Read+0xfc>
        else if(hi2c->XferSize == 2U)
 8001c26:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c28:	9600      	str	r6, [sp, #0]
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	f04f 0200 	mov.w	r2, #0
 8001c30:	4641      	mov	r1, r8
 8001c32:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8001c34:	d124      	bne.n	8001c80 <HAL_I2C_Mem_Read+0x1b8>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c36:	f7ff fbe6 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001c3a:	2800      	cmp	r0, #0
 8001c3c:	d1d5      	bne.n	8001bea <HAL_I2C_Mem_Read+0x122>
 8001c3e:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c40:	6823      	ldr	r3, [r4, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c48:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	1c51      	adds	r1, r2, #1
 8001c50:	6261      	str	r1, [r4, #36]	; 0x24
 8001c52:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001c54:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c56:	3b01      	subs	r3, #1
 8001c58:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001c5a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001c62:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c64:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	6262      	str	r2, [r4, #36]	; 0x24
 8001c6a:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c6c:	6912      	ldr	r2, [r2, #16]
 8001c6e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001c70:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c72:	3b01      	subs	r3, #1
 8001c74:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001c76:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c78:	3b01      	subs	r3, #1
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001c7e:	e7a3      	b.n	8001bc8 <HAL_I2C_Mem_Read+0x100>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c80:	f7ff fbc1 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001c84:	4602      	mov	r2, r0
 8001c86:	2800      	cmp	r0, #0
 8001c88:	d1af      	bne.n	8001bea <HAL_I2C_Mem_Read+0x122>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001c8a:	6821      	ldr	r1, [r4, #0]
 8001c8c:	680b      	ldr	r3, [r1, #0]
 8001c8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001c92:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c96:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001c98:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001c9a:	1c59      	adds	r1, r3, #1
 8001c9c:	6261      	str	r1, [r4, #36]	; 0x24
 8001c9e:	6821      	ldr	r1, [r4, #0]
 8001ca0:	6909      	ldr	r1, [r1, #16]
 8001ca2:	7019      	strb	r1, [r3, #0]
          hi2c->XferSize--;
 8001ca4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ca6:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001ca8:	3b01      	subs	r3, #1
 8001caa:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001cac:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cae:	4641      	mov	r1, r8
          hi2c->XferCount--;
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	f7ff fba5 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001cbc:	2800      	cmp	r0, #0
 8001cbe:	d0bf      	beq.n	8001c40 <HAL_I2C_Mem_Read+0x178>
 8001cc0:	e793      	b.n	8001bea <HAL_I2C_Mem_Read+0x122>
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc2:	4632      	mov	r2, r6
 8001cc4:	4639      	mov	r1, r7
 8001cc6:	4620      	mov	r0, r4
 8001cc8:	f7ff fcbe 	bl	8001648 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ccc:	2800      	cmp	r0, #0
 8001cce:	d189      	bne.n	8001be4 <HAL_I2C_Mem_Read+0x11c>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001cd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	6262      	str	r2, [r4, #36]	; 0x24
 8001cd6:	6822      	ldr	r2, [r4, #0]
 8001cd8:	6912      	ldr	r2, [r2, #16]
 8001cda:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001cdc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001cde:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001ce4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001cec:	6953      	ldr	r3, [r2, #20]
 8001cee:	075b      	lsls	r3, r3, #29
 8001cf0:	f57f af6a 	bpl.w	8001bc8 <HAL_I2C_Mem_Read+0x100>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001cf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cf6:	1c59      	adds	r1, r3, #1
 8001cf8:	6261      	str	r1, [r4, #36]	; 0x24
 8001cfa:	e7b7      	b.n	8001c6c <HAL_I2C_Mem_Read+0x1a4>
 8001cfc:	00100002 	.word	0x00100002
 8001d00:	ffff0000 	.word	0xffff0000
 8001d04:	00010004 	.word	0x00010004

08001d08 <HAL_I2C_IsDeviceReady>:
{
 8001d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d0c:	4604      	mov	r4, r0
 8001d0e:	b085      	sub	sp, #20
 8001d10:	4698      	mov	r8, r3
 8001d12:	4689      	mov	r9, r1
 8001d14:	4692      	mov	sl, r2
  tickstart = HAL_GetTick();
 8001d16:	f7ff f9c1 	bl	800109c <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001d1a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001d1e:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001d20:	2b20      	cmp	r3, #32
 8001d22:	d003      	beq.n	8001d2c <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8001d24:	2002      	movs	r0, #2
}
 8001d26:	b005      	add	sp, #20
 8001d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d2c:	9000      	str	r0, [sp, #0]
 8001d2e:	2319      	movs	r3, #25
 8001d30:	2201      	movs	r2, #1
 8001d32:	494b      	ldr	r1, [pc, #300]	; (8001e60 <HAL_I2C_IsDeviceReady+0x158>)
 8001d34:	4620      	mov	r0, r4
 8001d36:	f7ff fb66 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001d3a:	2800      	cmp	r0, #0
 8001d3c:	d1f2      	bne.n	8001d24 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 8001d3e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d0ee      	beq.n	8001d24 <HAL_I2C_IsDeviceReady+0x1c>
 8001d46:	2301      	movs	r3, #1
 8001d48:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d4c:	6823      	ldr	r3, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d4e:	2500      	movs	r5, #0
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d50:	681a      	ldr	r2, [r3, #0]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001d52:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8001e60 <HAL_I2C_IsDeviceReady+0x158>
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001d56:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001d58:	bf58      	it	pl
 8001d5a:	681a      	ldrpl	r2, [r3, #0]
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d5c:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
      __HAL_I2C_ENABLE(hi2c);
 8001d60:	bf5c      	itt	pl
 8001d62:	f042 0201 	orrpl.w	r2, r2, #1
 8001d66:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001d6e:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d70:	2324      	movs	r3, #36	; 0x24
 8001d72:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d76:	4b3b      	ldr	r3, [pc, #236]	; (8001e64 <HAL_I2C_IsDeviceReady+0x15c>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d78:	6425      	str	r5, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d7a:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001d7c:	6822      	ldr	r2, [r4, #0]
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001d82:	6813      	ldr	r3, [r2, #0]
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d84:	4620      	mov	r0, r4
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8001d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8a:	6013      	str	r3, [r2, #0]
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8001d8c:	9600      	str	r6, [sp, #0]
 8001d8e:	4643      	mov	r3, r8
 8001d90:	2200      	movs	r2, #0
 8001d92:	f7ff fb38 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001d96:	b108      	cbz	r0, 8001d9c <HAL_I2C_IsDeviceReady+0x94>
        return HAL_TIMEOUT;
 8001d98:	2003      	movs	r0, #3
 8001d9a:	e7c4      	b.n	8001d26 <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001d9c:	6823      	ldr	r3, [r4, #0]
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001d9e:	27a0      	movs	r7, #160	; 0xa0
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001da0:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 8001da4:	f7ff f97a 	bl	800109c <HAL_GetTick>
 8001da8:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001daa:	6823      	ldr	r3, [r4, #0]
 8001dac:	6959      	ldr	r1, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001dae:	695a      	ldr	r2, [r3, #20]
      tmp3 = hi2c->State;
 8001db0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001db4:	f3c1 0140 	ubfx	r1, r1, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001db8:	f3c2 2280 	ubfx	r2, r2, #10, #1
      tmp3 = hi2c->State;
 8001dbc:	b2db      	uxtb	r3, r3
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 8001dbe:	b911      	cbnz	r1, 8001dc6 <HAL_I2C_IsDeviceReady+0xbe>
 8001dc0:	b90a      	cbnz	r2, 8001dc6 <HAL_I2C_IsDeviceReady+0xbe>
 8001dc2:	2ba0      	cmp	r3, #160	; 0xa0
 8001dc4:	d120      	bne.n	8001e08 <HAL_I2C_IsDeviceReady+0x100>
      hi2c->State = HAL_I2C_STATE_READY;
 8001dc6:	2720      	movs	r7, #32
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001dc8:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8001dca:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001dce:	695a      	ldr	r2, [r3, #20]
 8001dd0:	f012 0f02 	tst.w	r2, #2
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dda:	601a      	str	r2, [r3, #0]
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001ddc:	d02a      	beq.n	8001e34 <HAL_I2C_IsDeviceReady+0x12c>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dde:	2200      	movs	r2, #0
 8001de0:	9203      	str	r2, [sp, #12]
 8001de2:	695a      	ldr	r2, [r3, #20]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001de4:	491e      	ldr	r1, [pc, #120]	; (8001e60 <HAL_I2C_IsDeviceReady+0x158>)
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001de6:	9203      	str	r2, [sp, #12]
 8001de8:	699b      	ldr	r3, [r3, #24]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001dea:	2201      	movs	r2, #1
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dec:	9303      	str	r3, [sp, #12]
 8001dee:	9b03      	ldr	r3, [sp, #12]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001df0:	9600      	str	r6, [sp, #0]
 8001df2:	2319      	movs	r3, #25
 8001df4:	4620      	mov	r0, r4
 8001df6:	f7ff fb06 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001dfa:	2800      	cmp	r0, #0
 8001dfc:	d1cc      	bne.n	8001d98 <HAL_I2C_IsDeviceReady+0x90>
        hi2c->State = HAL_I2C_STATE_READY;
 8001dfe:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001e02:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 8001e06:	e78e      	b.n	8001d26 <HAL_I2C_IsDeviceReady+0x1e>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e08:	f1b8 0f00 	cmp.w	r8, #0
 8001e0c:	d10c      	bne.n	8001e28 <HAL_I2C_IsDeviceReady+0x120>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001e0e:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001e12:	6823      	ldr	r3, [r4, #0]
 8001e14:	6959      	ldr	r1, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001e16:	695a      	ldr	r2, [r3, #20]
        tmp3 = hi2c->State;
 8001e18:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001e1c:	f3c1 0140 	ubfx	r1, r1, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001e20:	f3c2 2280 	ubfx	r2, r2, #10, #1
        tmp3 = hi2c->State;
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	e7ca      	b.n	8001dbe <HAL_I2C_IsDeviceReady+0xb6>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e28:	f7ff f938 	bl	800109c <HAL_GetTick>
 8001e2c:	1b80      	subs	r0, r0, r6
 8001e2e:	4580      	cmp	r8, r0
 8001e30:	d3ed      	bcc.n	8001e0e <HAL_I2C_IsDeviceReady+0x106>
 8001e32:	e7ee      	b.n	8001e12 <HAL_I2C_IsDeviceReady+0x10a>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e34:	f46f 6280 	mvn.w	r2, #1024	; 0x400
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e38:	4659      	mov	r1, fp
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e3a:	615a      	str	r2, [r3, #20]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	9600      	str	r6, [sp, #0]
 8001e40:	2319      	movs	r3, #25
 8001e42:	2201      	movs	r2, #1
 8001e44:	f7ff fadf 	bl	8001406 <I2C_WaitOnFlagUntilTimeout>
 8001e48:	2800      	cmp	r0, #0
 8001e4a:	d1a5      	bne.n	8001d98 <HAL_I2C_IsDeviceReady+0x90>
 8001e4c:	3501      	adds	r5, #1
    }while(I2C_Trials++ < Trials);
 8001e4e:	45aa      	cmp	sl, r5
 8001e50:	d894      	bhi.n	8001d7c <HAL_I2C_IsDeviceReady+0x74>
    __HAL_UNLOCK(hi2c);
 8001e52:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001e56:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
    return HAL_ERROR;
 8001e5a:	2001      	movs	r0, #1
 8001e5c:	e763      	b.n	8001d26 <HAL_I2C_IsDeviceReady+0x1e>
 8001e5e:	bf00      	nop
 8001e60:	00100002 	.word	0x00100002
 8001e64:	ffff0000 	.word	0xffff0000

08001e68 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e68:	6803      	ldr	r3, [r0, #0]
{
 8001e6a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e6e:	07db      	lsls	r3, r3, #31
{
 8001e70:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e72:	d410      	bmi.n	8001e96 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e74:	682b      	ldr	r3, [r5, #0]
 8001e76:	079f      	lsls	r7, r3, #30
 8001e78:	d45e      	bmi.n	8001f38 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e7a:	682b      	ldr	r3, [r5, #0]
 8001e7c:	0719      	lsls	r1, r3, #28
 8001e7e:	f100 8095 	bmi.w	8001fac <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e82:	682b      	ldr	r3, [r5, #0]
 8001e84:	075a      	lsls	r2, r3, #29
 8001e86:	f100 80bf 	bmi.w	8002008 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e8a:	69ea      	ldr	r2, [r5, #28]
 8001e8c:	2a00      	cmp	r2, #0
 8001e8e:	f040 812d 	bne.w	80020ec <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001e92:	2000      	movs	r0, #0
 8001e94:	e014      	b.n	8001ec0 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001e96:	4c90      	ldr	r4, [pc, #576]	; (80020d8 <HAL_RCC_OscConfig+0x270>)
 8001e98:	6863      	ldr	r3, [r4, #4]
 8001e9a:	f003 030c 	and.w	r3, r3, #12
 8001e9e:	2b04      	cmp	r3, #4
 8001ea0:	d007      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ea2:	6863      	ldr	r3, [r4, #4]
 8001ea4:	f003 030c 	and.w	r3, r3, #12
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d10c      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x5e>
 8001eac:	6863      	ldr	r3, [r4, #4]
 8001eae:	03de      	lsls	r6, r3, #15
 8001eb0:	d509      	bpl.n	8001ec6 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eb2:	6823      	ldr	r3, [r4, #0]
 8001eb4:	039c      	lsls	r4, r3, #14
 8001eb6:	d5dd      	bpl.n	8001e74 <HAL_RCC_OscConfig+0xc>
 8001eb8:	686b      	ldr	r3, [r5, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1da      	bne.n	8001e74 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001ebe:	2001      	movs	r0, #1
}
 8001ec0:	b002      	add	sp, #8
 8001ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec6:	686b      	ldr	r3, [r5, #4]
 8001ec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ecc:	d110      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x88>
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ed4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001ed6:	f7ff f8e1 	bl	800109c <HAL_GetTick>
 8001eda:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001edc:	6823      	ldr	r3, [r4, #0]
 8001ede:	0398      	lsls	r0, r3, #14
 8001ee0:	d4c8      	bmi.n	8001e74 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ee2:	f7ff f8db 	bl	800109c <HAL_GetTick>
 8001ee6:	1b80      	subs	r0, r0, r6
 8001ee8:	2864      	cmp	r0, #100	; 0x64
 8001eea:	d9f7      	bls.n	8001edc <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001eec:	2003      	movs	r0, #3
 8001eee:	e7e7      	b.n	8001ec0 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef0:	b99b      	cbnz	r3, 8001f1a <HAL_RCC_OscConfig+0xb2>
 8001ef2:	6823      	ldr	r3, [r4, #0]
 8001ef4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ef8:	6023      	str	r3, [r4, #0]
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f00:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f02:	f7ff f8cb 	bl	800109c <HAL_GetTick>
 8001f06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f08:	6823      	ldr	r3, [r4, #0]
 8001f0a:	0399      	lsls	r1, r3, #14
 8001f0c:	d5b2      	bpl.n	8001e74 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f0e:	f7ff f8c5 	bl	800109c <HAL_GetTick>
 8001f12:	1b80      	subs	r0, r0, r6
 8001f14:	2864      	cmp	r0, #100	; 0x64
 8001f16:	d9f7      	bls.n	8001f08 <HAL_RCC_OscConfig+0xa0>
 8001f18:	e7e8      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f1e:	6823      	ldr	r3, [r4, #0]
 8001f20:	d103      	bne.n	8001f2a <HAL_RCC_OscConfig+0xc2>
 8001f22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f26:	6023      	str	r3, [r4, #0]
 8001f28:	e7d1      	b.n	8001ece <HAL_RCC_OscConfig+0x66>
 8001f2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f2e:	6023      	str	r3, [r4, #0]
 8001f30:	6823      	ldr	r3, [r4, #0]
 8001f32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f36:	e7cd      	b.n	8001ed4 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f38:	4c67      	ldr	r4, [pc, #412]	; (80020d8 <HAL_RCC_OscConfig+0x270>)
 8001f3a:	6863      	ldr	r3, [r4, #4]
 8001f3c:	f013 0f0c 	tst.w	r3, #12
 8001f40:	d007      	beq.n	8001f52 <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f42:	6863      	ldr	r3, [r4, #4]
 8001f44:	f003 030c 	and.w	r3, r3, #12
 8001f48:	2b08      	cmp	r3, #8
 8001f4a:	d110      	bne.n	8001f6e <HAL_RCC_OscConfig+0x106>
 8001f4c:	6863      	ldr	r3, [r4, #4]
 8001f4e:	03da      	lsls	r2, r3, #15
 8001f50:	d40d      	bmi.n	8001f6e <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f52:	6823      	ldr	r3, [r4, #0]
 8001f54:	079b      	lsls	r3, r3, #30
 8001f56:	d502      	bpl.n	8001f5e <HAL_RCC_OscConfig+0xf6>
 8001f58:	692b      	ldr	r3, [r5, #16]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d1af      	bne.n	8001ebe <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5e:	6823      	ldr	r3, [r4, #0]
 8001f60:	696a      	ldr	r2, [r5, #20]
 8001f62:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001f66:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001f6a:	6023      	str	r3, [r4, #0]
 8001f6c:	e785      	b.n	8001e7a <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f6e:	692a      	ldr	r2, [r5, #16]
 8001f70:	4b5a      	ldr	r3, [pc, #360]	; (80020dc <HAL_RCC_OscConfig+0x274>)
 8001f72:	b16a      	cbz	r2, 8001f90 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8001f74:	2201      	movs	r2, #1
 8001f76:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f78:	f7ff f890 	bl	800109c <HAL_GetTick>
 8001f7c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f7e:	6823      	ldr	r3, [r4, #0]
 8001f80:	079f      	lsls	r7, r3, #30
 8001f82:	d4ec      	bmi.n	8001f5e <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f84:	f7ff f88a 	bl	800109c <HAL_GetTick>
 8001f88:	1b80      	subs	r0, r0, r6
 8001f8a:	2802      	cmp	r0, #2
 8001f8c:	d9f7      	bls.n	8001f7e <HAL_RCC_OscConfig+0x116>
 8001f8e:	e7ad      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001f90:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f92:	f7ff f883 	bl	800109c <HAL_GetTick>
 8001f96:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f98:	6823      	ldr	r3, [r4, #0]
 8001f9a:	0798      	lsls	r0, r3, #30
 8001f9c:	f57f af6d 	bpl.w	8001e7a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fa0:	f7ff f87c 	bl	800109c <HAL_GetTick>
 8001fa4:	1b80      	subs	r0, r0, r6
 8001fa6:	2802      	cmp	r0, #2
 8001fa8:	d9f6      	bls.n	8001f98 <HAL_RCC_OscConfig+0x130>
 8001faa:	e79f      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fac:	69aa      	ldr	r2, [r5, #24]
 8001fae:	4c4a      	ldr	r4, [pc, #296]	; (80020d8 <HAL_RCC_OscConfig+0x270>)
 8001fb0:	4b4b      	ldr	r3, [pc, #300]	; (80020e0 <HAL_RCC_OscConfig+0x278>)
 8001fb2:	b1da      	cbz	r2, 8001fec <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001fb8:	f7ff f870 	bl	800109c <HAL_GetTick>
 8001fbc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fc0:	079b      	lsls	r3, r3, #30
 8001fc2:	d50d      	bpl.n	8001fe0 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001fc4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001fc8:	4b46      	ldr	r3, [pc, #280]	; (80020e4 <HAL_RCC_OscConfig+0x27c>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8001fd0:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001fd2:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001fd4:	9b01      	ldr	r3, [sp, #4]
 8001fd6:	1e5a      	subs	r2, r3, #1
 8001fd8:	9201      	str	r2, [sp, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f9      	bne.n	8001fd2 <HAL_RCC_OscConfig+0x16a>
 8001fde:	e750      	b.n	8001e82 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fe0:	f7ff f85c 	bl	800109c <HAL_GetTick>
 8001fe4:	1b80      	subs	r0, r0, r6
 8001fe6:	2802      	cmp	r0, #2
 8001fe8:	d9e9      	bls.n	8001fbe <HAL_RCC_OscConfig+0x156>
 8001fea:	e77f      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001fec:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001fee:	f7ff f855 	bl	800109c <HAL_GetTick>
 8001ff2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ff6:	079f      	lsls	r7, r3, #30
 8001ff8:	f57f af43 	bpl.w	8001e82 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ffc:	f7ff f84e 	bl	800109c <HAL_GetTick>
 8002000:	1b80      	subs	r0, r0, r6
 8002002:	2802      	cmp	r0, #2
 8002004:	d9f6      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x18c>
 8002006:	e771      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002008:	4c33      	ldr	r4, [pc, #204]	; (80020d8 <HAL_RCC_OscConfig+0x270>)
 800200a:	69e3      	ldr	r3, [r4, #28]
 800200c:	00d8      	lsls	r0, r3, #3
 800200e:	d424      	bmi.n	800205a <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8002010:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002012:	69e3      	ldr	r3, [r4, #28]
 8002014:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002018:	61e3      	str	r3, [r4, #28]
 800201a:	69e3      	ldr	r3, [r4, #28]
 800201c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002024:	4e30      	ldr	r6, [pc, #192]	; (80020e8 <HAL_RCC_OscConfig+0x280>)
 8002026:	6833      	ldr	r3, [r6, #0]
 8002028:	05d9      	lsls	r1, r3, #23
 800202a:	d518      	bpl.n	800205e <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800202c:	68eb      	ldr	r3, [r5, #12]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d126      	bne.n	8002080 <HAL_RCC_OscConfig+0x218>
 8002032:	6a23      	ldr	r3, [r4, #32]
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800203a:	f7ff f82f 	bl	800109c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800203e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002042:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002044:	6a23      	ldr	r3, [r4, #32]
 8002046:	079b      	lsls	r3, r3, #30
 8002048:	d53f      	bpl.n	80020ca <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 800204a:	2f00      	cmp	r7, #0
 800204c:	f43f af1d 	beq.w	8001e8a <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002050:	69e3      	ldr	r3, [r4, #28]
 8002052:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002056:	61e3      	str	r3, [r4, #28]
 8002058:	e717      	b.n	8001e8a <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800205a:	2700      	movs	r7, #0
 800205c:	e7e2      	b.n	8002024 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205e:	6833      	ldr	r3, [r6, #0]
 8002060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002064:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002066:	f7ff f819 	bl	800109c <HAL_GetTick>
 800206a:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206c:	6833      	ldr	r3, [r6, #0]
 800206e:	05da      	lsls	r2, r3, #23
 8002070:	d4dc      	bmi.n	800202c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002072:	f7ff f813 	bl	800109c <HAL_GetTick>
 8002076:	eba0 0008 	sub.w	r0, r0, r8
 800207a:	2864      	cmp	r0, #100	; 0x64
 800207c:	d9f6      	bls.n	800206c <HAL_RCC_OscConfig+0x204>
 800207e:	e735      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002080:	b9ab      	cbnz	r3, 80020ae <HAL_RCC_OscConfig+0x246>
 8002082:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002084:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002088:	f023 0301 	bic.w	r3, r3, #1
 800208c:	6223      	str	r3, [r4, #32]
 800208e:	6a23      	ldr	r3, [r4, #32]
 8002090:	f023 0304 	bic.w	r3, r3, #4
 8002094:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002096:	f7ff f801 	bl	800109c <HAL_GetTick>
 800209a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800209c:	6a23      	ldr	r3, [r4, #32]
 800209e:	0798      	lsls	r0, r3, #30
 80020a0:	d5d3      	bpl.n	800204a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020a2:	f7fe fffb 	bl	800109c <HAL_GetTick>
 80020a6:	1b80      	subs	r0, r0, r6
 80020a8:	4540      	cmp	r0, r8
 80020aa:	d9f7      	bls.n	800209c <HAL_RCC_OscConfig+0x234>
 80020ac:	e71e      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020ae:	2b05      	cmp	r3, #5
 80020b0:	6a23      	ldr	r3, [r4, #32]
 80020b2:	d103      	bne.n	80020bc <HAL_RCC_OscConfig+0x254>
 80020b4:	f043 0304 	orr.w	r3, r3, #4
 80020b8:	6223      	str	r3, [r4, #32]
 80020ba:	e7ba      	b.n	8002032 <HAL_RCC_OscConfig+0x1ca>
 80020bc:	f023 0301 	bic.w	r3, r3, #1
 80020c0:	6223      	str	r3, [r4, #32]
 80020c2:	6a23      	ldr	r3, [r4, #32]
 80020c4:	f023 0304 	bic.w	r3, r3, #4
 80020c8:	e7b6      	b.n	8002038 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020ca:	f7fe ffe7 	bl	800109c <HAL_GetTick>
 80020ce:	eba0 0008 	sub.w	r0, r0, r8
 80020d2:	42b0      	cmp	r0, r6
 80020d4:	d9b6      	bls.n	8002044 <HAL_RCC_OscConfig+0x1dc>
 80020d6:	e709      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
 80020d8:	40021000 	.word	0x40021000
 80020dc:	42420000 	.word	0x42420000
 80020e0:	42420480 	.word	0x42420480
 80020e4:	20000010 	.word	0x20000010
 80020e8:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020ec:	4c22      	ldr	r4, [pc, #136]	; (8002178 <HAL_RCC_OscConfig+0x310>)
 80020ee:	6863      	ldr	r3, [r4, #4]
 80020f0:	f003 030c 	and.w	r3, r3, #12
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	f43f aee2 	beq.w	8001ebe <HAL_RCC_OscConfig+0x56>
 80020fa:	2300      	movs	r3, #0
 80020fc:	4e1f      	ldr	r6, [pc, #124]	; (800217c <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fe:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002100:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002102:	d12b      	bne.n	800215c <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8002104:	f7fe ffca 	bl	800109c <HAL_GetTick>
 8002108:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800210a:	6823      	ldr	r3, [r4, #0]
 800210c:	0199      	lsls	r1, r3, #6
 800210e:	d41f      	bmi.n	8002150 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002110:	6a2b      	ldr	r3, [r5, #32]
 8002112:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002116:	d105      	bne.n	8002124 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002118:	6862      	ldr	r2, [r4, #4]
 800211a:	68a9      	ldr	r1, [r5, #8]
 800211c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002120:	430a      	orrs	r2, r1
 8002122:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002124:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002126:	6862      	ldr	r2, [r4, #4]
 8002128:	430b      	orrs	r3, r1
 800212a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800212e:	4313      	orrs	r3, r2
 8002130:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002132:	2301      	movs	r3, #1
 8002134:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002136:	f7fe ffb1 	bl	800109c <HAL_GetTick>
 800213a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800213c:	6823      	ldr	r3, [r4, #0]
 800213e:	019a      	lsls	r2, r3, #6
 8002140:	f53f aea7 	bmi.w	8001e92 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002144:	f7fe ffaa 	bl	800109c <HAL_GetTick>
 8002148:	1b40      	subs	r0, r0, r5
 800214a:	2802      	cmp	r0, #2
 800214c:	d9f6      	bls.n	800213c <HAL_RCC_OscConfig+0x2d4>
 800214e:	e6cd      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002150:	f7fe ffa4 	bl	800109c <HAL_GetTick>
 8002154:	1bc0      	subs	r0, r0, r7
 8002156:	2802      	cmp	r0, #2
 8002158:	d9d7      	bls.n	800210a <HAL_RCC_OscConfig+0x2a2>
 800215a:	e6c7      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800215c:	f7fe ff9e 	bl	800109c <HAL_GetTick>
 8002160:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002162:	6823      	ldr	r3, [r4, #0]
 8002164:	019b      	lsls	r3, r3, #6
 8002166:	f57f ae94 	bpl.w	8001e92 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800216a:	f7fe ff97 	bl	800109c <HAL_GetTick>
 800216e:	1b40      	subs	r0, r0, r5
 8002170:	2802      	cmp	r0, #2
 8002172:	d9f6      	bls.n	8002162 <HAL_RCC_OscConfig+0x2fa>
 8002174:	e6ba      	b.n	8001eec <HAL_RCC_OscConfig+0x84>
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000
 800217c:	42420060 	.word	0x42420060

08002180 <HAL_RCC_GetSysClockFreq>:
{
 8002180:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002182:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <HAL_RCC_GetSysClockFreq+0x68>)
{
 8002184:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002186:	ac02      	add	r4, sp, #8
 8002188:	f103 0510 	add.w	r5, r3, #16
 800218c:	4622      	mov	r2, r4
 800218e:	6818      	ldr	r0, [r3, #0]
 8002190:	6859      	ldr	r1, [r3, #4]
 8002192:	3308      	adds	r3, #8
 8002194:	c203      	stmia	r2!, {r0, r1}
 8002196:	42ab      	cmp	r3, r5
 8002198:	4614      	mov	r4, r2
 800219a:	d1f7      	bne.n	800218c <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800219c:	2301      	movs	r3, #1
 800219e:	f88d 3004 	strb.w	r3, [sp, #4]
 80021a2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80021a4:	4911      	ldr	r1, [pc, #68]	; (80021ec <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80021a6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80021aa:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80021ac:	f003 020c 	and.w	r2, r3, #12
 80021b0:	2a08      	cmp	r2, #8
 80021b2:	d117      	bne.n	80021e4 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021b4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80021b8:	a806      	add	r0, sp, #24
 80021ba:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021bc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80021be:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80021c2:	d50c      	bpl.n	80021de <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021c4:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021c6:	480a      	ldr	r0, [pc, #40]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021c8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021cc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80021ce:	aa06      	add	r2, sp, #24
 80021d0:	4413      	add	r3, r2
 80021d2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80021d6:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80021da:	b007      	add	sp, #28
 80021dc:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80021de:	4805      	ldr	r0, [pc, #20]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x74>)
 80021e0:	4350      	muls	r0, r2
 80021e2:	e7fa      	b.n	80021da <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 80021e6:	e7f8      	b.n	80021da <HAL_RCC_GetSysClockFreq+0x5a>
 80021e8:	08004708 	.word	0x08004708
 80021ec:	40021000 	.word	0x40021000
 80021f0:	007a1200 	.word	0x007a1200
 80021f4:	003d0900 	.word	0x003d0900

080021f8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021f8:	4a54      	ldr	r2, [pc, #336]	; (800234c <HAL_RCC_ClockConfig+0x154>)
{
 80021fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80021fe:	6813      	ldr	r3, [r2, #0]
{
 8002200:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002202:	f003 0307 	and.w	r3, r3, #7
 8002206:	428b      	cmp	r3, r1
{
 8002208:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800220a:	d32a      	bcc.n	8002262 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800220c:	6829      	ldr	r1, [r5, #0]
 800220e:	078c      	lsls	r4, r1, #30
 8002210:	d434      	bmi.n	800227c <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002212:	07ca      	lsls	r2, r1, #31
 8002214:	d447      	bmi.n	80022a6 <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002216:	4a4d      	ldr	r2, [pc, #308]	; (800234c <HAL_RCC_ClockConfig+0x154>)
 8002218:	6813      	ldr	r3, [r2, #0]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	429e      	cmp	r6, r3
 8002220:	f0c0 8082 	bcc.w	8002328 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002224:	682a      	ldr	r2, [r5, #0]
 8002226:	4c4a      	ldr	r4, [pc, #296]	; (8002350 <HAL_RCC_ClockConfig+0x158>)
 8002228:	f012 0f04 	tst.w	r2, #4
 800222c:	f040 8087 	bne.w	800233e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002230:	0713      	lsls	r3, r2, #28
 8002232:	d506      	bpl.n	8002242 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002234:	6863      	ldr	r3, [r4, #4]
 8002236:	692a      	ldr	r2, [r5, #16]
 8002238:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800223c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002240:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002242:	f7ff ff9d 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 8002246:	6863      	ldr	r3, [r4, #4]
 8002248:	4a42      	ldr	r2, [pc, #264]	; (8002354 <HAL_RCC_ClockConfig+0x15c>)
 800224a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800224e:	5cd3      	ldrb	r3, [r2, r3]
 8002250:	40d8      	lsrs	r0, r3
 8002252:	4b41      	ldr	r3, [pc, #260]	; (8002358 <HAL_RCC_ClockConfig+0x160>)
 8002254:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002256:	2000      	movs	r0, #0
 8002258:	f7fe fede 	bl	8001018 <HAL_InitTick>
  return HAL_OK;
 800225c:	2000      	movs	r0, #0
}
 800225e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002262:	6813      	ldr	r3, [r2, #0]
 8002264:	f023 0307 	bic.w	r3, r3, #7
 8002268:	430b      	orrs	r3, r1
 800226a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800226c:	6813      	ldr	r3, [r2, #0]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	4299      	cmp	r1, r3
 8002274:	d0ca      	beq.n	800220c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8002276:	2001      	movs	r0, #1
 8002278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800227c:	4b34      	ldr	r3, [pc, #208]	; (8002350 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800227e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002282:	bf1e      	ittt	ne
 8002284:	685a      	ldrne	r2, [r3, #4]
 8002286:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800228a:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800228c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800228e:	bf42      	ittt	mi
 8002290:	685a      	ldrmi	r2, [r3, #4]
 8002292:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8002296:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	68a8      	ldr	r0, [r5, #8]
 800229c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022a0:	4302      	orrs	r2, r0
 80022a2:	605a      	str	r2, [r3, #4]
 80022a4:	e7b5      	b.n	8002212 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022a6:	686a      	ldr	r2, [r5, #4]
 80022a8:	4c29      	ldr	r4, [pc, #164]	; (8002350 <HAL_RCC_ClockConfig+0x158>)
 80022aa:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ac:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022ae:	d11c      	bne.n	80022ea <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022b4:	d0df      	beq.n	8002276 <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022b6:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022bc:	f023 0303 	bic.w	r3, r3, #3
 80022c0:	4313      	orrs	r3, r2
 80022c2:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80022c4:	f7fe feea 	bl	800109c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c8:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80022ca:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d114      	bne.n	80022fa <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80022d0:	6863      	ldr	r3, [r4, #4]
 80022d2:	f003 030c 	and.w	r3, r3, #12
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d09d      	beq.n	8002216 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022da:	f7fe fedf 	bl	800109c <HAL_GetTick>
 80022de:	1bc0      	subs	r0, r0, r7
 80022e0:	4540      	cmp	r0, r8
 80022e2:	d9f5      	bls.n	80022d0 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 80022e4:	2003      	movs	r0, #3
 80022e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ea:	2a02      	cmp	r2, #2
 80022ec:	d102      	bne.n	80022f4 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ee:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80022f2:	e7df      	b.n	80022b4 <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f4:	f013 0f02 	tst.w	r3, #2
 80022f8:	e7dc      	b.n	80022b4 <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d10f      	bne.n	800231e <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022fe:	6863      	ldr	r3, [r4, #4]
 8002300:	f003 030c 	and.w	r3, r3, #12
 8002304:	2b08      	cmp	r3, #8
 8002306:	d086      	beq.n	8002216 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002308:	f7fe fec8 	bl	800109c <HAL_GetTick>
 800230c:	1bc0      	subs	r0, r0, r7
 800230e:	4540      	cmp	r0, r8
 8002310:	d9f5      	bls.n	80022fe <HAL_RCC_ClockConfig+0x106>
 8002312:	e7e7      	b.n	80022e4 <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002314:	f7fe fec2 	bl	800109c <HAL_GetTick>
 8002318:	1bc0      	subs	r0, r0, r7
 800231a:	4540      	cmp	r0, r8
 800231c:	d8e2      	bhi.n	80022e4 <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800231e:	6863      	ldr	r3, [r4, #4]
 8002320:	f013 0f0c 	tst.w	r3, #12
 8002324:	d1f6      	bne.n	8002314 <HAL_RCC_ClockConfig+0x11c>
 8002326:	e776      	b.n	8002216 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002328:	6813      	ldr	r3, [r2, #0]
 800232a:	f023 0307 	bic.w	r3, r3, #7
 800232e:	4333      	orrs	r3, r6
 8002330:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002332:	6813      	ldr	r3, [r2, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	429e      	cmp	r6, r3
 800233a:	d19c      	bne.n	8002276 <HAL_RCC_ClockConfig+0x7e>
 800233c:	e772      	b.n	8002224 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800233e:	6863      	ldr	r3, [r4, #4]
 8002340:	68e9      	ldr	r1, [r5, #12]
 8002342:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002346:	430b      	orrs	r3, r1
 8002348:	6063      	str	r3, [r4, #4]
 800234a:	e771      	b.n	8002230 <HAL_RCC_ClockConfig+0x38>
 800234c:	40022000 	.word	0x40022000
 8002350:	40021000 	.word	0x40021000
 8002354:	08005118 	.word	0x08005118
 8002358:	20000010 	.word	0x20000010

0800235c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800235c:	4b04      	ldr	r3, [pc, #16]	; (8002370 <HAL_RCC_GetPCLK1Freq+0x14>)
 800235e:	4a05      	ldr	r2, [pc, #20]	; (8002374 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002366:	5cd3      	ldrb	r3, [r2, r3]
 8002368:	4a03      	ldr	r2, [pc, #12]	; (8002378 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800236a:	6810      	ldr	r0, [r2, #0]
}    
 800236c:	40d8      	lsrs	r0, r3
 800236e:	4770      	bx	lr
 8002370:	40021000 	.word	0x40021000
 8002374:	08005128 	.word	0x08005128
 8002378:	20000010 	.word	0x20000010

0800237c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800237c:	6a03      	ldr	r3, [r0, #32]
{
 800237e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002380:	f023 0301 	bic.w	r3, r3, #1
 8002384:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002386:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002388:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800238a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800238c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800238e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002392:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002394:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002396:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800239a:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800239c:	4d0a      	ldr	r5, [pc, #40]	; (80023c8 <TIM_OC1_SetConfig+0x4c>)
 800239e:	42a8      	cmp	r0, r5
 80023a0:	d10b      	bne.n	80023ba <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80023a2:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80023a4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80023a8:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80023aa:	698e      	ldr	r6, [r1, #24]
 80023ac:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80023ae:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80023b2:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80023b4:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80023b8:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023ba:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023bc:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023be:	684a      	ldr	r2, [r1, #4]
 80023c0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023c2:	6203      	str	r3, [r0, #32]
 80023c4:	bd70      	pop	{r4, r5, r6, pc}
 80023c6:	bf00      	nop
 80023c8:	40012c00 	.word	0x40012c00

080023cc <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023cc:	6a03      	ldr	r3, [r0, #32]
{
 80023ce:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80023d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023d4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023d6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023d8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023da:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023de:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80023e2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023e4:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80023e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023ea:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023ee:	4d0b      	ldr	r5, [pc, #44]	; (800241c <TIM_OC3_SetConfig+0x50>)
 80023f0:	42a8      	cmp	r0, r5
 80023f2:	d10d      	bne.n	8002410 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023f4:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80023f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023fa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80023fe:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002400:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002402:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002406:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8002408:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800240c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002410:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002412:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002414:	684a      	ldr	r2, [r1, #4]
 8002416:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002418:	6203      	str	r3, [r0, #32]
 800241a:	bd70      	pop	{r4, r5, r6, pc}
 800241c:	40012c00 	.word	0x40012c00

08002420 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002420:	6a03      	ldr	r3, [r0, #32]
{
 8002422:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002424:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002428:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800242a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800242c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800242e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002430:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002432:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002436:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800243a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 800243c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002440:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002444:	4d06      	ldr	r5, [pc, #24]	; (8002460 <TIM_OC4_SetConfig+0x40>)
 8002446:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002448:	bf02      	ittt	eq
 800244a:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800244c:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002450:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002454:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002456:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002458:	684a      	ldr	r2, [r1, #4]
 800245a:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800245c:	6203      	str	r3, [r0, #32]
 800245e:	bd30      	pop	{r4, r5, pc}
 8002460:	40012c00 	.word	0x40012c00

08002464 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002464:	6803      	ldr	r3, [r0, #0]
}
 8002466:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	f042 0201 	orr.w	r2, r2, #1
 8002476:	601a      	str	r2, [r3, #0]
}
 8002478:	4770      	bx	lr

0800247a <HAL_TIM_PWM_MspInit>:
 800247a:	4770      	bx	lr

0800247c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800247c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002480:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002482:	2b01      	cmp	r3, #1
 8002484:	f04f 0302 	mov.w	r3, #2
 8002488:	d01c      	beq.n	80024c4 <HAL_TIM_ConfigClockSource+0x48>
 800248a:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800248c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002490:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002492:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002496:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002498:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800249c:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80024a0:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 80024a2:	680a      	ldr	r2, [r1, #0]
 80024a4:	2a40      	cmp	r2, #64	; 0x40
 80024a6:	d079      	beq.n	800259c <HAL_TIM_ConfigClockSource+0x120>
 80024a8:	d819      	bhi.n	80024de <HAL_TIM_ConfigClockSource+0x62>
 80024aa:	2a10      	cmp	r2, #16
 80024ac:	f000 8093 	beq.w	80025d6 <HAL_TIM_ConfigClockSource+0x15a>
 80024b0:	d80a      	bhi.n	80024c8 <HAL_TIM_ConfigClockSource+0x4c>
 80024b2:	2a00      	cmp	r2, #0
 80024b4:	f000 8089 	beq.w	80025ca <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 80024b8:	2301      	movs	r3, #1
 80024ba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80024be:	2300      	movs	r3, #0
 80024c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80024c4:	4618      	mov	r0, r3
}
 80024c6:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80024c8:	2a20      	cmp	r2, #32
 80024ca:	f000 808a 	beq.w	80025e2 <HAL_TIM_ConfigClockSource+0x166>
 80024ce:	2a30      	cmp	r2, #48	; 0x30
 80024d0:	d1f2      	bne.n	80024b8 <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80024d2:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80024d4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80024d8:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80024dc:	e036      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80024de:	2a70      	cmp	r2, #112	; 0x70
 80024e0:	d036      	beq.n	8002550 <HAL_TIM_ConfigClockSource+0xd4>
 80024e2:	d81b      	bhi.n	800251c <HAL_TIM_ConfigClockSource+0xa0>
 80024e4:	2a50      	cmp	r2, #80	; 0x50
 80024e6:	d042      	beq.n	800256e <HAL_TIM_ConfigClockSource+0xf2>
 80024e8:	2a60      	cmp	r2, #96	; 0x60
 80024ea:	d1e5      	bne.n	80024b8 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024ec:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024ee:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024f0:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80024f4:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024f6:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024f8:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80024fa:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024fc:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002500:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002504:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002508:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800250c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800250e:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002510:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002512:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002516:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800251a:	e017      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800251c:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002520:	d011      	beq.n	8002546 <HAL_TIM_ConfigClockSource+0xca>
 8002522:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002526:	d1c7      	bne.n	80024b8 <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002528:	688a      	ldr	r2, [r1, #8]
 800252a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800252c:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800252e:	68c9      	ldr	r1, [r1, #12]
 8002530:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002532:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002536:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800253a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800253c:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800253e:	689a      	ldr	r2, [r3, #8]
 8002540:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002544:	e002      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800254c:	609a      	str	r2, [r3, #8]
 800254e:	e7b3      	b.n	80024b8 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002550:	688a      	ldr	r2, [r1, #8]
 8002552:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002554:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002556:	68c9      	ldr	r1, [r1, #12]
 8002558:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800255a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800255e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002562:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002564:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002566:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002568:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800256c:	e7ee      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800256e:	684c      	ldr	r4, [r1, #4]
 8002570:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002572:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002574:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002576:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800257a:	f025 0501 	bic.w	r5, r5, #1
 800257e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002580:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002582:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002584:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002588:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800258c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800258e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002590:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002592:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002596:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800259a:	e7d7      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800259c:	684c      	ldr	r4, [r1, #4]
 800259e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80025a0:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a2:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025a4:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025a8:	f025 0501 	bic.w	r5, r5, #1
 80025ac:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025ae:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 80025b0:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025b2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025b6:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80025ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025bc:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80025be:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025c0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025c4:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80025c8:	e7c0      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025ca:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025d0:	f042 0207 	orr.w	r2, r2, #7
 80025d4:	e7ba      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025d6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025dc:	f042 0217 	orr.w	r2, r2, #23
 80025e0:	e7b4      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80025e2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80025e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025e8:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80025ec:	e7ae      	b.n	800254c <HAL_TIM_ConfigClockSource+0xd0>

080025ee <HAL_TIM_PeriodElapsedCallback>:
 80025ee:	4770      	bx	lr

080025f0 <HAL_TIM_OC_DelayElapsedCallback>:
 80025f0:	4770      	bx	lr

080025f2 <HAL_TIM_IC_CaptureCallback>:
 80025f2:	4770      	bx	lr

080025f4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80025f4:	4770      	bx	lr

080025f6 <HAL_TIM_TriggerCallback>:
 80025f6:	4770      	bx	lr

080025f8 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025f8:	6803      	ldr	r3, [r0, #0]
{
 80025fa:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025fc:	691a      	ldr	r2, [r3, #16]
{
 80025fe:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002600:	0791      	lsls	r1, r2, #30
 8002602:	d50e      	bpl.n	8002622 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	0792      	lsls	r2, r2, #30
 8002608:	d50b      	bpl.n	8002622 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800260a:	f06f 0202 	mvn.w	r2, #2
 800260e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002610:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002612:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002614:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002616:	079b      	lsls	r3, r3, #30
 8002618:	d077      	beq.n	800270a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800261a:	f7ff ffea 	bl	80025f2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800261e:	2300      	movs	r3, #0
 8002620:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002622:	6823      	ldr	r3, [r4, #0]
 8002624:	691a      	ldr	r2, [r3, #16]
 8002626:	0750      	lsls	r0, r2, #29
 8002628:	d510      	bpl.n	800264c <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800262a:	68da      	ldr	r2, [r3, #12]
 800262c:	0751      	lsls	r1, r2, #29
 800262e:	d50d      	bpl.n	800264c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002630:	f06f 0204 	mvn.w	r2, #4
 8002634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002636:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002638:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800263a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800263c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002640:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002642:	d068      	beq.n	8002716 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002644:	f7ff ffd5 	bl	80025f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002648:	2300      	movs	r3, #0
 800264a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	691a      	ldr	r2, [r3, #16]
 8002650:	0712      	lsls	r2, r2, #28
 8002652:	d50f      	bpl.n	8002674 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	0710      	lsls	r0, r2, #28
 8002658:	d50c      	bpl.n	8002674 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800265a:	f06f 0208 	mvn.w	r2, #8
 800265e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002660:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002662:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002664:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002666:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002668:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800266a:	d05a      	beq.n	8002722 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800266c:	f7ff ffc1 	bl	80025f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002670:	2300      	movs	r3, #0
 8002672:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002674:	6823      	ldr	r3, [r4, #0]
 8002676:	691a      	ldr	r2, [r3, #16]
 8002678:	06d2      	lsls	r2, r2, #27
 800267a:	d510      	bpl.n	800269e <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	06d0      	lsls	r0, r2, #27
 8002680:	d50d      	bpl.n	800269e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002682:	f06f 0210 	mvn.w	r2, #16
 8002686:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002688:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800268a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800268c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800268e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002692:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002694:	d04b      	beq.n	800272e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002696:	f7ff ffac 	bl	80025f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269a:	2300      	movs	r3, #0
 800269c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800269e:	6823      	ldr	r3, [r4, #0]
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	07d1      	lsls	r1, r2, #31
 80026a4:	d508      	bpl.n	80026b8 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80026a6:	68da      	ldr	r2, [r3, #12]
 80026a8:	07d2      	lsls	r2, r2, #31
 80026aa:	d505      	bpl.n	80026b8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026ac:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80026b0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026b2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80026b4:	f7ff ff9b 	bl	80025ee <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	691a      	ldr	r2, [r3, #16]
 80026bc:	0610      	lsls	r0, r2, #24
 80026be:	d508      	bpl.n	80026d2 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80026c0:	68da      	ldr	r2, [r3, #12]
 80026c2:	0611      	lsls	r1, r2, #24
 80026c4:	d505      	bpl.n	80026d2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80026c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80026ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80026cc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80026ce:	f000 f974 	bl	80029ba <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80026d2:	6823      	ldr	r3, [r4, #0]
 80026d4:	691a      	ldr	r2, [r3, #16]
 80026d6:	0652      	lsls	r2, r2, #25
 80026d8:	d508      	bpl.n	80026ec <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80026da:	68da      	ldr	r2, [r3, #12]
 80026dc:	0650      	lsls	r0, r2, #25
 80026de:	d505      	bpl.n	80026ec <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80026e4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80026e6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80026e8:	f7ff ff85 	bl	80025f6 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80026ec:	6823      	ldr	r3, [r4, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	0691      	lsls	r1, r2, #26
 80026f2:	d522      	bpl.n	800273a <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80026f4:	68da      	ldr	r2, [r3, #12]
 80026f6:	0692      	lsls	r2, r2, #26
 80026f8:	d51f      	bpl.n	800273a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80026fa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80026fe:	4620      	mov	r0, r4
}
 8002700:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002704:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002706:	f000 b957 	b.w	80029b8 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800270a:	f7ff ff71 	bl	80025f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800270e:	4620      	mov	r0, r4
 8002710:	f7ff ff70 	bl	80025f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002714:	e783      	b.n	800261e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002716:	f7ff ff6b 	bl	80025f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800271a:	4620      	mov	r0, r4
 800271c:	f7ff ff6a 	bl	80025f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002720:	e792      	b.n	8002648 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002722:	f7ff ff65 	bl	80025f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002726:	4620      	mov	r0, r4
 8002728:	f7ff ff64 	bl	80025f4 <HAL_TIM_PWM_PulseFinishedCallback>
 800272c:	e7a0      	b.n	8002670 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272e:	f7ff ff5f 	bl	80025f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002732:	4620      	mov	r0, r4
 8002734:	f7ff ff5e 	bl	80025f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002738:	e7af      	b.n	800269a <HAL_TIM_IRQHandler+0xa2>
 800273a:	bd10      	pop	{r4, pc}

0800273c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800273c:	4a1a      	ldr	r2, [pc, #104]	; (80027a8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800273e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002740:	4290      	cmp	r0, r2
 8002742:	d00a      	beq.n	800275a <TIM_Base_SetConfig+0x1e>
 8002744:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002748:	d007      	beq.n	800275a <TIM_Base_SetConfig+0x1e>
 800274a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800274e:	4290      	cmp	r0, r2
 8002750:	d003      	beq.n	800275a <TIM_Base_SetConfig+0x1e>
 8002752:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002756:	4290      	cmp	r0, r2
 8002758:	d115      	bne.n	8002786 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800275a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800275c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002760:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002762:	4a11      	ldr	r2, [pc, #68]	; (80027a8 <TIM_Base_SetConfig+0x6c>)
 8002764:	4290      	cmp	r0, r2
 8002766:	d00a      	beq.n	800277e <TIM_Base_SetConfig+0x42>
 8002768:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800276c:	d007      	beq.n	800277e <TIM_Base_SetConfig+0x42>
 800276e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002772:	4290      	cmp	r0, r2
 8002774:	d003      	beq.n	800277e <TIM_Base_SetConfig+0x42>
 8002776:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800277a:	4290      	cmp	r0, r2
 800277c:	d103      	bne.n	8002786 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800277e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002780:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002784:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002786:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002788:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800278c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800278e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002790:	688b      	ldr	r3, [r1, #8]
 8002792:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002794:	680b      	ldr	r3, [r1, #0]
 8002796:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002798:	4b03      	ldr	r3, [pc, #12]	; (80027a8 <TIM_Base_SetConfig+0x6c>)
 800279a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800279c:	bf04      	itt	eq
 800279e:	690b      	ldreq	r3, [r1, #16]
 80027a0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80027a2:	2301      	movs	r3, #1
 80027a4:	6143      	str	r3, [r0, #20]
 80027a6:	4770      	bx	lr
 80027a8:	40012c00 	.word	0x40012c00

080027ac <HAL_TIM_Base_Init>:
{
 80027ac:	b510      	push	{r4, lr}
  if(htim == NULL)
 80027ae:	4604      	mov	r4, r0
 80027b0:	b1a0      	cbz	r0, 80027dc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80027b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027ba:	b91b      	cbnz	r3, 80027c4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80027bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80027c0:	f001 f90e 	bl	80039e0 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80027c4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027c6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80027c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027cc:	1d21      	adds	r1, r4, #4
 80027ce:	f7ff ffb5 	bl	800273c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80027d2:	2301      	movs	r3, #1
  return HAL_OK;
 80027d4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80027d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80027da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80027dc:	2001      	movs	r0, #1
}
 80027de:	bd10      	pop	{r4, pc}

080027e0 <HAL_TIM_PWM_Init>:
{
 80027e0:	b510      	push	{r4, lr}
  if(htim == NULL)
 80027e2:	4604      	mov	r4, r0
 80027e4:	b1a0      	cbz	r0, 8002810 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80027e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80027ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80027ee:	b91b      	cbnz	r3, 80027f8 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80027f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80027f4:	f7ff fe41 	bl	800247a <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80027f8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027fa:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80027fc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002800:	1d21      	adds	r1, r4, #4
 8002802:	f7ff ff9b 	bl	800273c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002806:	2301      	movs	r3, #1
  return HAL_OK;
 8002808:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800280a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800280e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002810:	2001      	movs	r0, #1
}
 8002812:	bd10      	pop	{r4, pc}

08002814 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002814:	6a03      	ldr	r3, [r0, #32]
{
 8002816:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002818:	f023 0310 	bic.w	r3, r3, #16
 800281c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800281e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002820:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002822:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002824:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002826:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800282a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800282e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002830:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002834:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002838:	4d0b      	ldr	r5, [pc, #44]	; (8002868 <TIM_OC2_SetConfig+0x54>)
 800283a:	42a8      	cmp	r0, r5
 800283c:	d10d      	bne.n	800285a <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800283e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002840:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002844:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002848:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 800284a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800284c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002850:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8002852:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002856:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800285a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800285c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800285e:	684a      	ldr	r2, [r1, #4]
 8002860:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002862:	6203      	str	r3, [r0, #32]
 8002864:	bd70      	pop	{r4, r5, r6, pc}
 8002866:	bf00      	nop
 8002868:	40012c00 	.word	0x40012c00

0800286c <HAL_TIM_PWM_ConfigChannel>:
{
 800286c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800286e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002872:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002874:	2b01      	cmp	r3, #1
 8002876:	f04f 0002 	mov.w	r0, #2
 800287a:	d025      	beq.n	80028c8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800287c:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800287e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002882:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002886:	2a0c      	cmp	r2, #12
 8002888:	d818      	bhi.n	80028bc <HAL_TIM_PWM_ConfigChannel+0x50>
 800288a:	e8df f002 	tbb	[pc, r2]
 800288e:	1707      	.short	0x1707
 8002890:	171e1717 	.word	0x171e1717
 8002894:	172f1717 	.word	0x172f1717
 8002898:	1717      	.short	0x1717
 800289a:	40          	.byte	0x40
 800289b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800289c:	6820      	ldr	r0, [r4, #0]
 800289e:	f7ff fd6d 	bl	800237c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028a2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028a4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028a6:	699a      	ldr	r2, [r3, #24]
 80028a8:	f042 0208 	orr.w	r2, r2, #8
 80028ac:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028ae:	699a      	ldr	r2, [r3, #24]
 80028b0:	f022 0204 	bic.w	r2, r2, #4
 80028b4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028b6:	699a      	ldr	r2, [r3, #24]
 80028b8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80028ba:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80028bc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80028be:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80028c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80028c4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80028c8:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028ca:	6820      	ldr	r0, [r4, #0]
 80028cc:	f7ff ffa2 	bl	8002814 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028d0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80028d2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80028dc:	699a      	ldr	r2, [r3, #24]
 80028de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80028ea:	e7e6      	b.n	80028ba <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80028ec:	6820      	ldr	r0, [r4, #0]
 80028ee:	f7ff fd6d 	bl	80023cc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028f2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80028f4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80028f6:	69da      	ldr	r2, [r3, #28]
 80028f8:	f042 0208 	orr.w	r2, r2, #8
 80028fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80028fe:	69da      	ldr	r2, [r3, #28]
 8002900:	f022 0204 	bic.w	r2, r2, #4
 8002904:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002906:	69da      	ldr	r2, [r3, #28]
 8002908:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800290a:	61da      	str	r2, [r3, #28]
    break;
 800290c:	e7d6      	b.n	80028bc <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800290e:	6820      	ldr	r0, [r4, #0]
 8002910:	f7ff fd86 	bl	8002420 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002914:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002916:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002918:	69da      	ldr	r2, [r3, #28]
 800291a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800291e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002920:	69da      	ldr	r2, [r3, #28]
 8002922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002926:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002928:	69da      	ldr	r2, [r3, #28]
 800292a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800292e:	e7ec      	b.n	800290a <HAL_TIM_PWM_ConfigChannel+0x9e>

08002930 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002930:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002932:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002934:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8002936:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002938:	ea23 0304 	bic.w	r3, r3, r4
 800293c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800293e:	6a03      	ldr	r3, [r0, #32]
 8002940:	408a      	lsls	r2, r1
 8002942:	431a      	orrs	r2, r3
 8002944:	6202      	str	r2, [r0, #32]
 8002946:	bd10      	pop	{r4, pc}

08002948 <HAL_TIM_PWM_Start>:
{
 8002948:	b510      	push	{r4, lr}
 800294a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800294c:	2201      	movs	r2, #1
 800294e:	6800      	ldr	r0, [r0, #0]
 8002950:	f7ff ffee 	bl	8002930 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	4a06      	ldr	r2, [pc, #24]	; (8002970 <HAL_TIM_PWM_Start+0x28>)
}
 8002958:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800295a:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 800295c:	bf02      	ittt	eq
 800295e:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8002960:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8002964:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	f042 0201 	orr.w	r2, r2, #1
 800296c:	601a      	str	r2, [r3, #0]
}
 800296e:	bd10      	pop	{r4, pc}
 8002970:	40012c00 	.word	0x40012c00

08002974 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8002974:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002978:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 800297a:	2b01      	cmp	r3, #1
 800297c:	f04f 0302 	mov.w	r3, #2
 8002980:	d018      	beq.n	80029b4 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002982:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002986:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002988:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800298a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800298c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800298e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002992:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002994:	685a      	ldr	r2, [r3, #4]
 8002996:	4322      	orrs	r2, r4
 8002998:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80029a0:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	430a      	orrs	r2, r1
 80029a6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80029a8:	2301      	movs	r3, #1
 80029aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029ae:	2300      	movs	r3, #0
 80029b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80029b4:	4618      	mov	r0, r3

  return HAL_OK;
}
 80029b6:	bd10      	pop	{r4, pc}

080029b8 <HAL_TIMEx_CommutationCallback>:
 80029b8:	4770      	bx	lr

080029ba <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80029ba:	4770      	bx	lr

080029bc <Accel_ini>:
void Accel_ini()
{
	uint8_t data[1] =  {0};

	//reset the whole module first
	data[0] =  1<<7;
 80029bc:	2380      	movs	r3, #128	; 0x80
{
 80029be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	status = HAL_I2C_Mem_Write(&hi2c1, (uint16_t)adress, (uint16_t)0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 80029c2:	2401      	movs	r4, #1
 80029c4:	f44f 3880 	mov.w	r8, #65536	; 0x10000
{
 80029c8:	b087      	sub	sp, #28
	data[0] =  1<<7;
 80029ca:	ad06      	add	r5, sp, #24
	status = HAL_I2C_Mem_Write(&hi2c1, (uint16_t)adress, (uint16_t)0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 80029cc:	4f1f      	ldr	r7, [pc, #124]	; (8002a4c <Accel_ini+0x90>)
	data[0] =  1<<7;
 80029ce:	f805 3d04 	strb.w	r3, [r5, #-4]!
	status = HAL_I2C_Mem_Write(&hi2c1, (uint16_t)adress, (uint16_t)0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 80029d2:	226b      	movs	r2, #107	; 0x6b
 80029d4:	4623      	mov	r3, r4
 80029d6:	21d0      	movs	r1, #208	; 0xd0
 80029d8:	f8cd 8008 	str.w	r8, [sp, #8]
 80029dc:	9401      	str	r4, [sp, #4]
 80029de:	9500      	str	r5, [sp, #0]
 80029e0:	4638      	mov	r0, r7
 80029e2:	f7fe ffdb 	bl	800199c <HAL_I2C_Mem_Write>


	HAL_Delay(50);    //wait for 50ms for the gyro to stable
	data[0] = 0x00;
 80029e6:	f04f 0900 	mov.w	r9, #0
	status = HAL_I2C_Mem_Write(&hi2c1, (uint16_t)adress, (uint16_t)0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 80029ea:	4e19      	ldr	r6, [pc, #100]	; (8002a50 <Accel_ini+0x94>)
 80029ec:	7030      	strb	r0, [r6, #0]
	HAL_Delay(50);    //wait for 50ms for the gyro to stable
 80029ee:	2032      	movs	r0, #50	; 0x32
 80029f0:	f7fe fb5a 	bl	80010a8 <HAL_Delay>
	status = HAL_I2C_Mem_Write(&hi2c1, adress, 0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 80029f4:	4623      	mov	r3, r4
 80029f6:	f8cd 8008 	str.w	r8, [sp, #8]
 80029fa:	9401      	str	r4, [sp, #4]
 80029fc:	9500      	str	r5, [sp, #0]
 80029fe:	226b      	movs	r2, #107	; 0x6b
 8002a00:	21d0      	movs	r1, #208	; 0xd0
 8002a02:	4638      	mov	r0, r7
	data[0] = 0x00;
 8002a04:	f88d 9014 	strb.w	r9, [sp, #20]
	status = HAL_I2C_Mem_Write(&hi2c1, adress, 0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a08:	f7fe ffc8 	bl	800199c <HAL_I2C_Mem_Write>
	//GYRO_CONFIG: FSR 500
	data[0] = 0x08;
 8002a0c:	2308      	movs	r3, #8
	status = HAL_I2C_Mem_Write(&hi2c1, adress, 0x6B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a0e:	7030      	strb	r0, [r6, #0]
	data[0] = 0x08;
 8002a10:	f88d 3014 	strb.w	r3, [sp, #20]
		status = HAL_I2C_Mem_Write(&hi2c1, adress, 0x1B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a14:	f8cd 8008 	str.w	r8, [sp, #8]
 8002a18:	4623      	mov	r3, r4
 8002a1a:	9401      	str	r4, [sp, #4]
 8002a1c:	9500      	str	r5, [sp, #0]
 8002a1e:	221b      	movs	r2, #27
 8002a20:	21d0      	movs	r1, #208	; 0xd0
 8002a22:	4638      	mov	r0, r7
 8002a24:	f7fe ffba 	bl	800199c <HAL_I2C_Mem_Write>
	//ACCEL_CONFIG: 2g
		data[0] = 0x0;
		status =  HAL_I2C_Mem_Write(&hi2c1, adress, 0x1C, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a28:	f8cd 8008 	str.w	r8, [sp, #8]
		status = HAL_I2C_Mem_Write(&hi2c1, adress, 0x1B, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a2c:	7030      	strb	r0, [r6, #0]
		status =  HAL_I2C_Mem_Write(&hi2c1, adress, 0x1C, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a2e:	9401      	str	r4, [sp, #4]
 8002a30:	9500      	str	r5, [sp, #0]
 8002a32:	4623      	mov	r3, r4
 8002a34:	221c      	movs	r2, #28
 8002a36:	21d0      	movs	r1, #208	; 0xd0
 8002a38:	4638      	mov	r0, r7
		data[0] = 0x0;
 8002a3a:	f88d 9014 	strb.w	r9, [sp, #20]
		status =  HAL_I2C_Mem_Write(&hi2c1, adress, 0x1C, I2C_MEMADD_SIZE_8BIT, data, 0x01, 0x10000);
 8002a3e:	f7fe ffad 	bl	800199c <HAL_I2C_Mem_Write>
 8002a42:	7030      	strb	r0, [r6, #0]
}
 8002a44:	b007      	add	sp, #28
 8002a46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a4a:	bf00      	nop
 8002a4c:	200004e4 	.word	0x200004e4
 8002a50:	200005d6 	.word	0x200005d6

08002a54 <Accel_GetXYZ>:

void Accel_GetXYZ(int16_t* pData1)

{
 uint8_t buffer1[6] = {0};
 8002a54:	2200      	movs	r2, #0
{
 8002a56:	b510      	push	{r4, lr}
 8002a58:	b086      	sub	sp, #24
 uint8_t buffer1[6] = {0};
 8002a5a:	9204      	str	r2, [sp, #16]
 8002a5c:	f8ad 2014 	strh.w	r2, [sp, #20]
  /* Read output register X, Y & Z acceleration */
status = HAL_I2C_Mem_Read(&hi2c1, adress, 0x3B, I2C_MEMADD_SIZE_8BIT, buffer1, (uint16_t)0x06, 0x10000);
 8002a60:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a64:	9202      	str	r2, [sp, #8]
 8002a66:	2206      	movs	r2, #6
 uint8_t buffer1[6] = {0};
 8002a68:	ab04      	add	r3, sp, #16
{
 8002a6a:	4604      	mov	r4, r0
status = HAL_I2C_Mem_Read(&hi2c1, adress, 0x3B, I2C_MEMADD_SIZE_8BIT, buffer1, (uint16_t)0x06, 0x10000);
 8002a6c:	9201      	str	r2, [sp, #4]
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	223b      	movs	r2, #59	; 0x3b
 8002a72:	2301      	movs	r3, #1
 8002a74:	21d0      	movs	r1, #208	; 0xd0
 8002a76:	480e      	ldr	r0, [pc, #56]	; (8002ab0 <Accel_GetXYZ+0x5c>)
 8002a78:	f7ff f826 	bl	8001ac8 <HAL_I2C_Mem_Read>
 8002a7c:	4b0d      	ldr	r3, [pc, #52]	; (8002ab4 <Accel_GetXYZ+0x60>)

for(uint8_t i=0; i<3; i++)
    {
      pData1[i]=(int16_t)(((uint16_t)buffer1[2*i] << 8) + buffer1[2*i+1]);
 8002a7e:	f89d 2010 	ldrb.w	r2, [sp, #16]
status = HAL_I2C_Mem_Read(&hi2c1, adress, 0x3B, I2C_MEMADD_SIZE_8BIT, buffer1, (uint16_t)0x06, 0x10000);
 8002a82:	7018      	strb	r0, [r3, #0]
      pData1[i]=(int16_t)(((uint16_t)buffer1[2*i] << 8) + buffer1[2*i+1]);
 8002a84:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8002a88:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002a8c:	8023      	strh	r3, [r4, #0]
 8002a8e:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8002a92:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8002a96:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002a9a:	8063      	strh	r3, [r4, #2]
 8002a9c:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002aa0:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8002aa4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002aa8:	80a3      	strh	r3, [r4, #4]
    }
}
 8002aaa:	b006      	add	sp, #24
 8002aac:	bd10      	pop	{r4, pc}
 8002aae:	bf00      	nop
 8002ab0:	200004e4 	.word	0x200004e4
 8002ab4:	200005d6 	.word	0x200005d6

08002ab8 <Gyro_GetXYZ>:

void Gyro_GetXYZ(int16_t* pData2)

{
 uint8_t buffer2[6] = {0};
 8002ab8:	2200      	movs	r2, #0
{
 8002aba:	b510      	push	{r4, lr}
 8002abc:	b086      	sub	sp, #24
 uint8_t buffer2[6] = {0};
 8002abe:	9204      	str	r2, [sp, #16]
 8002ac0:	f8ad 2014 	strh.w	r2, [sp, #20]
  /* Read output register X, Y & Z gyroscope */
status = HAL_I2C_Mem_Read(&hi2c1, adress, 0x43, I2C_MEMADD_SIZE_8BIT, buffer2, (uint16_t)0x06, 0x10000);
 8002ac4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ac8:	9202      	str	r2, [sp, #8]
 8002aca:	2206      	movs	r2, #6
 uint8_t buffer2[6] = {0};
 8002acc:	ab04      	add	r3, sp, #16
{
 8002ace:	4604      	mov	r4, r0
status = HAL_I2C_Mem_Read(&hi2c1, adress, 0x43, I2C_MEMADD_SIZE_8BIT, buffer2, (uint16_t)0x06, 0x10000);
 8002ad0:	9201      	str	r2, [sp, #4]
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	2243      	movs	r2, #67	; 0x43
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	21d0      	movs	r1, #208	; 0xd0
 8002ada:	480e      	ldr	r0, [pc, #56]	; (8002b14 <Gyro_GetXYZ+0x5c>)
 8002adc:	f7fe fff4 	bl	8001ac8 <HAL_I2C_Mem_Read>
 8002ae0:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <Gyro_GetXYZ+0x60>)

for(uint8_t i=0; i<3; i++)
    {
      pData2[i]=(int16_t)(((uint16_t)buffer2[2*i] << 8) + buffer2[2*i+1]);
 8002ae2:	f89d 2010 	ldrb.w	r2, [sp, #16]
status = HAL_I2C_Mem_Read(&hi2c1, adress, 0x43, I2C_MEMADD_SIZE_8BIT, buffer2, (uint16_t)0x06, 0x10000);
 8002ae6:	7018      	strb	r0, [r3, #0]
      pData2[i]=(int16_t)(((uint16_t)buffer2[2*i] << 8) + buffer2[2*i+1]);
 8002ae8:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8002aec:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002af0:	8023      	strh	r3, [r4, #0]
 8002af2:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8002af6:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8002afa:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002afe:	8063      	strh	r3, [r4, #2]
 8002b00:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8002b04:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8002b08:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002b0c:	80a3      	strh	r3, [r4, #4]
    }

}
 8002b0e:	b006      	add	sp, #24
 8002b10:	bd10      	pop	{r4, pc}
 8002b12:	bf00      	nop
 8002b14:	200004e4 	.word	0x200004e4
 8002b18:	200005d6 	.word	0x200005d6
 8002b1c:	00000000 	.word	0x00000000

08002b20 <Accel_ReadAcc>:
void Accel_ReadAcc(void)
{
int16_t buffer[3] = {0};
 8002b20:	2300      	movs	r3, #0
{
 8002b22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 xval = yval = zval = 0x00;
 8002b26:	4a6a      	ldr	r2, [pc, #424]	; (8002cd0 <Accel_ReadAcc+0x1b0>)
{
 8002b28:	b085      	sub	sp, #20
 xval = yval = zval = 0x00;
 8002b2a:	4c6a      	ldr	r4, [pc, #424]	; (8002cd4 <Accel_ReadAcc+0x1b4>)
 8002b2c:	4d6a      	ldr	r5, [pc, #424]	; (8002cd8 <Accel_ReadAcc+0x1b8>)

 Accel_GetXYZ(buffer);
 8002b2e:	a802      	add	r0, sp, #8
int16_t buffer[3] = {0};
 8002b30:	9302      	str	r3, [sp, #8]
 8002b32:	f8ad 300c 	strh.w	r3, [sp, #12]
 xval = yval = zval = 0x00;
 8002b36:	8013      	strh	r3, [r2, #0]
 8002b38:	8023      	strh	r3, [r4, #0]
 8002b3a:	802b      	strh	r3, [r5, #0]
 Accel_GetXYZ(buffer);
 8002b3c:	f7ff ff8a 	bl	8002a54 <Accel_GetXYZ>

 /*xval = buffer[0];
 yval = buffer[1];
 zval = buffer[2];*/
 ydata = atan2(buffer[1], sqrt(pow(buffer[0], 2) + pow(buffer[2], 2))) * R2DEG;
 8002b40:	f9bd 000a 	ldrsh.w	r0, [sp, #10]
 8002b44:	f7fd fc56 	bl	80003f4 <__aeabi_i2d>
 8002b48:	4606      	mov	r6, r0
 8002b4a:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
 8002b4e:	460f      	mov	r7, r1
 8002b50:	f7fd fc50 	bl	80003f4 <__aeabi_i2d>
 8002b54:	4680      	mov	r8, r0
 8002b56:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 8002b5a:	4689      	mov	r9, r1
 8002b5c:	f7fd fc4a 	bl	80003f4 <__aeabi_i2d>
 8002b60:	4642      	mov	r2, r8
 8002b62:	4682      	mov	sl, r0
 8002b64:	468b      	mov	fp, r1
 8002b66:	464b      	mov	r3, r9
 8002b68:	4640      	mov	r0, r8
 8002b6a:	4649      	mov	r1, r9
 8002b6c:	f7fd fca8 	bl	80004c0 <__aeabi_dmul>
 8002b70:	4652      	mov	r2, sl
 8002b72:	4680      	mov	r8, r0
 8002b74:	4689      	mov	r9, r1
 8002b76:	465b      	mov	r3, fp
 8002b78:	4650      	mov	r0, sl
 8002b7a:	4659      	mov	r1, fp
 8002b7c:	f7fd fca0 	bl	80004c0 <__aeabi_dmul>
 8002b80:	4602      	mov	r2, r0
 8002b82:	460b      	mov	r3, r1
 8002b84:	4640      	mov	r0, r8
 8002b86:	4649      	mov	r1, r9
 8002b88:	f7fd fae8 	bl	800015c <__adddf3>
 8002b8c:	f001 f8c0 	bl	8003d10 <sqrt>
 8002b90:	4602      	mov	r2, r0
 8002b92:	460b      	mov	r3, r1
 8002b94:	4630      	mov	r0, r6
 8002b96:	4639      	mov	r1, r7
 8002b98:	f001 f83e 	bl	8003c18 <atan2>
 8002b9c:	a346      	add	r3, pc, #280	; (adr r3, 8002cb8 <Accel_ReadAcc+0x198>)
 8002b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba2:	f7fd fc8d 	bl	80004c0 <__aeabi_dmul>
 8002ba6:	f7fd ff3b 	bl	8000a20 <__aeabi_d2iz>
 8002baa:	f8df a148 	ldr.w	sl, [pc, #328]	; 8002cf4 <Accel_ReadAcc+0x1d4>
 8002bae:	f8aa 0000 	strh.w	r0, [sl]
 xdata = atan2(buffer[0], sqrt(pow(buffer[1], 2) + pow(buffer[2], 2))) * R2DEG;
 8002bb2:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
 8002bb6:	f7fd fc1d 	bl	80003f4 <__aeabi_i2d>
 8002bba:	4680      	mov	r8, r0
 8002bbc:	f9bd 000a 	ldrsh.w	r0, [sp, #10]
 8002bc0:	4689      	mov	r9, r1
 8002bc2:	f7fd fc17 	bl	80003f4 <__aeabi_i2d>
 8002bc6:	4606      	mov	r6, r0
 8002bc8:	f9bd 000c 	ldrsh.w	r0, [sp, #12]
 8002bcc:	460f      	mov	r7, r1
 8002bce:	f7fd fc11 	bl	80003f4 <__aeabi_i2d>
 8002bd2:	4632      	mov	r2, r6
 8002bd4:	e9cd 0100 	strd	r0, r1, [sp]
 8002bd8:	463b      	mov	r3, r7
 8002bda:	4630      	mov	r0, r6
 8002bdc:	4639      	mov	r1, r7
 8002bde:	f7fd fc6f 	bl	80004c0 <__aeabi_dmul>
 8002be2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002be6:	4606      	mov	r6, r0
 8002be8:	460f      	mov	r7, r1
 8002bea:	4610      	mov	r0, r2
 8002bec:	4619      	mov	r1, r3
 8002bee:	f7fd fc67 	bl	80004c0 <__aeabi_dmul>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	4630      	mov	r0, r6
 8002bf8:	4639      	mov	r1, r7
 8002bfa:	f7fd faaf 	bl	800015c <__adddf3>
 8002bfe:	f001 f887 	bl	8003d10 <sqrt>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4640      	mov	r0, r8
 8002c08:	4649      	mov	r1, r9
 8002c0a:	f001 f805 	bl	8003c18 <atan2>
 8002c0e:	a32a      	add	r3, pc, #168	; (adr r3, 8002cb8 <Accel_ReadAcc+0x198>)
 8002c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c14:	f7fd fc54 	bl	80004c0 <__aeabi_dmul>
 8002c18:	f7fd ff02 	bl	8000a20 <__aeabi_d2iz>
 8002c1c:	4b2f      	ldr	r3, [pc, #188]	; (8002cdc <Accel_ReadAcc+0x1bc>)
 8002c1e:	b206      	sxth	r6, r0
 8002c20:	801e      	strh	r6, [r3, #0]
 zdata = buffer[2];
 8002c22:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 8002c26:	4b2e      	ldr	r3, [pc, #184]	; (8002ce0 <Accel_ReadAcc+0x1c0>)

 xtemp = XGf + xdata;
 ytemp = YGf + ydata;
 8002c28:	f9ba 7000 	ldrsh.w	r7, [sl]
 zdata = buffer[2];
 8002c2c:	801a      	strh	r2, [r3, #0]
 xtemp = XGf + xdata;
 8002c2e:	4b2d      	ldr	r3, [pc, #180]	; (8002ce4 <Accel_ReadAcc+0x1c4>)
 8002c30:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002c34:	4b2c      	ldr	r3, [pc, #176]	; (8002ce8 <Accel_ReadAcc+0x1c8>)
 8002c36:	1832      	adds	r2, r6, r0
 8002c38:	801a      	strh	r2, [r3, #0]
 ytemp = YGf + ydata;
 8002c3a:	4b2c      	ldr	r3, [pc, #176]	; (8002cec <Accel_ReadAcc+0x1cc>)
 8002c3c:	f9b3 b000 	ldrsh.w	fp, [r3]
 8002c40:	4b2b      	ldr	r3, [pc, #172]	; (8002cf0 <Accel_ReadAcc+0x1d0>)
 8002c42:	eb0b 0207 	add.w	r2, fp, r7
 8002c46:	801a      	strh	r2, [r3, #0]
 xval= XGf * (1 - KOEF_COMPL) + xdata*KOEF_COMPL;
 8002c48:	f7fd fbd4 	bl	80003f4 <__aeabi_i2d>
 8002c4c:	a31c      	add	r3, pc, #112	; (adr r3, 8002cc0 <Accel_ReadAcc+0x1a0>)
 8002c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c52:	f7fd fc35 	bl	80004c0 <__aeabi_dmul>
 8002c56:	4680      	mov	r8, r0
 8002c58:	4630      	mov	r0, r6
 8002c5a:	4689      	mov	r9, r1
 8002c5c:	f7fd fbca 	bl	80003f4 <__aeabi_i2d>
 8002c60:	a319      	add	r3, pc, #100	; (adr r3, 8002cc8 <Accel_ReadAcc+0x1a8>)
 8002c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c66:	f7fd fc2b 	bl	80004c0 <__aeabi_dmul>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	4640      	mov	r0, r8
 8002c70:	4649      	mov	r1, r9
 8002c72:	f7fd fa73 	bl	800015c <__adddf3>
 8002c76:	f7fd fed3 	bl	8000a20 <__aeabi_d2iz>
 8002c7a:	8028      	strh	r0, [r5, #0]
yval = YGf * (1-KOEF_COMPL) + ydata*KOEF_COMPL;
 8002c7c:	4658      	mov	r0, fp
 8002c7e:	f7fd fbb9 	bl	80003f4 <__aeabi_i2d>
 8002c82:	a30f      	add	r3, pc, #60	; (adr r3, 8002cc0 <Accel_ReadAcc+0x1a0>)
 8002c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c88:	f7fd fc1a 	bl	80004c0 <__aeabi_dmul>
 8002c8c:	4680      	mov	r8, r0
 8002c8e:	4638      	mov	r0, r7
 8002c90:	4689      	mov	r9, r1
 8002c92:	f7fd fbaf 	bl	80003f4 <__aeabi_i2d>
 8002c96:	a30c      	add	r3, pc, #48	; (adr r3, 8002cc8 <Accel_ReadAcc+0x1a8>)
 8002c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c9c:	f7fd fc10 	bl	80004c0 <__aeabi_dmul>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4640      	mov	r0, r8
 8002ca6:	4649      	mov	r1, r9
 8002ca8:	f7fd fa58 	bl	800015c <__adddf3>
 8002cac:	f7fd feb8 	bl	8000a20 <__aeabi_d2iz>
 8002cb0:	8020      	strh	r0, [r4, #0]
}
 8002cb2:	b005      	add	sp, #20
 8002cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cb8:	20000000 	.word	0x20000000
 8002cbc:	404ca5dc 	.word	0x404ca5dc
 8002cc0:	9999999a 	.word	0x9999999a
 8002cc4:	3fe99999 	.word	0x3fe99999
 8002cc8:	9999999a 	.word	0x9999999a
 8002ccc:	3fc99999 	.word	0x3fc99999
 8002cd0:	200005c2 	.word	0x200005c2
 8002cd4:	20000594 	.word	0x20000594
 8002cd8:	200005ba 	.word	0x200005ba
 8002cdc:	200005be 	.word	0x200005be
 8002ce0:	20000596 	.word	0x20000596
 8002ce4:	200005c4 	.word	0x200005c4
 8002ce8:	200005bc 	.word	0x200005bc
 8002cec:	20000598 	.word	0x20000598
 8002cf0:	2000058c 	.word	0x2000058c
 8002cf4:	200005c0 	.word	0x200005c0

08002cf8 <ReadGyro>:

void ReadGyro(void)
{
int16_t buffer[3] = {0};
 8002cf8:	2300      	movs	r3, #0
{
 8002cfa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 xGyro = yGyro = zGyro = 0x00;
 8002cfe:	4e44      	ldr	r6, [pc, #272]	; (8002e10 <ReadGyro+0x118>)
 8002d00:	4c44      	ldr	r4, [pc, #272]	; (8002e14 <ReadGyro+0x11c>)
 8002d02:	4d45      	ldr	r5, [pc, #276]	; (8002e18 <ReadGyro+0x120>)

 Gyro_GetXYZ(buffer);
 8002d04:	4668      	mov	r0, sp
int16_t buffer[3] = {0};
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	f8ad 3004 	strh.w	r3, [sp, #4]
 xGyro = yGyro = zGyro = 0x00;
 8002d0c:	8033      	strh	r3, [r6, #0]
 8002d0e:	8023      	strh	r3, [r4, #0]
 8002d10:	802b      	strh	r3, [r5, #0]
 Gyro_GetXYZ(buffer);
 8002d12:	f7ff fed1 	bl	8002ab8 <Gyro_GetXYZ>

 xGyro = buffer[0];
 yGyro = buffer[1];
 zGyro = buffer[2];

 XG = (xGyro - fGX_Cal);
 8002d16:	4b41      	ldr	r3, [pc, #260]	; (8002e1c <ReadGyro+0x124>)
 xGyro = buffer[0];
 8002d18:	f9bd 0000 	ldrsh.w	r0, [sp]
 XG = (xGyro - fGX_Cal);
 8002d1c:	681b      	ldr	r3, [r3, #0]
 xGyro = buffer[0];
 8002d1e:	8028      	strh	r0, [r5, #0]
 XG = (xGyro - fGX_Cal);
 8002d20:	1ac0      	subs	r0, r0, r3
 8002d22:	4b3f      	ldr	r3, [pc, #252]	; (8002e20 <ReadGyro+0x128>)
 8002d24:	b200      	sxth	r0, r0
 8002d26:	8018      	strh	r0, [r3, #0]
 YG = (yGyro - fGY_Cal);
 8002d28:	4b3e      	ldr	r3, [pc, #248]	; (8002e24 <ReadGyro+0x12c>)
 yGyro = buffer[1];
 8002d2a:	f9bd 5002 	ldrsh.w	r5, [sp, #2]
 YG = (yGyro - fGY_Cal);
 8002d2e:	681b      	ldr	r3, [r3, #0]
 yGyro = buffer[1];
 8002d30:	8025      	strh	r5, [r4, #0]
 YG = (yGyro - fGY_Cal);
 8002d32:	1aed      	subs	r5, r5, r3
 8002d34:	4b3c      	ldr	r3, [pc, #240]	; (8002e28 <ReadGyro+0x130>)
 8002d36:	b22d      	sxth	r5, r5
 8002d38:	801d      	strh	r5, [r3, #0]
 ZG = (zGyro - fGZ_Cal);
 8002d3a:	4b3c      	ldr	r3, [pc, #240]	; (8002e2c <ReadGyro+0x134>)
 zGyro = buffer[2];
 8002d3c:	f9bd 4004 	ldrsh.w	r4, [sp, #4]
 ZG = (zGyro - fGZ_Cal);
 8002d40:	681b      	ldr	r3, [r3, #0]
 zGyro = buffer[2];
 8002d42:	8034      	strh	r4, [r6, #0]
 ZG = (zGyro - fGZ_Cal);
 8002d44:	1ae4      	subs	r4, r4, r3
 8002d46:	4b3a      	ldr	r3, [pc, #232]	; (8002e30 <ReadGyro+0x138>)
 8002d48:	b224      	sxth	r4, r4
 8002d4a:	801c      	strh	r4, [r3, #0]
 /*if((XG < 20 && XG > 0)|| (XG > -20 && XG < 0))
	 XGf += 0;
 else*/
	 XGf += XG/65.5 * 0.1;
 8002d4c:	f7fd fb52 	bl	80003f4 <__aeabi_i2d>
 8002d50:	a32b      	add	r3, pc, #172	; (adr r3, 8002e00 <ReadGyro+0x108>)
 8002d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d56:	f7fd fcdd 	bl	8000714 <__aeabi_ddiv>
 8002d5a:	a32b      	add	r3, pc, #172	; (adr r3, 8002e08 <ReadGyro+0x110>)
 8002d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d60:	f7fd fbae 	bl	80004c0 <__aeabi_dmul>
 8002d64:	4e33      	ldr	r6, [pc, #204]	; (8002e34 <ReadGyro+0x13c>)
 8002d66:	4680      	mov	r8, r0
 8002d68:	f9b6 0000 	ldrsh.w	r0, [r6]
 8002d6c:	4689      	mov	r9, r1
 8002d6e:	f7fd fb41 	bl	80003f4 <__aeabi_i2d>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	4640      	mov	r0, r8
 8002d78:	4649      	mov	r1, r9
 8002d7a:	f7fd f9ef 	bl	800015c <__adddf3>
 8002d7e:	f7fd fe4f 	bl	8000a20 <__aeabi_d2iz>
 8002d82:	8030      	strh	r0, [r6, #0]
/* if((YG < 20 && YG > 0)|| (YG > -20 && YG < 0))
	 YGf += 0;
 else*/
	 YGf += YG/65.5 * 0.1;
 8002d84:	4628      	mov	r0, r5
 8002d86:	f7fd fb35 	bl	80003f4 <__aeabi_i2d>
 8002d8a:	a31d      	add	r3, pc, #116	; (adr r3, 8002e00 <ReadGyro+0x108>)
 8002d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d90:	f7fd fcc0 	bl	8000714 <__aeabi_ddiv>
 8002d94:	a31c      	add	r3, pc, #112	; (adr r3, 8002e08 <ReadGyro+0x110>)
 8002d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9a:	f7fd fb91 	bl	80004c0 <__aeabi_dmul>
 8002d9e:	4e26      	ldr	r6, [pc, #152]	; (8002e38 <ReadGyro+0x140>)
 8002da0:	4680      	mov	r8, r0
 8002da2:	f9b6 0000 	ldrsh.w	r0, [r6]
 8002da6:	4689      	mov	r9, r1
 8002da8:	f7fd fb24 	bl	80003f4 <__aeabi_i2d>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	4640      	mov	r0, r8
 8002db2:	4649      	mov	r1, r9
 8002db4:	f7fd f9d2 	bl	800015c <__adddf3>
 8002db8:	f7fd fe32 	bl	8000a20 <__aeabi_d2iz>
 8002dbc:	8030      	strh	r0, [r6, #0]
 /*if((ZG < 20 && ZG > 0)|| (ZG > -20 && ZG < 0))
	 ZGf += 0;
 else*/
	 ZGf += ZG/65.5* 0.1;
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	f7fd fb18 	bl	80003f4 <__aeabi_i2d>
 8002dc4:	a30e      	add	r3, pc, #56	; (adr r3, 8002e00 <ReadGyro+0x108>)
 8002dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dca:	f7fd fca3 	bl	8000714 <__aeabi_ddiv>
 8002dce:	a30e      	add	r3, pc, #56	; (adr r3, 8002e08 <ReadGyro+0x110>)
 8002dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd4:	f7fd fb74 	bl	80004c0 <__aeabi_dmul>
 8002dd8:	4d18      	ldr	r5, [pc, #96]	; (8002e3c <ReadGyro+0x144>)
 8002dda:	4606      	mov	r6, r0
 8002ddc:	f9b5 0000 	ldrsh.w	r0, [r5]
 8002de0:	460f      	mov	r7, r1
 8002de2:	f7fd fb07 	bl	80003f4 <__aeabi_i2d>
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	4630      	mov	r0, r6
 8002dec:	4639      	mov	r1, r7
 8002dee:	f7fd f9b5 	bl	800015c <__adddf3>
 8002df2:	f7fd fe15 	bl	8000a20 <__aeabi_d2iz>
 8002df6:	8028      	strh	r0, [r5, #0]
}
 8002df8:	b003      	add	sp, #12
 8002dfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002dfe:	bf00      	nop
 8002e00:	00000000 	.word	0x00000000
 8002e04:	40506000 	.word	0x40506000
 8002e08:	9999999a 	.word	0x9999999a
 8002e0c:	3fb99999 	.word	0x3fb99999
 8002e10:	200005d4 	.word	0x200005d4
 8002e14:	200005b2 	.word	0x200005b2
 8002e18:	2000058e 	.word	0x2000058e
 8002e1c:	200005a0 	.word	0x200005a0
 8002e20:	200005ac 	.word	0x200005ac
 8002e24:	200005a4 	.word	0x200005a4
 8002e28:	200005c8 	.word	0x200005c8
 8002e2c:	2000059c 	.word	0x2000059c
 8002e30:	200005c6 	.word	0x200005c6
 8002e34:	200005c4 	.word	0x200005c4
 8002e38:	20000598 	.word	0x20000598
 8002e3c:	200005b0 	.word	0x200005b0

08002e40 <GyroCalibrate>:

void GyroCalibrate()
{
 8002e40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e42:	f242 7410 	movw	r4, #10000	; 0x2710
	//int16_t Gyrodata[6];
	  uint16_t iNumCM = 10000;
	  for (int i = 0; i < iNumCM ; i++)
	  {
		  ReadGyro();
	    fGX_Cal += xGyro;
 8002e46:	4e0d      	ldr	r6, [pc, #52]	; (8002e7c <GyroCalibrate+0x3c>)
 8002e48:	4f0d      	ldr	r7, [pc, #52]	; (8002e80 <GyroCalibrate+0x40>)
	    fGY_Cal += yGyro;
 8002e4a:	4d0e      	ldr	r5, [pc, #56]	; (8002e84 <GyroCalibrate+0x44>)
		  ReadGyro();
 8002e4c:	f7ff ff54 	bl	8002cf8 <ReadGyro>
	    fGX_Cal += xGyro;
 8002e50:	6832      	ldr	r2, [r6, #0]
 8002e52:	f9b7 3000 	ldrsh.w	r3, [r7]
	  for (int i = 0; i < iNumCM ; i++)
 8002e56:	3c01      	subs	r4, #1
	    fGX_Cal += xGyro;
 8002e58:	4413      	add	r3, r2
 8002e5a:	6033      	str	r3, [r6, #0]
	    fGY_Cal += yGyro;
 8002e5c:	4b0a      	ldr	r3, [pc, #40]	; (8002e88 <GyroCalibrate+0x48>)
 8002e5e:	682a      	ldr	r2, [r5, #0]
 8002e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e64:	4413      	add	r3, r2
 8002e66:	602b      	str	r3, [r5, #0]
	    fGZ_Cal += zGyro;
 8002e68:	4a08      	ldr	r2, [pc, #32]	; (8002e8c <GyroCalibrate+0x4c>)
 8002e6a:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <GyroCalibrate+0x50>)
 8002e6c:	6811      	ldr	r1, [r2, #0]
 8002e6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e72:	440b      	add	r3, r1
 8002e74:	6013      	str	r3, [r2, #0]
	  for (int i = 0; i < iNumCM ; i++)
 8002e76:	d1e9      	bne.n	8002e4c <GyroCalibrate+0xc>
	    //HAL_Delay(3);
	  }
	 //  isinitialized = 1;
}
 8002e78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	200005a0 	.word	0x200005a0
 8002e80:	2000058e 	.word	0x2000058e
 8002e84:	200005a4 	.word	0x200005a4
 8002e88:	200005b2 	.word	0x200005b2
 8002e8c:	2000059c 	.word	0x2000059c
 8002e90:	200005d4 	.word	0x200005d4

08002e94 <deriveGyro>:

void deriveGyro()
{
	  uint16_t iNumCM = 10000;
	fGX_Cal /= iNumCM;
 8002e94:	f242 7210 	movw	r2, #10000	; 0x2710
 8002e98:	4907      	ldr	r1, [pc, #28]	; (8002eb8 <deriveGyro+0x24>)
 8002e9a:	680b      	ldr	r3, [r1, #0]
 8002e9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8002ea0:	600b      	str	r3, [r1, #0]
		  fGY_Cal /= iNumCM;
 8002ea2:	4906      	ldr	r1, [pc, #24]	; (8002ebc <deriveGyro+0x28>)
 8002ea4:	680b      	ldr	r3, [r1, #0]
 8002ea6:	fb93 f3f2 	sdiv	r3, r3, r2
 8002eaa:	600b      	str	r3, [r1, #0]
		  fGZ_Cal /= iNumCM;
 8002eac:	4904      	ldr	r1, [pc, #16]	; (8002ec0 <deriveGyro+0x2c>)
 8002eae:	680b      	ldr	r3, [r1, #0]
 8002eb0:	fb93 f3f2 	sdiv	r3, r3, r2
 8002eb4:	600b      	str	r3, [r1, #0]
 8002eb6:	4770      	bx	lr
 8002eb8:	200005a0 	.word	0x200005a0
 8002ebc:	200005a4 	.word	0x200005a4
 8002ec0:	2000059c 	.word	0x2000059c

08002ec4 <selfStabilizing>:
extern int16_t xval, yval, zval;

void selfStabilizing() {
    //
    //TODO:
    int16_t _iRollError = (int16_t)((acRoll - xval) * 8);  // 125/8 = 15.6 degree = max
 8002ec4:	4b34      	ldr	r3, [pc, #208]	; (8002f98 <selfStabilizing+0xd4>)
void selfStabilizing() {
 8002ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    int16_t _iRollError = (int16_t)((acRoll - xval) * 8);  // 125/8 = 15.6 degree = max
 8002eca:	f9b3 0000 	ldrsh.w	r0, [r3]
 8002ece:	f7fd fed9 	bl	8000c84 <__aeabi_i2f>
 8002ed2:	4b32      	ldr	r3, [pc, #200]	; (8002f9c <selfStabilizing+0xd8>)
 8002ed4:	4601      	mov	r1, r0
 8002ed6:	6818      	ldr	r0, [r3, #0]
 8002ed8:	f7fd fe1e 	bl	8000b18 <__aeabi_fsub>
 8002edc:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002ee0:	f7fd ff24 	bl	8000d2c <__aeabi_fmul>
 8002ee4:	f7fe f872 	bl	8000fcc <__aeabi_f2iz>
    int16_t _iPitchError = (int16_t)((acPitch - yval) * 8);  // 125/8 = 15.6 degree = max
    //
    int8_t iRollError = constrain(_iRollError, -125, 125);
 8002ee8:	b207      	sxth	r7, r0
 8002eea:	2f7d      	cmp	r7, #125	; 0x7d
 8002eec:	f06f 047c 	mvn.w	r4, #124	; 0x7c
 8002ef0:	bfa8      	it	ge
 8002ef2:	277d      	movge	r7, #125	; 0x7d
 8002ef4:	42a7      	cmp	r7, r4
 8002ef6:	bfb8      	it	lt
 8002ef8:	4627      	movlt	r7, r4
    int8_t iDeltaRError = constrain(iRollError - iprevRollError, -125, 125);
 8002efa:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8002fbc <selfStabilizing+0xf8>
    int16_t _iPitchError = (int16_t)((acPitch - yval) * 8);  // 125/8 = 15.6 degree = max
 8002efe:	4b28      	ldr	r3, [pc, #160]	; (8002fa0 <selfStabilizing+0xdc>)
    int8_t iDeltaRError = constrain(iRollError - iprevRollError, -125, 125);
 8002f00:	f9b8 1000 	ldrsh.w	r1, [r8]
    int16_t _iPitchError = (int16_t)((acPitch - yval) * 8);  // 125/8 = 15.6 degree = max
 8002f04:	f9b3 0000 	ldrsh.w	r0, [r3]
    int8_t iDeltaRError = constrain(iRollError - iprevRollError, -125, 125);
 8002f08:	1a79      	subs	r1, r7, r1
 8002f0a:	297d      	cmp	r1, #125	; 0x7d
 8002f0c:	bfa8      	it	ge
 8002f0e:	217d      	movge	r1, #125	; 0x7d
 8002f10:	42a1      	cmp	r1, r4
 8002f12:	bfb8      	it	lt
 8002f14:	4621      	movlt	r1, r4
 8002f16:	b24e      	sxtb	r6, r1
    int16_t _iPitchError = (int16_t)((acPitch - yval) * 8);  // 125/8 = 15.6 degree = max
 8002f18:	f7fd feb4 	bl	8000c84 <__aeabi_i2f>
 8002f1c:	4b21      	ldr	r3, [pc, #132]	; (8002fa4 <selfStabilizing+0xe0>)
 8002f1e:	4601      	mov	r1, r0
 8002f20:	6818      	ldr	r0, [r3, #0]
 8002f22:	f7fd fdf9 	bl	8000b18 <__aeabi_fsub>
 8002f26:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002f2a:	f7fd feff 	bl	8000d2c <__aeabi_fmul>
 8002f2e:	f7fe f84d 	bl	8000fcc <__aeabi_f2iz>
    int8_t iPitchError = constrain(_iPitchError, -125, 125);
 8002f32:	b205      	sxth	r5, r0
 8002f34:	2d7d      	cmp	r5, #125	; 0x7d
 8002f36:	bfa8      	it	ge
 8002f38:	257d      	movge	r5, #125	; 0x7d
 8002f3a:	42a5      	cmp	r5, r4
 8002f3c:	bfb8      	it	lt
 8002f3e:	4625      	movlt	r5, r4
    int8_t iDeltaPError = constrain(iPitchError - iprevPitchError, -125, 125);
 8002f40:	4b19      	ldr	r3, [pc, #100]	; (8002fa8 <selfStabilizing+0xe4>)

    //
    iprevRollError = iRollError;
    iprevPitchError = iPitchError;
    //
     dMThX = getFuzzyConclusion(iRollError, iDeltaRError) * 90 / 125; //
 8002f42:	b278      	sxtb	r0, r7
    int8_t iDeltaPError = constrain(iPitchError - iprevPitchError, -125, 125);
 8002f44:	f9b3 1000 	ldrsh.w	r1, [r3]
    iprevRollError = iRollError;
 8002f48:	f8a8 7000 	strh.w	r7, [r8]
    int8_t iDeltaPError = constrain(iPitchError - iprevPitchError, -125, 125);
 8002f4c:	1a69      	subs	r1, r5, r1
 8002f4e:	297d      	cmp	r1, #125	; 0x7d
 8002f50:	bfa8      	it	ge
 8002f52:	217d      	movge	r1, #125	; 0x7d
 8002f54:	42a1      	cmp	r1, r4
 8002f56:	bfb8      	it	lt
 8002f58:	4621      	movlt	r1, r4
 8002f5a:	b24c      	sxtb	r4, r1
     dMThX = getFuzzyConclusion(iRollError, iDeltaRError) * 90 / 125; //
 8002f5c:	4631      	mov	r1, r6
    iprevPitchError = iPitchError;
 8002f5e:	801d      	strh	r5, [r3, #0]
     dMThX = getFuzzyConclusion(iRollError, iDeltaRError) * 90 / 125; //
 8002f60:	f000 f856 	bl	8003010 <getFuzzyConclusion>
 8002f64:	4911      	ldr	r1, [pc, #68]	; (8002fac <selfStabilizing+0xe8>)
 8002f66:	f7fd fee1 	bl	8000d2c <__aeabi_fmul>
 8002f6a:	4911      	ldr	r1, [pc, #68]	; (8002fb0 <selfStabilizing+0xec>)
 8002f6c:	f7fd ff92 	bl	8000e94 <__aeabi_fdiv>
 8002f70:	f7fe f82c 	bl	8000fcc <__aeabi_f2iz>
 8002f74:	4b0f      	ldr	r3, [pc, #60]	; (8002fb4 <selfStabilizing+0xf0>)
     dMThY = getFuzzyConclusion(iPitchError, iDeltaPError) * 90 / 125;
 8002f76:	4621      	mov	r1, r4
     dMThX = getFuzzyConclusion(iRollError, iDeltaRError) * 90 / 125; //
 8002f78:	8018      	strh	r0, [r3, #0]
     dMThY = getFuzzyConclusion(iPitchError, iDeltaPError) * 90 / 125;
 8002f7a:	b268      	sxtb	r0, r5
 8002f7c:	f000 f848 	bl	8003010 <getFuzzyConclusion>
 8002f80:	490a      	ldr	r1, [pc, #40]	; (8002fac <selfStabilizing+0xe8>)
 8002f82:	f7fd fed3 	bl	8000d2c <__aeabi_fmul>
 8002f86:	490a      	ldr	r1, [pc, #40]	; (8002fb0 <selfStabilizing+0xec>)
 8002f88:	f7fd ff84 	bl	8000e94 <__aeabi_fdiv>
 8002f8c:	f7fe f81e 	bl	8000fcc <__aeabi_f2iz>
 8002f90:	4b09      	ldr	r3, [pc, #36]	; (8002fb8 <selfStabilizing+0xf4>)
 8002f92:	8018      	strh	r0, [r3, #0]
 8002f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f98:	200005ba 	.word	0x200005ba
 8002f9c:	200004d4 	.word	0x200004d4
 8002fa0:	20000594 	.word	0x20000594
 8002fa4:	200004dc 	.word	0x200004dc
 8002fa8:	200004da 	.word	0x200004da
 8002fac:	42b40000 	.word	0x42b40000
 8002fb0:	42fa0000 	.word	0x42fa0000
 8002fb4:	200005a8 	.word	0x200005a8
 8002fb8:	200005b6 	.word	0x200005b6
 8002fbc:	200004d8 	.word	0x200004d8

08002fc0 <mu>:
 *      Author: 
 */

#include "fuzzy.h"

double mu(int8_t x, int8_t A) {
 8002fc0:	b508      	push	{r3, lr}
    return exp(-(pow(x - A, 2) / (2 * pow(30, 2))));
 8002fc2:	1a40      	subs	r0, r0, r1
 8002fc4:	f7fd fa16 	bl	80003f4 <__aeabi_i2d>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	f7fd fa78 	bl	80004c0 <__aeabi_dmul>
 8002fd0:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <mu+0x28>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f7fd fb9e 	bl	8000714 <__aeabi_ddiv>
 8002fd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002fdc:	4619      	mov	r1, r3
}
 8002fde:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return exp(-(pow(x - A, 2) / (2 * pow(30, 2))));
 8002fe2:	f000 be1d 	b.w	8003c20 <exp>
 8002fe6:	bf00      	nop
 8002fe8:	409c2000 	.word	0x409c2000

08002fec <addrule>:

void addrule(int8_t fe, op_type op, int8_t fde, int8_t z) {
 8002fec:	b570      	push	{r4, r5, r6, lr}
    rules[numofrules].fe = fe;
 8002fee:	4e06      	ldr	r6, [pc, #24]	; (8003008 <addrule+0x1c>)
 8002ff0:	4c06      	ldr	r4, [pc, #24]	; (800300c <addrule+0x20>)
 8002ff2:	7835      	ldrb	r5, [r6, #0]
 8002ff4:	f804 0025 	strb.w	r0, [r4, r5, lsl #2]
    rules[numofrules].op = op;
 8002ff8:	eb04 0085 	add.w	r0, r4, r5, lsl #2
    rules[numofrules].fde = fde;
    rules[numofrules].z = z;
    numofrules++;
 8002ffc:	3501      	adds	r5, #1
    rules[numofrules].fde = fde;
 8002ffe:	7082      	strb	r2, [r0, #2]
    rules[numofrules].z = z;
 8003000:	70c3      	strb	r3, [r0, #3]
    numofrules++;
 8003002:	7035      	strb	r5, [r6, #0]
    rules[numofrules].op = op;
 8003004:	7041      	strb	r1, [r0, #1]
    numofrules++;
 8003006:	bd70      	pop	{r4, r5, r6, pc}
 8003008:	200004e0 	.word	0x200004e0
 800300c:	200004a4 	.word	0x200004a4

08003010 <getFuzzyConclusion>:
}

float getFuzzyConclusion(int8_t e, int8_t de) {
 8003010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    double summ_alpha_c = 0, summ_alpha = 0;
 8003014:	f04f 0a00 	mov.w	sl, #0
 8003018:	f04f 0b00 	mov.w	fp, #0
    //
    for (int i = 0; i < (int)(numofrules); i++) {
 800301c:	2500      	movs	r5, #0
float getFuzzyConclusion(int8_t e, int8_t de) {
 800301e:	b085      	sub	sp, #20
    double summ_alpha_c = 0, summ_alpha = 0;
 8003020:	e9cd ab00 	strd	sl, fp, [sp]
 8003024:	4c25      	ldr	r4, [pc, #148]	; (80030bc <getFuzzyConclusion+0xac>)
float getFuzzyConclusion(int8_t e, int8_t de) {
 8003026:	9002      	str	r0, [sp, #8]
 8003028:	9103      	str	r1, [sp, #12]
    for (int i = 0; i < (int)(numofrules); i++) {
 800302a:	4b25      	ldr	r3, [pc, #148]	; (80030c0 <getFuzzyConclusion+0xb0>)
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	429d      	cmp	r5, r3
 8003030:	db0a      	blt.n	8003048 <getFuzzyConclusion+0x38>
        summ_alpha_c += (alpha * rules[i].z);
        summ_alpha += alpha;
    }

    //
    return summ_alpha_c / summ_alpha;
 8003032:	4652      	mov	r2, sl
 8003034:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003038:	465b      	mov	r3, fp
 800303a:	f7fd fb6b 	bl	8000714 <__aeabi_ddiv>
 800303e:	f7fd fd17 	bl	8000a70 <__aeabi_d2f>
}
 8003042:	b005      	add	sp, #20
 8003044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        mue = mu(e, rules[i].fe);
 8003048:	f994 1000 	ldrsb.w	r1, [r4]
 800304c:	9802      	ldr	r0, [sp, #8]
 800304e:	f7ff ffb7 	bl	8002fc0 <mu>
 8003052:	4606      	mov	r6, r0
 8003054:	460f      	mov	r7, r1
        mude = mu(de, rules[i].fde);
 8003056:	9803      	ldr	r0, [sp, #12]
 8003058:	f994 1002 	ldrsb.w	r1, [r4, #2]
 800305c:	f7ff ffb0 	bl	8002fc0 <mu>
        alpha = rules[i].op == 0 ? MIN(mue, mude) : MAX(mue, mude);
 8003060:	7863      	ldrb	r3, [r4, #1]
        mude = mu(de, rules[i].fde);
 8003062:	4680      	mov	r8, r0
 8003064:	4689      	mov	r9, r1
        alpha = rules[i].op == 0 ? MIN(mue, mude) : MAX(mue, mude);
 8003066:	4602      	mov	r2, r0
 8003068:	bb13      	cbnz	r3, 80030b0 <getFuzzyConclusion+0xa0>
 800306a:	460b      	mov	r3, r1
 800306c:	4630      	mov	r0, r6
 800306e:	4639      	mov	r1, r7
 8003070:	f7fd fc98 	bl	80009a4 <__aeabi_dcmplt>
 8003074:	b908      	cbnz	r0, 800307a <getFuzzyConclusion+0x6a>
 8003076:	4646      	mov	r6, r8
 8003078:	464f      	mov	r7, r9
        summ_alpha_c += (alpha * rules[i].z);
 800307a:	f994 0003 	ldrsb.w	r0, [r4, #3]
 800307e:	f7fd f9b9 	bl	80003f4 <__aeabi_i2d>
 8003082:	4632      	mov	r2, r6
 8003084:	463b      	mov	r3, r7
 8003086:	f7fd fa1b 	bl	80004c0 <__aeabi_dmul>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003092:	f7fd f863 	bl	800015c <__adddf3>
        summ_alpha += alpha;
 8003096:	4632      	mov	r2, r6
        summ_alpha_c += (alpha * rules[i].z);
 8003098:	e9cd 0100 	strd	r0, r1, [sp]
        summ_alpha += alpha;
 800309c:	463b      	mov	r3, r7
 800309e:	4650      	mov	r0, sl
 80030a0:	4659      	mov	r1, fp
 80030a2:	f7fd f85b 	bl	800015c <__adddf3>
    for (int i = 0; i < (int)(numofrules); i++) {
 80030a6:	3501      	adds	r5, #1
        summ_alpha += alpha;
 80030a8:	4682      	mov	sl, r0
 80030aa:	468b      	mov	fp, r1
 80030ac:	3404      	adds	r4, #4
 80030ae:	e7bc      	b.n	800302a <getFuzzyConclusion+0x1a>
        alpha = rules[i].op == 0 ? MIN(mue, mude) : MAX(mue, mude);
 80030b0:	460b      	mov	r3, r1
 80030b2:	4630      	mov	r0, r6
 80030b4:	4639      	mov	r1, r7
 80030b6:	f7fd fc93 	bl	80009e0 <__aeabi_dcmpgt>
 80030ba:	e7db      	b.n	8003074 <getFuzzyConclusion+0x64>
 80030bc:	200004a4 	.word	0x200004a4
 80030c0:	200004e0 	.word	0x200004e0

080030c4 <Fuzzy_Init>:

void Fuzzy_Init() {
 80030c4:	b510      	push	{r4, lr}
    numofrules = 0;
 80030c6:	2400      	movs	r4, #0
 80030c8:	4b28      	ldr	r3, [pc, #160]	; (800316c <Fuzzy_Init+0xa8>)

    addrule(fNO, AND, fNO, fNO);
 80030ca:	4622      	mov	r2, r4
    numofrules = 0;
 80030cc:	701c      	strb	r4, [r3, #0]
    addrule(fNO, AND, fNO, fNO);
 80030ce:	4621      	mov	r1, r4
 80030d0:	4623      	mov	r3, r4
 80030d2:	4620      	mov	r0, r4
 80030d4:	f7ff ff8a 	bl	8002fec <addrule>
    addrule(fVLN, OR, fVLN, fVLP);
 80030d8:	f06f 027c 	mvn.w	r2, #124	; 0x7c
 80030dc:	237d      	movs	r3, #125	; 0x7d
 80030de:	4610      	mov	r0, r2
 80030e0:	2101      	movs	r1, #1
 80030e2:	f7ff ff83 	bl	8002fec <addrule>
    addrule(fVLP, OR, fVLP, fVLN);
 80030e6:	227d      	movs	r2, #125	; 0x7d
 80030e8:	f06f 037c 	mvn.w	r3, #124	; 0x7c
 80030ec:	4610      	mov	r0, r2
 80030ee:	2101      	movs	r1, #1
 80030f0:	f7ff ff7c 	bl	8002fec <addrule>
    addrule(fLN, AND, fSN, fVLP);
 80030f4:	4621      	mov	r1, r4
 80030f6:	237d      	movs	r3, #125	; 0x7d
 80030f8:	f06f 0213 	mvn.w	r2, #19
 80030fc:	f06f 0059 	mvn.w	r0, #89	; 0x59
 8003100:	f7ff ff74 	bl	8002fec <addrule>
    addrule(fLP, AND, fSP, fVLN);
 8003104:	4621      	mov	r1, r4
 8003106:	f06f 037c 	mvn.w	r3, #124	; 0x7c
 800310a:	2214      	movs	r2, #20
 800310c:	205a      	movs	r0, #90	; 0x5a
 800310e:	f7ff ff6d 	bl	8002fec <addrule>
    addrule(fSN, AND, fSN, fSP);
 8003112:	f06f 0213 	mvn.w	r2, #19
 8003116:	4621      	mov	r1, r4
 8003118:	4610      	mov	r0, r2
 800311a:	2314      	movs	r3, #20
 800311c:	f7ff ff66 	bl	8002fec <addrule>
    addrule(fSP, AND, fSP, fSN);
 8003120:	2214      	movs	r2, #20
 8003122:	4621      	mov	r1, r4
 8003124:	4610      	mov	r0, r2
 8003126:	f06f 0313 	mvn.w	r3, #19
 800312a:	f7ff ff5f 	bl	8002fec <addrule>

    addrule(fMN, AND, fMP, fSP);
 800312e:	4621      	mov	r1, r4
 8003130:	2314      	movs	r3, #20
 8003132:	2237      	movs	r2, #55	; 0x37
 8003134:	f06f 0036 	mvn.w	r0, #54	; 0x36
 8003138:	f7ff ff58 	bl	8002fec <addrule>
    addrule(fMN, AND, fMN, fLP);
 800313c:	f06f 0236 	mvn.w	r2, #54	; 0x36
 8003140:	4621      	mov	r1, r4
 8003142:	4610      	mov	r0, r2
 8003144:	235a      	movs	r3, #90	; 0x5a
 8003146:	f7ff ff51 	bl	8002fec <addrule>
    addrule(fMP, AND, fMN, fSN);
 800314a:	4621      	mov	r1, r4
 800314c:	f06f 0313 	mvn.w	r3, #19
 8003150:	f06f 0236 	mvn.w	r2, #54	; 0x36
 8003154:	2037      	movs	r0, #55	; 0x37
 8003156:	f7ff ff49 	bl	8002fec <addrule>
    addrule(fMP, AND, fMP, fLN);
 800315a:	2237      	movs	r2, #55	; 0x37
 800315c:	4621      	mov	r1, r4
}
 800315e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    addrule(fMP, AND, fMP, fLN);
 8003162:	f06f 0359 	mvn.w	r3, #89	; 0x59
 8003166:	4610      	mov	r0, r2
 8003168:	f7ff bf40 	b.w	8002fec <addrule>
 800316c:	200004e0 	.word	0x200004e0

08003170 <MX_GPIO_Init>:
*/
void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003170:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <MX_GPIO_Init+0x40>)
{
 8003172:	b084      	sub	sp, #16
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003174:	699a      	ldr	r2, [r3, #24]
 8003176:	f042 0220 	orr.w	r2, r2, #32
 800317a:	619a      	str	r2, [r3, #24]
 800317c:	699a      	ldr	r2, [r3, #24]
 800317e:	f002 0220 	and.w	r2, r2, #32
 8003182:	9201      	str	r2, [sp, #4]
 8003184:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003186:	699a      	ldr	r2, [r3, #24]
 8003188:	f042 0204 	orr.w	r2, r2, #4
 800318c:	619a      	str	r2, [r3, #24]
 800318e:	699a      	ldr	r2, [r3, #24]
 8003190:	f002 0204 	and.w	r2, r2, #4
 8003194:	9202      	str	r2, [sp, #8]
 8003196:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003198:	699a      	ldr	r2, [r3, #24]
 800319a:	f042 0208 	orr.w	r2, r2, #8
 800319e:	619a      	str	r2, [r3, #24]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	9303      	str	r3, [sp, #12]
 80031a8:	9b03      	ldr	r3, [sp, #12]

}
 80031aa:	b004      	add	sp, #16
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	40021000 	.word	0x40021000

080031b4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80031b4:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80031b6:	480c      	ldr	r0, [pc, #48]	; (80031e8 <MX_I2C1_Init+0x34>)
  hi2c1.Init.ClockSpeed = 400000;
 80031b8:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <MX_I2C1_Init+0x38>)
 80031ba:	f8df e034 	ldr.w	lr, [pc, #52]	; 80031f0 <MX_I2C1_Init+0x3c>
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.ClockSpeed = 400000;
 80031c2:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80031c6:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031c8:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80031ca:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80031cc:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80031ce:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80031d0:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031d2:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031d4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031d6:	f7fe fa8b 	bl	80016f0 <HAL_I2C_Init>
 80031da:	b118      	cbz	r0, 80031e4 <MX_I2C1_Init+0x30>
  {
    Error_Handler();
  }

}
 80031dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80031e0:	f000 b952 	b.w	8003488 <Error_Handler>
 80031e4:	bd08      	pop	{r3, pc}
 80031e6:	bf00      	nop
 80031e8:	200004e4 	.word	0x200004e4
 80031ec:	40005400 	.word	0x40005400
 80031f0:	00061a80 	.word	0x00061a80

080031f4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80031f4:	b508      	push	{r3, lr}

  hi2c2.Instance = I2C2;
 80031f6:	480c      	ldr	r0, [pc, #48]	; (8003228 <MX_I2C2_Init+0x34>)
  hi2c2.Init.ClockSpeed = 100000;
 80031f8:	4b0c      	ldr	r3, [pc, #48]	; (800322c <MX_I2C2_Init+0x38>)
 80031fa:	f8df e034 	ldr.w	lr, [pc, #52]	; 8003230 <MX_I2C2_Init+0x3c>
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 8003202:	e880 4008 	stmia.w	r0, {r3, lr}
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003206:	2300      	movs	r3, #0
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003208:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800320a:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800320c:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800320e:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003210:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003212:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003214:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003216:	f7fe fa6b 	bl	80016f0 <HAL_I2C_Init>
 800321a:	b118      	cbz	r0, 8003224 <MX_I2C2_Init+0x30>
  {
    Error_Handler();
  }

}
 800321c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003220:	f000 b932 	b.w	8003488 <Error_Handler>
 8003224:	bd08      	pop	{r3, pc}
 8003226:	bf00      	nop
 8003228:	20000538 	.word	0x20000538
 800322c:	40005800 	.word	0x40005800
 8003230:	000186a0 	.word	0x000186a0

08003234 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003234:	2210      	movs	r2, #16
{
 8003236:	b510      	push	{r4, lr}
 8003238:	4604      	mov	r4, r0
 800323a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800323c:	eb0d 0002 	add.w	r0, sp, r2
 8003240:	2100      	movs	r1, #0
 8003242:	f000 fce1 	bl	8003c08 <memset>
  if(i2cHandle->Instance==I2C1)
 8003246:	6823      	ldr	r3, [r4, #0]
 8003248:	4a21      	ldr	r2, [pc, #132]	; (80032d0 <HAL_I2C_MspInit+0x9c>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d11e      	bne.n	800328c <HAL_I2C_MspInit+0x58>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800324e:	4c21      	ldr	r4, [pc, #132]	; (80032d4 <HAL_I2C_MspInit+0xa0>)
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003250:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003252:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003254:	4820      	ldr	r0, [pc, #128]	; (80032d8 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003256:	f043 0308 	orr.w	r3, r3, #8
 800325a:	61a3      	str	r3, [r4, #24]
 800325c:	69a3      	ldr	r3, [r4, #24]
 800325e:	f003 0308 	and.w	r3, r3, #8
 8003262:	9300      	str	r3, [sp, #0]
 8003264:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003266:	23c0      	movs	r3, #192	; 0xc0
 8003268:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800326a:	2312      	movs	r3, #18
 800326c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800326e:	2303      	movs	r3, #3
 8003270:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003272:	f7fd ff93 	bl	800119c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003276:	69e3      	ldr	r3, [r4, #28]
 8003278:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800327c:	61e3      	str	r3, [r4, #28]
 800327e:	69e3      	ldr	r3, [r4, #28]
 8003280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003284:	9301      	str	r3, [sp, #4]
 8003286:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8003288:	b008      	add	sp, #32
 800328a:	bd10      	pop	{r4, pc}
  else if(i2cHandle->Instance==I2C2)
 800328c:	4a13      	ldr	r2, [pc, #76]	; (80032dc <HAL_I2C_MspInit+0xa8>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d1fa      	bne.n	8003288 <HAL_I2C_MspInit+0x54>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003292:	4c10      	ldr	r4, [pc, #64]	; (80032d4 <HAL_I2C_MspInit+0xa0>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003294:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003296:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003298:	480f      	ldr	r0, [pc, #60]	; (80032d8 <HAL_I2C_MspInit+0xa4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800329a:	f043 0308 	orr.w	r3, r3, #8
 800329e:	61a3      	str	r3, [r4, #24]
 80032a0:	69a3      	ldr	r3, [r4, #24]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	9302      	str	r3, [sp, #8]
 80032a8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80032aa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80032ae:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032b0:	2312      	movs	r3, #18
 80032b2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032b4:	2303      	movs	r3, #3
 80032b6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b8:	f7fd ff70 	bl	800119c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80032bc:	69e3      	ldr	r3, [r4, #28]
 80032be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80032c2:	61e3      	str	r3, [r4, #28]
 80032c4:	69e3      	ldr	r3, [r4, #28]
 80032c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032ca:	9303      	str	r3, [sp, #12]
 80032cc:	9b03      	ldr	r3, [sp, #12]
}
 80032ce:	e7db      	b.n	8003288 <HAL_I2C_MspInit+0x54>
 80032d0:	40005400 	.word	0x40005400
 80032d4:	40021000 	.word	0x40021000
 80032d8:	40010c00 	.word	0x40010c00
 80032dc:	40005800 	.word	0x40005800

080032e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032e0:	b510      	push	{r4, lr}
 80032e2:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032e4:	2228      	movs	r2, #40	; 0x28
 80032e6:	2100      	movs	r1, #0
 80032e8:	a806      	add	r0, sp, #24
 80032ea:	f000 fc8d 	bl	8003c08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032ee:	2100      	movs	r1, #0
 80032f0:	2214      	movs	r2, #20
 80032f2:	a801      	add	r0, sp, #4
 80032f4:	f000 fc88 	bl	8003c08 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80032f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80032fc:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032fe:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003300:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003302:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003304:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003308:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800330a:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800330c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800330e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003310:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003312:	f7fe fda9 	bl	8001e68 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003316:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003318:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800331c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800331e:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003320:	4621      	mov	r1, r4
 8003322:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003324:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003326:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003328:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800332a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800332c:	f7fe ff64 	bl	80021f8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8003330:	b010      	add	sp, #64	; 0x40
 8003332:	bd10      	pop	{r4, pc}

08003334 <convertToChar>:
/* USER CODE BEGIN 4 */
void convertToChar(int16_t data)
{
	int16_t number = data;
	uint8_t neg = 0;
	if(number < 0)
 8003334:	2800      	cmp	r0, #0
	{
		number = -number;
		neg = 1;
 8003336:	bfb4      	ite	lt
 8003338:	2201      	movlt	r2, #1
	uint8_t neg = 0;
 800333a:	2200      	movge	r2, #0
	}
	for(uint8_t i = 6; i --> 0 ;)
 800333c:	f04f 0306 	mov.w	r3, #6
	{
		str[i] = (number % 10) + (unsigned char)'0';
 8003340:	f04f 010a 	mov.w	r1, #10
{
 8003344:	b530      	push	{r4, r5, lr}
		number = -number;
 8003346:	bfb8      	it	lt
 8003348:	4240      	neglt	r0, r0
		str[i] = (number % 10) + (unsigned char)'0';
 800334a:	4d0b      	ldr	r5, [pc, #44]	; (8003378 <convertToChar+0x44>)
		number = -number;
 800334c:	bfb8      	it	lt
 800334e:	b200      	sxthlt	r0, r0
	for(uint8_t i = 6; i --> 0 ;)
 8003350:	3b01      	subs	r3, #1
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2bff      	cmp	r3, #255	; 0xff
 8003356:	d106      	bne.n	8003366 <convertToChar+0x32>
		number /= 10;
	}
	if(neg)
 8003358:	b122      	cbz	r2, 8003364 <convertToChar+0x30>
	{
for(uint8_t j = 0; j < 6; j++)
{
	if(str[j + 1] != 0)
 800335a:	4b07      	ldr	r3, [pc, #28]	; (8003378 <convertToChar+0x44>)
 800335c:	785a      	ldrb	r2, [r3, #1]
 800335e:	b10a      	cbz	r2, 8003364 <convertToChar+0x30>
	str[j] = '-';
 8003360:	222d      	movs	r2, #45	; 0x2d
 8003362:	701a      	strb	r2, [r3, #0]
 8003364:	bd30      	pop	{r4, r5, pc}
		str[i] = (number % 10) + (unsigned char)'0';
 8003366:	fb90 f4f1 	sdiv	r4, r0, r1
 800336a:	fb01 0014 	mls	r0, r1, r4, r0
 800336e:	3030      	adds	r0, #48	; 0x30
 8003370:	54e8      	strb	r0, [r5, r3]
		number /= 10;
 8003372:	b220      	sxth	r0, r4
 8003374:	e7ec      	b.n	8003350 <convertToChar+0x1c>
 8003376:	bf00      	nop
 8003378:	200005ca 	.word	0x200005ca

0800337c <main>:
{
 800337c:	b580      	push	{r7, lr}
  HAL_Init();
 800337e:	f7fd fe6f 	bl	8001060 <HAL_Init>
  SystemClock_Config();
 8003382:	f7ff ffad 	bl	80032e0 <SystemClock_Config>
  MX_GPIO_Init();
 8003386:	f7ff fef3 	bl	8003170 <MX_GPIO_Init>
  MX_TIM2_Init();
 800338a:	f000 fb91 	bl	8003ab0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800338e:	f000 fabb 	bl	8003908 <MX_TIM3_Init>
  MX_I2C1_Init();
 8003392:	f7ff ff0f 	bl	80031b4 <MX_I2C1_Init>
  MX_TIM4_Init();
 8003396:	f000 faed 	bl	8003974 <MX_TIM4_Init>
  MX_I2C2_Init();
 800339a:	f7ff ff2b 	bl	80031f4 <MX_I2C2_Init>
  Accel_ini();
 800339e:	f7ff fb0d 	bl	80029bc <Accel_ini>
  GyroCalibrate();
 80033a2:	f7ff fd4d 	bl	8002e40 <GyroCalibrate>
   deriveGyro();
 80033a6:	f7ff fd75 	bl	8002e94 <deriveGyro>
  Accel_ReadAcc();
 80033aa:	f7ff fbb9 	bl	8002b20 <Accel_ReadAcc>
  SSD1306_Init();
 80033ae:	f000 f915 	bl	80035dc <SSD1306_Init>
  HAL_TIM_PWM_Start(&htim2,  TIM_CHANNEL_1);
 80033b2:	2100      	movs	r1, #0
 80033b4:	4829      	ldr	r0, [pc, #164]	; (800345c <main+0xe0>)
 80033b6:	f7ff fac7 	bl	8002948 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,  TIM_CHANNEL_2);
 80033ba:	2104      	movs	r1, #4
 80033bc:	4827      	ldr	r0, [pc, #156]	; (800345c <main+0xe0>)
 80033be:	f7ff fac3 	bl	8002948 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2,  TIM_CHANNEL_3);
 80033c2:	2108      	movs	r1, #8
 80033c4:	4825      	ldr	r0, [pc, #148]	; (800345c <main+0xe0>)
 80033c6:	f7ff fabf 	bl	8002948 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 80033ca:	4825      	ldr	r0, [pc, #148]	; (8003460 <main+0xe4>)
 80033cc:	f7ff f84a 	bl	8002464 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80033d0:	4824      	ldr	r0, [pc, #144]	; (8003464 <main+0xe8>)
 80033d2:	f7ff f847 	bl	8002464 <HAL_TIM_Base_Start_IT>
XGf = YGf = ZGf = 0;
 80033d6:	2300      	movs	r3, #0
 80033d8:	4a23      	ldr	r2, [pc, #140]	; (8003468 <main+0xec>)
 80033da:	4c24      	ldr	r4, [pc, #144]	; (800346c <main+0xf0>)
 80033dc:	8013      	strh	r3, [r2, #0]
 80033de:	4a24      	ldr	r2, [pc, #144]	; (8003470 <main+0xf4>)
 80033e0:	8023      	strh	r3, [r4, #0]
 80033e2:	8013      	strh	r3, [r2, #0]
Fuzzy_Init();
 80033e4:	f7ff fe6e 	bl	80030c4 <Fuzzy_Init>
		 SSD1306_Puts(str, &Font_7x10, SSD1306_COLOR_WHITE);
 80033e8:	4e22      	ldr	r6, [pc, #136]	; (8003474 <main+0xf8>)
 80033ea:	4d23      	ldr	r5, [pc, #140]	; (8003478 <main+0xfc>)
	  if(flag)
 80033ec:	4b23      	ldr	r3, [pc, #140]	; (800347c <main+0x100>)
 80033ee:	781a      	ldrb	r2, [r3, #0]
 80033f0:	b902      	cbnz	r2, 80033f4 <main+0x78>
 80033f2:	e7fe      	b.n	80033f2 <main+0x76>
	  flag = 0;
 80033f4:	2700      	movs	r7, #0
 80033f6:	701f      	strb	r7, [r3, #0]
		  ReadGyro();
 80033f8:	f7ff fc7e 	bl	8002cf8 <ReadGyro>
		  Accel_ReadAcc();
 80033fc:	f7ff fb90 	bl	8002b20 <Accel_ReadAcc>
		  selfStabilizing();
 8003400:	f7ff fd60 	bl	8002ec4 <selfStabilizing>
		  convertToChar(xval);
 8003404:	4b1e      	ldr	r3, [pc, #120]	; (8003480 <main+0x104>)
 8003406:	f9b3 0000 	ldrsh.w	r0, [r3]
 800340a:	f7ff ff93 	bl	8003334 <convertToChar>
		 SSD1306_GotoXY(0, 20);
 800340e:	4638      	mov	r0, r7
 8003410:	2114      	movs	r1, #20
 8003412:	f000 f87f 	bl	8003514 <SSD1306_GotoXY>
		 SSD1306_Puts(str, &Font_7x10, SSD1306_COLOR_WHITE);
 8003416:	2201      	movs	r2, #1
 8003418:	4631      	mov	r1, r6
 800341a:	4628      	mov	r0, r5
 800341c:	f000 f8ba 	bl	8003594 <SSD1306_Puts>
		 convertToChar(yval);
 8003420:	4b18      	ldr	r3, [pc, #96]	; (8003484 <main+0x108>)
 8003422:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003426:	f7ff ff85 	bl	8003334 <convertToChar>
		 SSD1306_GotoXY(80, 20);
 800342a:	2114      	movs	r1, #20
 800342c:	2050      	movs	r0, #80	; 0x50
 800342e:	f000 f871 	bl	8003514 <SSD1306_GotoXY>
		 SSD1306_Puts(str, &Font_7x10, SSD1306_COLOR_WHITE);
 8003432:	2201      	movs	r2, #1
 8003434:	4631      	mov	r1, r6
 8003436:	4628      	mov	r0, r5
 8003438:	f000 f8ac 	bl	8003594 <SSD1306_Puts>
		 convertToChar(ZGf);
 800343c:	f9b4 0000 	ldrsh.w	r0, [r4]
 8003440:	f7ff ff78 	bl	8003334 <convertToChar>
		 SSD1306_GotoXY(45, 30);
 8003444:	211e      	movs	r1, #30
 8003446:	202d      	movs	r0, #45	; 0x2d
 8003448:	f000 f864 	bl	8003514 <SSD1306_GotoXY>
		 SSD1306_Puts(str, &Font_7x10, SSD1306_COLOR_WHITE);
 800344c:	2201      	movs	r2, #1
 800344e:	4631      	mov	r1, r6
 8003450:	4628      	mov	r0, r5
 8003452:	f000 f89f 	bl	8003594 <SSD1306_Puts>
		 SSD1306_UpdateScreen();
 8003456:	f000 f819 	bl	800348c <SSD1306_UpdateScreen>
 800345a:	e7c7      	b.n	80033ec <main+0x70>
 800345c:	20000658 	.word	0x20000658
 8003460:	20000618 	.word	0x20000618
 8003464:	200005d8 	.word	0x200005d8
 8003468:	20000598 	.word	0x20000598
 800346c:	200005b0 	.word	0x200005b0
 8003470:	200005c4 	.word	0x200005c4
 8003474:	20000008 	.word	0x20000008
 8003478:	200005ca 	.word	0x200005ca
 800347c:	20000590 	.word	0x20000590
 8003480:	200005ba 	.word	0x200005ba
 8003484:	20000594 	.word	0x20000594

08003488 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003488:	4770      	bx	lr
	...

0800348c <SSD1306_UpdateScreen>:
	/* Return OK */
	return 1;
}

void SSD1306_UpdateScreen(void) {
	SSD1306_Buffer_all[0] = 0x40;
 800348c:	2340      	movs	r3, #64	; 0x40
void SSD1306_UpdateScreen(void) {
 800348e:	b507      	push	{r0, r1, r2, lr}
	SSD1306_Buffer_all[0] = 0x40;
 8003490:	4a06      	ldr	r2, [pc, #24]	; (80034ac <SSD1306_UpdateScreen+0x20>)
	HAL_I2C_Master_Transmit(&hi2c2, SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1, 1000);
 8003492:	2178      	movs	r1, #120	; 0x78
	SSD1306_Buffer_all[0] = 0x40;
 8003494:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c2, SSD1306_I2C_ADDR, SSD1306_Buffer_all, SSD1306_WIDTH * SSD1306_HEIGHT / 8 + 1, 1000);
 8003496:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800349a:	4805      	ldr	r0, [pc, #20]	; (80034b0 <SSD1306_UpdateScreen+0x24>)
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	f240 4301 	movw	r3, #1025	; 0x401
 80034a2:	f7fe f9a5 	bl	80017f0 <HAL_I2C_Master_Transmit>
}
 80034a6:	b003      	add	sp, #12
 80034a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80034ac:	2000009e 	.word	0x2000009e
 80034b0:	20000538 	.word	0x20000538

080034b4 <SSD1306_Fill>:
	}
}

void SSD1306_Fill(uint8_t color) {
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, SSD1306_WIDTH * SSD1306_HEIGHT / 8);
 80034b4:	2800      	cmp	r0, #0
 80034b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80034ba:	bf14      	ite	ne
 80034bc:	21ff      	movne	r1, #255	; 0xff
 80034be:	2100      	moveq	r1, #0
 80034c0:	4801      	ldr	r0, [pc, #4]	; (80034c8 <SSD1306_Fill+0x14>)
 80034c2:	f000 bba1 	b.w	8003c08 <memset>
 80034c6:	bf00      	nop
 80034c8:	2000009f 	.word	0x2000009f

080034cc <SSD1306_DrawPixel>:
}

void SSD1306_DrawPixel(uint16_t x, uint16_t y, uint8_t color) {
	if (
 80034cc:	287f      	cmp	r0, #127	; 0x7f
void SSD1306_DrawPixel(uint16_t x, uint16_t y, uint8_t color) {
 80034ce:	b510      	push	{r4, lr}
	if (
 80034d0:	d81a      	bhi.n	8003508 <SSD1306_DrawPixel+0x3c>
		x >= SSD1306_WIDTH ||
 80034d2:	293f      	cmp	r1, #63	; 0x3f
 80034d4:	d818      	bhi.n	8003508 <SSD1306_DrawPixel+0x3c>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80034d6:	4b0d      	ldr	r3, [pc, #52]	; (800350c <SSD1306_DrawPixel+0x40>)
 80034d8:	791b      	ldrb	r3, [r3, #4]
 80034da:	b113      	cbz	r3, 80034e2 <SSD1306_DrawPixel+0x16>
		color = (uint8_t)!color;
 80034dc:	fab2 f282 	clz	r2, r2
 80034e0:	0952      	lsrs	r2, r2, #5
 80034e2:	08cc      	lsrs	r4, r1, #3
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80034e4:	2a01      	cmp	r2, #1
 80034e6:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <SSD1306_DrawPixel+0x44>)
 80034e8:	f001 0107 	and.w	r1, r1, #7
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80034ec:	eb00 10c4 	add.w	r0, r0, r4, lsl #7
	if (color == SSD1306_COLOR_WHITE) {
 80034f0:	d104      	bne.n	80034fc <SSD1306_DrawPixel+0x30>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80034f2:	408a      	lsls	r2, r1
 80034f4:	5c19      	ldrb	r1, [r3, r0]
 80034f6:	430a      	orrs	r2, r1
 80034f8:	541a      	strb	r2, [r3, r0]
 80034fa:	bd10      	pop	{r4, pc}
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80034fc:	2201      	movs	r2, #1
 80034fe:	408a      	lsls	r2, r1
 8003500:	5c19      	ldrb	r1, [r3, r0]
 8003502:	ea21 0102 	bic.w	r1, r1, r2
 8003506:	5419      	strb	r1, [r3, r0]
 8003508:	bd10      	pop	{r4, pc}
 800350a:	bf00      	nop
 800350c:	20000098 	.word	0x20000098
 8003510:	2000009f 	.word	0x2000009f

08003514 <SSD1306_GotoXY>:
	}
}

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8003514:	4b01      	ldr	r3, [pc, #4]	; (800351c <SSD1306_GotoXY+0x8>)
 8003516:	8018      	strh	r0, [r3, #0]
	SSD1306.CurrentY = y;
 8003518:	8059      	strh	r1, [r3, #2]
 800351a:	4770      	bx	lr
 800351c:	20000098 	.word	0x20000098

08003520 <SSD1306_Putc>:
}

char SSD1306_Putc(char ch, FontDef_t* Font, uint8_t color) {
 8003520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t i, b, j;

	b = 0;
 8003524:	f04f 0a00 	mov.w	sl, #0
char SSD1306_Putc(char ch, FontDef_t* Font, uint8_t color) {
 8003528:	4680      	mov	r8, r0
 800352a:	460d      	mov	r5, r1
 800352c:	4691      	mov	r9, r2
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800352e:	4656      	mov	r6, sl
 8003530:	4f17      	ldr	r7, [pc, #92]	; (8003590 <SSD1306_Putc+0x70>)
 8003532:	786b      	ldrb	r3, [r5, #1]
 8003534:	429e      	cmp	r6, r3
 8003536:	d223      	bcs.n	8003580 <SSD1306_Putc+0x60>
 8003538:	2400      	movs	r4, #0
 800353a:	e019      	b.n	8003570 <SSD1306_Putc+0x50>
		for (j = 0; j < Font->FontWidth; j++) {
			if ((Font->data[ch*Font->CharBytes + b/8] >> b%8) & 1) {
 800353c:	6869      	ldr	r1, [r5, #4]
 800353e:	78aa      	ldrb	r2, [r5, #2]
 8003540:	08d8      	lsrs	r0, r3, #3
 8003542:	fb08 1202 	mla	r2, r8, r2, r1
 8003546:	5c12      	ldrb	r2, [r2, r0]
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	fa42 f303 	asr.w	r3, r2, r3
 8003550:	07db      	lsls	r3, r3, #31
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (uint8_t) color);
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (uint8_t)!color);
 8003552:	bf58      	it	pl
 8003554:	fab9 f289 	clzpl	r2, r9
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (uint8_t) color);
 8003558:	8879      	ldrh	r1, [r7, #2]
 800355a:	8838      	ldrh	r0, [r7, #0]
 800355c:	4431      	add	r1, r6
 800355e:	4420      	add	r0, r4
 8003560:	bf4c      	ite	mi
 8003562:	464a      	movmi	r2, r9
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (uint8_t)!color);
 8003564:	0952      	lsrpl	r2, r2, #5
 8003566:	b289      	uxth	r1, r1
 8003568:	b280      	uxth	r0, r0
 800356a:	f7ff ffaf 	bl	80034cc <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800356e:	3401      	adds	r4, #1
 8003570:	782a      	ldrb	r2, [r5, #0]
 8003572:	eb0a 0304 	add.w	r3, sl, r4
 8003576:	4294      	cmp	r4, r2
 8003578:	d3e0      	bcc.n	800353c <SSD1306_Putc+0x1c>
	for (i = 0; i < Font->FontHeight; i++) {
 800357a:	3601      	adds	r6, #1
 800357c:	469a      	mov	sl, r3
 800357e:	e7d8      	b.n	8003532 <SSD1306_Putc+0x12>
			b++;
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8003580:	4a03      	ldr	r2, [pc, #12]	; (8003590 <SSD1306_Putc+0x70>)
 8003582:	782b      	ldrb	r3, [r5, #0]
 8003584:	8811      	ldrh	r1, [r2, #0]

	/* Return character written */
	return ch;
}
 8003586:	4640      	mov	r0, r8
	SSD1306.CurrentX += Font->FontWidth;
 8003588:	440b      	add	r3, r1
 800358a:	8013      	strh	r3, [r2, #0]
}
 800358c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003590:	20000098 	.word	0x20000098

08003594 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, uint8_t color) {
 8003594:	b570      	push	{r4, r5, r6, lr}
 8003596:	460d      	mov	r5, r1
 8003598:	4616      	mov	r6, r2
 800359a:	1e44      	subs	r4, r0, #1
	/* Write characters */
	while (*str) {
 800359c:	7863      	ldrb	r3, [r4, #1]
 800359e:	b143      	cbz	r3, 80035b2 <SSD1306_Puts+0x1e>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80035a0:	4618      	mov	r0, r3
 80035a2:	4632      	mov	r2, r6
 80035a4:	4629      	mov	r1, r5
 80035a6:	f7ff ffbb 	bl	8003520 <SSD1306_Putc>
 80035aa:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80035ae:	4298      	cmp	r0, r3
 80035b0:	d0f4      	beq.n	800359c <SSD1306_Puts+0x8>
		str++;
	}

	/* Everything OK, zero should be returned */
	return *str;
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080035b8 <ssd1306_I2C_Write>:
	HAL_I2C_Master_Transmit(&hi2c2, address, &reg, 1, 100);
	HAL_I2C_Master_Transmit_DMA(&hi2c2, address, data, count);
}


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80035b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t dt[2];
	dt[0] = reg;
	dt[1] = data;
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 80035ba:	230a      	movs	r3, #10
	dt[0] = reg;
 80035bc:	f88d 100c 	strb.w	r1, [sp, #12]
	dt[1] = data;
 80035c0:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	4601      	mov	r1, r0
 80035c8:	2302      	movs	r3, #2
 80035ca:	aa03      	add	r2, sp, #12
 80035cc:	4802      	ldr	r0, [pc, #8]	; (80035d8 <ssd1306_I2C_Write+0x20>)
 80035ce:	f7fe f90f 	bl	80017f0 <HAL_I2C_Master_Transmit>
}
 80035d2:	b005      	add	sp, #20
 80035d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80035d8:	20000538 	.word	0x20000538

080035dc <SSD1306_Init>:
uint8_t SSD1306_Init(void) {
 80035dc:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80035de:	f644 6320 	movw	r3, #20000	; 0x4e20
 80035e2:	2201      	movs	r2, #1
 80035e4:	2178      	movs	r1, #120	; 0x78
 80035e6:	4850      	ldr	r0, [pc, #320]	; (8003728 <SSD1306_Init+0x14c>)
 80035e8:	f7fe fb8e 	bl	8001d08 <HAL_I2C_IsDeviceReady>
 80035ec:	4604      	mov	r4, r0
 80035ee:	2800      	cmp	r0, #0
 80035f0:	f040 8097 	bne.w	8003722 <SSD1306_Init+0x146>
	SSD1306_WRITECOMMAND(0xAE); //display off
 80035f4:	4601      	mov	r1, r0
 80035f6:	22ae      	movs	r2, #174	; 0xae
 80035f8:	2078      	movs	r0, #120	; 0x78
 80035fa:	f7ff ffdd 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80035fe:	4621      	mov	r1, r4
 8003600:	2220      	movs	r2, #32
 8003602:	2078      	movs	r0, #120	; 0x78
 8003604:	f7ff ffd8 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003608:	4621      	mov	r1, r4
 800360a:	2210      	movs	r2, #16
 800360c:	2078      	movs	r0, #120	; 0x78
 800360e:	f7ff ffd3 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003612:	4621      	mov	r1, r4
 8003614:	22b0      	movs	r2, #176	; 0xb0
 8003616:	2078      	movs	r0, #120	; 0x78
 8003618:	f7ff ffce 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800361c:	4621      	mov	r1, r4
 800361e:	22c8      	movs	r2, #200	; 0xc8
 8003620:	2078      	movs	r0, #120	; 0x78
 8003622:	f7ff ffc9 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8003626:	4622      	mov	r2, r4
 8003628:	4621      	mov	r1, r4
 800362a:	2078      	movs	r0, #120	; 0x78
 800362c:	f7ff ffc4 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8003630:	4621      	mov	r1, r4
 8003632:	2210      	movs	r2, #16
 8003634:	2078      	movs	r0, #120	; 0x78
 8003636:	f7ff ffbf 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800363a:	4621      	mov	r1, r4
 800363c:	2240      	movs	r2, #64	; 0x40
 800363e:	2078      	movs	r0, #120	; 0x78
 8003640:	f7ff ffba 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8003644:	4621      	mov	r1, r4
 8003646:	2281      	movs	r2, #129	; 0x81
 8003648:	2078      	movs	r0, #120	; 0x78
 800364a:	f7ff ffb5 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800364e:	4621      	mov	r1, r4
 8003650:	22ff      	movs	r2, #255	; 0xff
 8003652:	2078      	movs	r0, #120	; 0x78
 8003654:	f7ff ffb0 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8003658:	4621      	mov	r1, r4
 800365a:	22a1      	movs	r2, #161	; 0xa1
 800365c:	2078      	movs	r0, #120	; 0x78
 800365e:	f7ff ffab 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8003662:	4621      	mov	r1, r4
 8003664:	22a6      	movs	r2, #166	; 0xa6
 8003666:	2078      	movs	r0, #120	; 0x78
 8003668:	f7ff ffa6 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800366c:	4621      	mov	r1, r4
 800366e:	22a8      	movs	r2, #168	; 0xa8
 8003670:	2078      	movs	r0, #120	; 0x78
 8003672:	f7ff ffa1 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8003676:	4621      	mov	r1, r4
 8003678:	223f      	movs	r2, #63	; 0x3f
 800367a:	2078      	movs	r0, #120	; 0x78
 800367c:	f7ff ff9c 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003680:	4621      	mov	r1, r4
 8003682:	22a4      	movs	r2, #164	; 0xa4
 8003684:	2078      	movs	r0, #120	; 0x78
 8003686:	f7ff ff97 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800368a:	4621      	mov	r1, r4
 800368c:	22d3      	movs	r2, #211	; 0xd3
 800368e:	2078      	movs	r0, #120	; 0x78
 8003690:	f7ff ff92 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8003694:	4622      	mov	r2, r4
 8003696:	4621      	mov	r1, r4
 8003698:	2078      	movs	r0, #120	; 0x78
 800369a:	f7ff ff8d 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800369e:	4621      	mov	r1, r4
 80036a0:	22d5      	movs	r2, #213	; 0xd5
 80036a2:	2078      	movs	r0, #120	; 0x78
 80036a4:	f7ff ff88 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80036a8:	4621      	mov	r1, r4
 80036aa:	22f0      	movs	r2, #240	; 0xf0
 80036ac:	2078      	movs	r0, #120	; 0x78
 80036ae:	f7ff ff83 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80036b2:	4621      	mov	r1, r4
 80036b4:	22d9      	movs	r2, #217	; 0xd9
 80036b6:	2078      	movs	r0, #120	; 0x78
 80036b8:	f7ff ff7e 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80036bc:	4621      	mov	r1, r4
 80036be:	2222      	movs	r2, #34	; 0x22
 80036c0:	2078      	movs	r0, #120	; 0x78
 80036c2:	f7ff ff79 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80036c6:	4621      	mov	r1, r4
 80036c8:	22da      	movs	r2, #218	; 0xda
 80036ca:	2078      	movs	r0, #120	; 0x78
 80036cc:	f7ff ff74 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80036d0:	4621      	mov	r1, r4
 80036d2:	2212      	movs	r2, #18
 80036d4:	2078      	movs	r0, #120	; 0x78
 80036d6:	f7ff ff6f 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80036da:	4621      	mov	r1, r4
 80036dc:	22db      	movs	r2, #219	; 0xdb
 80036de:	2078      	movs	r0, #120	; 0x78
 80036e0:	f7ff ff6a 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80036e4:	4621      	mov	r1, r4
 80036e6:	2220      	movs	r2, #32
 80036e8:	2078      	movs	r0, #120	; 0x78
 80036ea:	f7ff ff65 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80036ee:	4621      	mov	r1, r4
 80036f0:	228d      	movs	r2, #141	; 0x8d
 80036f2:	2078      	movs	r0, #120	; 0x78
 80036f4:	f7ff ff60 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80036f8:	4621      	mov	r1, r4
 80036fa:	2214      	movs	r2, #20
 80036fc:	2078      	movs	r0, #120	; 0x78
 80036fe:	f7ff ff5b 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8003702:	22af      	movs	r2, #175	; 0xaf
 8003704:	4621      	mov	r1, r4
 8003706:	2078      	movs	r0, #120	; 0x78
 8003708:	f7ff ff56 	bl	80035b8 <ssd1306_I2C_Write>
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800370c:	4620      	mov	r0, r4
 800370e:	f7ff fed1 	bl	80034b4 <SSD1306_Fill>
	SSD1306_UpdateScreen();
 8003712:	f7ff febb 	bl	800348c <SSD1306_UpdateScreen>
	SSD1306.Initialized = 1;
 8003716:	2001      	movs	r0, #1
	SSD1306.CurrentX = 0;
 8003718:	4b04      	ldr	r3, [pc, #16]	; (800372c <SSD1306_Init+0x150>)
	SSD1306.Initialized = 1;
 800371a:	7158      	strb	r0, [r3, #5]
	SSD1306.CurrentX = 0;
 800371c:	801c      	strh	r4, [r3, #0]
	SSD1306.CurrentY = 0;
 800371e:	805c      	strh	r4, [r3, #2]
	return 1;
 8003720:	bd10      	pop	{r4, pc}
		return 0;
 8003722:	2000      	movs	r0, #0
}
 8003724:	bd10      	pop	{r4, pc}
 8003726:	bf00      	nop
 8003728:	20000538 	.word	0x20000538
 800372c:	20000098 	.word	0x20000098

08003730 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003730:	4b0e      	ldr	r3, [pc, #56]	; (800376c <HAL_MspInit+0x3c>)
{
 8003732:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003734:	699a      	ldr	r2, [r3, #24]
 8003736:	f042 0201 	orr.w	r2, r2, #1
 800373a:	619a      	str	r2, [r3, #24]
 800373c:	699a      	ldr	r2, [r3, #24]
 800373e:	f002 0201 	and.w	r2, r2, #1
 8003742:	9200      	str	r2, [sp, #0]
 8003744:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003746:	69da      	ldr	r2, [r3, #28]
 8003748:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800374c:	61da      	str	r2, [r3, #28]
 800374e:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003750:	4a07      	ldr	r2, [pc, #28]	; (8003770 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8003752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003756:	9301      	str	r3, [sp, #4]
 8003758:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800375a:	6853      	ldr	r3, [r2, #4]
 800375c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003760:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003764:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003766:	b002      	add	sp, #8
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000
 8003770:	40010000 	.word	0x40010000

08003774 <NMI_Handler>:
 8003774:	4770      	bx	lr

08003776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003776:	e7fe      	b.n	8003776 <HardFault_Handler>

08003778 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003778:	e7fe      	b.n	8003778 <MemManage_Handler>

0800377a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800377a:	e7fe      	b.n	800377a <BusFault_Handler>

0800377c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800377c:	e7fe      	b.n	800377c <UsageFault_Handler>

0800377e <SVC_Handler>:
 800377e:	4770      	bx	lr

08003780 <DebugMon_Handler>:
 8003780:	4770      	bx	lr

08003782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003782:	4770      	bx	lr

08003784 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003784:	f7fd bc7e 	b.w	8001084 <HAL_IncTick>

08003788 <TIM3_IRQHandler>:
	/*counter++;
	val1 = yval/40 + 1500;
	val2 = xval/40 + 1500;
	val3 = zval/40 + 1500;*/
val = 0;
	if(ZGf != 0)
 8003788:	4b3f      	ldr	r3, [pc, #252]	; (8003888 <TIM3_IRQHandler+0x100>)
{
 800378a:	b470      	push	{r4, r5, r6}
	if(ZGf != 0)
 800378c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003790:	4a3e      	ldr	r2, [pc, #248]	; (800388c <TIM3_IRQHandler+0x104>)
 8003792:	2b00      	cmp	r3, #0
 8003794:	d049      	beq.n	800382a <TIM3_IRQHandler+0xa2>
			val = ZGf*5 + 1500;
 8003796:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800379a:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
	else
		val = 1500;
 800379e:	8013      	strh	r3, [r2, #0]

	val1 = val2 = val3 = val;

	if(dMThX != 0)
 80037a0:	4b3b      	ldr	r3, [pc, #236]	; (8003890 <TIM3_IRQHandler+0x108>)
	val1 = val2 = val3 = val;
 80037a2:	8811      	ldrh	r1, [r2, #0]
 80037a4:	483b      	ldr	r0, [pc, #236]	; (8003894 <TIM3_IRQHandler+0x10c>)
 80037a6:	4a3c      	ldr	r2, [pc, #240]	; (8003898 <TIM3_IRQHandler+0x110>)
 80037a8:	4c3c      	ldr	r4, [pc, #240]	; (800389c <TIM3_IRQHandler+0x114>)
	if(dMThX != 0)
 80037aa:	f9b3 3000 	ldrsh.w	r3, [r3]
	val1 = val2 = val3 = val;
 80037ae:	8001      	strh	r1, [r0, #0]
 80037b0:	8011      	strh	r1, [r2, #0]
 80037b2:	8021      	strh	r1, [r4, #0]
	if(dMThX != 0)
 80037b4:	b153      	cbz	r3, 80037cc <TIM3_IRQHandler+0x44>
	{
		//val1 += XGf * 5;
		//val2 += (-1 * XGf) * 5;
		val1 += dMThX * 5;
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 80037bc:	440d      	add	r5, r1
 80037be:	8025      	strh	r5, [r4, #0]
		val2 += (-1 *dMThX)*5;
 80037c0:	ebc3 3583 	rsb	r5, r3, r3, lsl #14
 80037c4:	ebc3 0385 	rsb	r3, r3, r5, lsl #2
 80037c8:	440b      	add	r3, r1
 80037ca:	8013      	strh	r3, [r2, #0]
	}
	if(YGf != 0)
 80037cc:	4b34      	ldr	r3, [pc, #208]	; (80038a0 <TIM3_IRQHandler+0x118>)
 80037ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80037d2:	b15b      	cbz	r3, 80037ec <TIM3_IRQHandler+0x64>
	{
		val2 += YGf * 5;
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	8816      	ldrh	r6, [r2, #0]
 80037d8:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 80037dc:	4435      	add	r5, r6
 80037de:	8015      	strh	r5, [r2, #0]
		val3 += (-1 * YGf) * 5;
 80037e0:	ebc3 3583 	rsb	r5, r3, r3, lsl #14
 80037e4:	ebc3 0385 	rsb	r3, r3, r5, lsl #2
 80037e8:	440b      	add	r3, r1
 80037ea:	8003      	strh	r3, [r0, #0]
	}
	if(val1 > 2000)
 80037ec:	8823      	ldrh	r3, [r4, #0]
 80037ee:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
		val1 = 2000;
 80037f2:	bf84      	itt	hi
 80037f4:	f44f 63fa 	movhi.w	r3, #2000	; 0x7d0
 80037f8:	8023      	strhhi	r3, [r4, #0]
	if(val2 > 2000)
 80037fa:	8813      	ldrh	r3, [r2, #0]
		val2 = 2000;
	if(val3 > 2000)
		val3 = 2000;

	if(val1 < TIM2->CCR1)
 80037fc:	8821      	ldrh	r1, [r4, #0]
	if(val2 > 2000)
 80037fe:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
		val2 = 2000;
 8003802:	bf84      	itt	hi
 8003804:	f44f 63fa 	movhi.w	r3, #2000	; 0x7d0
 8003808:	8013      	strhhi	r3, [r2, #0]
	if(val3 > 2000)
 800380a:	8803      	ldrh	r3, [r0, #0]
 800380c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
		val3 = 2000;
 8003810:	bf84      	itt	hi
 8003812:	f44f 63fa 	movhi.w	r3, #2000	; 0x7d0
 8003816:	8003      	strhhi	r3, [r0, #0]
	if(val1 < TIM2->CCR1)
 8003818:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800381c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800381e:	42a1      	cmp	r1, r4
 8003820:	d206      	bcs.n	8003830 <TIM3_IRQHandler+0xa8>
		TIM2->CCR1 = TIM2->CCR1 - 5;
 8003822:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003824:	3905      	subs	r1, #5
	else if(val1 > TIM2->CCR1)
		TIM2->CCR1 = TIM2->CCR1 + 5;
	else if(val1 == TIM2->CCR1)
	TIM2->CCR1 = val1;
 8003826:	6359      	str	r1, [r3, #52]	; 0x34
 8003828:	e00b      	b.n	8003842 <TIM3_IRQHandler+0xba>
		val = 1500;
 800382a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800382e:	e7b6      	b.n	800379e <TIM3_IRQHandler+0x16>
	else if(val1 > TIM2->CCR1)
 8003830:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8003832:	42a1      	cmp	r1, r4
 8003834:	d902      	bls.n	800383c <TIM3_IRQHandler+0xb4>
		TIM2->CCR1 = TIM2->CCR1 + 5;
 8003836:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003838:	3105      	adds	r1, #5
 800383a:	e7f4      	b.n	8003826 <TIM3_IRQHandler+0x9e>
	else if(val1 == TIM2->CCR1)
 800383c:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 800383e:	42a1      	cmp	r1, r4
 8003840:	d0f1      	beq.n	8003826 <TIM3_IRQHandler+0x9e>

	if(val2 < TIM2->CCR2)
 8003842:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003846:	8812      	ldrh	r2, [r2, #0]
 8003848:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800384a:	428a      	cmp	r2, r1
 800384c:	d20f      	bcs.n	800386e <TIM3_IRQHandler+0xe6>
			TIM2->CCR2 = TIM2->CCR2 - 5;
 800384e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003850:	3a05      	subs	r2, #5
		else if(val2 > TIM2->CCR2)
			TIM2->CCR2 = TIM2->CCR2 + 5;
		else
		TIM2->CCR2 = val2;
 8003852:	639a      	str	r2, [r3, #56]	; 0x38

	if(val3 < TIM2->CCR3)
 8003854:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003858:	8802      	ldrh	r2, [r0, #0]
 800385a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800385c:	428a      	cmp	r2, r1
 800385e:	d20c      	bcs.n	800387a <TIM3_IRQHandler+0xf2>
				TIM2->CCR3 = TIM2->CCR3 - 5;
 8003860:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003862:	3a05      	subs	r2, #5
			else if(val3 > TIM2->CCR3)
				TIM2->CCR3 = TIM2->CCR3 + 5;
			else
			TIM2->CCR3 = val3;
 8003864:	63da      	str	r2, [r3, #60]	; 0x3c

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003866:	480f      	ldr	r0, [pc, #60]	; (80038a4 <TIM3_IRQHandler+0x11c>)
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003868:	bc70      	pop	{r4, r5, r6}
  HAL_TIM_IRQHandler(&htim3);
 800386a:	f7fe bec5 	b.w	80025f8 <HAL_TIM_IRQHandler>
		else if(val2 > TIM2->CCR2)
 800386e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003870:	428a      	cmp	r2, r1
			TIM2->CCR2 = TIM2->CCR2 + 5;
 8003872:	bf84      	itt	hi
 8003874:	6b9a      	ldrhi	r2, [r3, #56]	; 0x38
 8003876:	3205      	addhi	r2, #5
 8003878:	e7eb      	b.n	8003852 <TIM3_IRQHandler+0xca>
			else if(val3 > TIM2->CCR3)
 800387a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800387c:	428a      	cmp	r2, r1
				TIM2->CCR3 = TIM2->CCR3 + 5;
 800387e:	bf84      	itt	hi
 8003880:	6bda      	ldrhi	r2, [r3, #60]	; 0x3c
 8003882:	3205      	addhi	r2, #5
 8003884:	e7ee      	b.n	8003864 <TIM3_IRQHandler+0xdc>
 8003886:	bf00      	nop
 8003888:	200005b0 	.word	0x200005b0
 800388c:	200005aa 	.word	0x200005aa
 8003890:	200005a8 	.word	0x200005a8
 8003894:	200005b4 	.word	0x200005b4
 8003898:	200005ae 	.word	0x200005ae
 800389c:	200005d2 	.word	0x200005d2
 80038a0:	20000598 	.word	0x20000598
 80038a4:	20000618 	.word	0x20000618

080038a8 <TIM4_IRQHandler>:
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */
	flag = 1;
 80038a8:	2201      	movs	r2, #1
 80038aa:	4b02      	ldr	r3, [pc, #8]	; (80038b4 <TIM4_IRQHandler+0xc>)
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80038ac:	4802      	ldr	r0, [pc, #8]	; (80038b8 <TIM4_IRQHandler+0x10>)
	flag = 1;
 80038ae:	701a      	strb	r2, [r3, #0]
  HAL_TIM_IRQHandler(&htim4);
 80038b0:	f7fe bea2 	b.w	80025f8 <HAL_TIM_IRQHandler>
 80038b4:	20000590 	.word	0x20000590
 80038b8:	200005d8 	.word	0x200005d8

080038bc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80038bc:	4b0f      	ldr	r3, [pc, #60]	; (80038fc <SystemInit+0x40>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	f042 0201 	orr.w	r2, r2, #1
 80038c4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80038c6:	6859      	ldr	r1, [r3, #4]
 80038c8:	4a0d      	ldr	r2, [pc, #52]	; (8003900 <SystemInit+0x44>)
 80038ca:	400a      	ands	r2, r1
 80038cc:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80038d4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80038d8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038e0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80038e2:	685a      	ldr	r2, [r3, #4]
 80038e4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80038e8:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80038ea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80038ee:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80038f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038f4:	4b03      	ldr	r3, [pc, #12]	; (8003904 <SystemInit+0x48>)
 80038f6:	609a      	str	r2, [r3, #8]
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
 8003900:	f8ff0000 	.word	0xf8ff0000
 8003904:	e000ed00 	.word	0xe000ed00

08003908 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003908:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800390a:	2210      	movs	r2, #16
 800390c:	2100      	movs	r1, #0
 800390e:	a802      	add	r0, sp, #8
 8003910:	f000 f97a 	bl	8003c08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 720-1;
 8003914:	f240 22cf 	movw	r2, #719	; 0x2cf
  htim3.Instance = TIM3;
 8003918:	4814      	ldr	r0, [pc, #80]	; (800396c <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 720-1;
 800391a:	4915      	ldr	r1, [pc, #84]	; (8003970 <MX_TIM3_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800391c:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 720-1;
 800391e:	e880 0006 	stmia.w	r0, {r1, r2}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 1000-1;
 8003922:	f240 32e7 	movw	r2, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	9301      	str	r3, [sp, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392a:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000-1;
 800392c:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800392e:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003930:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003932:	f7fe ff3b 	bl	80027ac <HAL_TIM_Base_Init>
 8003936:	b108      	cbz	r0, 800393c <MX_TIM3_Init+0x34>
  {
    Error_Handler();
 8003938:	f7ff fda6 	bl	8003488 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800393c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003940:	a902      	add	r1, sp, #8
 8003942:	480a      	ldr	r0, [pc, #40]	; (800396c <MX_TIM3_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003944:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003946:	f7fe fd99 	bl	800247c <HAL_TIM_ConfigClockSource>
 800394a:	b108      	cbz	r0, 8003950 <MX_TIM3_Init+0x48>
  {
    Error_Handler();
 800394c:	f7ff fd9c 	bl	8003488 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003950:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003952:	4669      	mov	r1, sp
 8003954:	4805      	ldr	r0, [pc, #20]	; (800396c <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003956:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003958:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800395a:	f7ff f80b 	bl	8002974 <HAL_TIMEx_MasterConfigSynchronization>
 800395e:	b108      	cbz	r0, 8003964 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8003960:	f7ff fd92 	bl	8003488 <Error_Handler>
  }

}
 8003964:	b007      	add	sp, #28
 8003966:	f85d fb04 	ldr.w	pc, [sp], #4
 800396a:	bf00      	nop
 800396c:	20000618 	.word	0x20000618
 8003970:	40000400 	.word	0x40000400

08003974 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003974:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003976:	2210      	movs	r2, #16
 8003978:	2100      	movs	r1, #0
 800397a:	a802      	add	r0, sp, #8
 800397c:	f000 f944 	bl	8003c08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim4.Instance = TIM4;
  htim4.Init.Prescaler = 720-1;
 8003980:	f240 22cf 	movw	r2, #719	; 0x2cf
  htim4.Instance = TIM4;
 8003984:	4814      	ldr	r0, [pc, #80]	; (80039d8 <MX_TIM4_Init+0x64>)
  htim4.Init.Prescaler = 720-1;
 8003986:	4915      	ldr	r1, [pc, #84]	; (80039dc <MX_TIM4_Init+0x68>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003988:	2300      	movs	r3, #0
  htim4.Init.Prescaler = 720-1;
 800398a:	e880 0006 	stmia.w	r0, {r1, r2}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 1000-1;
 800398e:	f240 32e7 	movw	r2, #999	; 0x3e7
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003992:	9300      	str	r3, [sp, #0]
 8003994:	9301      	str	r3, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003996:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 1000-1;
 8003998:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800399a:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800399c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800399e:	f7fe ff05 	bl	80027ac <HAL_TIM_Base_Init>
 80039a2:	b108      	cbz	r0, 80039a8 <MX_TIM4_Init+0x34>
  {
    Error_Handler();
 80039a4:	f7ff fd70 	bl	8003488 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80039ac:	a902      	add	r1, sp, #8
 80039ae:	480a      	ldr	r0, [pc, #40]	; (80039d8 <MX_TIM4_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039b0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80039b2:	f7fe fd63 	bl	800247c <HAL_TIM_ConfigClockSource>
 80039b6:	b108      	cbz	r0, 80039bc <MX_TIM4_Init+0x48>
  {
    Error_Handler();
 80039b8:	f7ff fd66 	bl	8003488 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039bc:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039be:	4669      	mov	r1, sp
 80039c0:	4805      	ldr	r0, [pc, #20]	; (80039d8 <MX_TIM4_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039c2:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039c4:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80039c6:	f7fe ffd5 	bl	8002974 <HAL_TIMEx_MasterConfigSynchronization>
 80039ca:	b108      	cbz	r0, 80039d0 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
 80039cc:	f7ff fd5c 	bl	8003488 <Error_Handler>
  }

}
 80039d0:	b007      	add	sp, #28
 80039d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80039d6:	bf00      	nop
 80039d8:	200005d8 	.word	0x200005d8
 80039dc:	40000800 	.word	0x40000800

080039e0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80039e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM2)
 80039e2:	6803      	ldr	r3, [r0, #0]
 80039e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039e8:	d10d      	bne.n	8003a06 <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039ea:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80039ee:	69da      	ldr	r2, [r3, #28]
 80039f0:	f042 0201 	orr.w	r2, r2, #1
 80039f4:	61da      	str	r2, [r3, #28]
 80039f6:	69db      	ldr	r3, [r3, #28]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	9301      	str	r3, [sp, #4]
 80039fe:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003a00:	b005      	add	sp, #20
 8003a02:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM3)
 8003a06:	4a15      	ldr	r2, [pc, #84]	; (8003a5c <HAL_TIM_Base_MspInit+0x7c>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d112      	bne.n	8003a32 <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a0c:	4b14      	ldr	r3, [pc, #80]	; (8003a60 <HAL_TIM_Base_MspInit+0x80>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a0e:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a10:	69da      	ldr	r2, [r3, #28]
 8003a12:	f042 0202 	orr.w	r2, r2, #2
 8003a16:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a18:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a1a:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a1c:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	9302      	str	r3, [sp, #8]
 8003a24:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003a26:	f7fd fb63 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003a2a:	201d      	movs	r0, #29
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003a2c:	f7fd fb94 	bl	8001158 <HAL_NVIC_EnableIRQ>
}
 8003a30:	e7e6      	b.n	8003a00 <HAL_TIM_Base_MspInit+0x20>
  else if(tim_baseHandle->Instance==TIM4)
 8003a32:	4a0c      	ldr	r2, [pc, #48]	; (8003a64 <HAL_TIM_Base_MspInit+0x84>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d1e3      	bne.n	8003a00 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a38:	4b09      	ldr	r3, [pc, #36]	; (8003a60 <HAL_TIM_Base_MspInit+0x80>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003a3a:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a3c:	69da      	ldr	r2, [r3, #28]
 8003a3e:	f042 0204 	orr.w	r2, r2, #4
 8003a42:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003a44:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a46:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003a48:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a4a:	f003 0304 	and.w	r3, r3, #4
 8003a4e:	9303      	str	r3, [sp, #12]
 8003a50:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003a52:	f7fd fb4d 	bl	80010f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003a56:	201e      	movs	r0, #30
 8003a58:	e7e8      	b.n	8003a2c <HAL_TIM_Base_MspInit+0x4c>
 8003a5a:	bf00      	nop
 8003a5c:	40000400 	.word	0x40000400
 8003a60:	40021000 	.word	0x40021000
 8003a64:	40000800 	.word	0x40000800

08003a68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a6e:	2210      	movs	r2, #16
 8003a70:	2100      	movs	r1, #0
 8003a72:	a802      	add	r0, sp, #8
 8003a74:	f000 f8c8 	bl	8003c08 <memset>
  if(timHandle->Instance==TIM2)
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a7e:	d113      	bne.n	8003aa8 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a80:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003a84:	699a      	ldr	r2, [r3, #24]
    PA2     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a86:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a88:	f042 0204 	orr.w	r2, r2, #4
 8003a8c:	619a      	str	r2, [r3, #24]
 8003a8e:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a90:	4806      	ldr	r0, [pc, #24]	; (8003aac <HAL_TIM_MspPostInit+0x44>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a92:	f003 0304 	and.w	r3, r3, #4
 8003a96:	9301      	str	r3, [sp, #4]
 8003a98:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003a9a:	2307      	movs	r3, #7
 8003a9c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa4:	f7fd fb7a 	bl	800119c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003aa8:	b006      	add	sp, #24
 8003aaa:	bd10      	pop	{r4, pc}
 8003aac:	40010800 	.word	0x40010800

08003ab0 <MX_TIM2_Init>:
{
 8003ab0:	b510      	push	{r4, lr}
 8003ab2:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003ab4:	2210      	movs	r2, #16
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	a803      	add	r0, sp, #12
 8003aba:	f000 f8a5 	bl	8003c08 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003abe:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003ac0:	221c      	movs	r2, #28
 8003ac2:	4621      	mov	r1, r4
 8003ac4:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ac8:	9401      	str	r4, [sp, #4]
 8003aca:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003acc:	f000 f89c 	bl	8003c08 <memset>
  htim2.Init.Prescaler = 72-1;
 8003ad0:	2347      	movs	r3, #71	; 0x47
 8003ad2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 8003ad6:	4826      	ldr	r0, [pc, #152]	; (8003b70 <MX_TIM2_Init+0xc0>)
  htim2.Init.Prescaler = 72-1;
 8003ad8:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 20000-1;
 8003adc:	f644 631f 	movw	r3, #19999	; 0x4e1f
 8003ae0:	60c3      	str	r3, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ae2:	2380      	movs	r3, #128	; 0x80
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ae4:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ae6:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003ae8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003aea:	f7fe fe5f 	bl	80027ac <HAL_TIM_Base_Init>
 8003aee:	b108      	cbz	r0, 8003af4 <MX_TIM2_Init+0x44>
    Error_Handler();
 8003af0:	f7ff fcca 	bl	8003488 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003af8:	a903      	add	r1, sp, #12
 8003afa:	481d      	ldr	r0, [pc, #116]	; (8003b70 <MX_TIM2_Init+0xc0>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003afc:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003afe:	f7fe fcbd 	bl	800247c <HAL_TIM_ConfigClockSource>
 8003b02:	b108      	cbz	r0, 8003b08 <MX_TIM2_Init+0x58>
    Error_Handler();
 8003b04:	f7ff fcc0 	bl	8003488 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003b08:	4819      	ldr	r0, [pc, #100]	; (8003b70 <MX_TIM2_Init+0xc0>)
 8003b0a:	f7fe fe69 	bl	80027e0 <HAL_TIM_PWM_Init>
 8003b0e:	b108      	cbz	r0, 8003b14 <MX_TIM2_Init+0x64>
    Error_Handler();
 8003b10:	f7ff fcba 	bl	8003488 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b14:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b16:	a901      	add	r1, sp, #4
 8003b18:	4815      	ldr	r0, [pc, #84]	; (8003b70 <MX_TIM2_Init+0xc0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b1a:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b1c:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003b1e:	f7fe ff29 	bl	8002974 <HAL_TIMEx_MasterConfigSynchronization>
 8003b22:	b108      	cbz	r0, 8003b28 <MX_TIM2_Init+0x78>
    Error_Handler();
 8003b24:	f7ff fcb0 	bl	8003488 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b28:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b2a:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b2c:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 1500;
 8003b2e:	f240 53dc 	movw	r3, #1500	; 0x5dc
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b32:	a907      	add	r1, sp, #28
 8003b34:	480e      	ldr	r0, [pc, #56]	; (8003b70 <MX_TIM2_Init+0xc0>)
  sConfigOC.Pulse = 1500;
 8003b36:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b38:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b3a:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b3c:	f7fe fe96 	bl	800286c <HAL_TIM_PWM_ConfigChannel>
 8003b40:	b108      	cbz	r0, 8003b46 <MX_TIM2_Init+0x96>
    Error_Handler();
 8003b42:	f7ff fca1 	bl	8003488 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b46:	2204      	movs	r2, #4
 8003b48:	a907      	add	r1, sp, #28
 8003b4a:	4809      	ldr	r0, [pc, #36]	; (8003b70 <MX_TIM2_Init+0xc0>)
 8003b4c:	f7fe fe8e 	bl	800286c <HAL_TIM_PWM_ConfigChannel>
 8003b50:	b108      	cbz	r0, 8003b56 <MX_TIM2_Init+0xa6>
    Error_Handler();
 8003b52:	f7ff fc99 	bl	8003488 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b56:	2208      	movs	r2, #8
 8003b58:	a907      	add	r1, sp, #28
 8003b5a:	4805      	ldr	r0, [pc, #20]	; (8003b70 <MX_TIM2_Init+0xc0>)
 8003b5c:	f7fe fe86 	bl	800286c <HAL_TIM_PWM_ConfigChannel>
 8003b60:	b108      	cbz	r0, 8003b66 <MX_TIM2_Init+0xb6>
    Error_Handler();
 8003b62:	f7ff fc91 	bl	8003488 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8003b66:	4802      	ldr	r0, [pc, #8]	; (8003b70 <MX_TIM2_Init+0xc0>)
 8003b68:	f7ff ff7e 	bl	8003a68 <HAL_TIM_MspPostInit>
}
 8003b6c:	b00e      	add	sp, #56	; 0x38
 8003b6e:	bd10      	pop	{r4, pc}
 8003b70:	20000658 	.word	0x20000658

08003b74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003b74:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003b76:	e003      	b.n	8003b80 <LoopCopyDataInit>

08003b78 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003b78:	4b0b      	ldr	r3, [pc, #44]	; (8003ba8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003b7a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003b7c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003b7e:	3104      	adds	r1, #4

08003b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003b80:	480a      	ldr	r0, [pc, #40]	; (8003bac <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003b82:	4b0b      	ldr	r3, [pc, #44]	; (8003bb0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003b84:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003b86:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003b88:	d3f6      	bcc.n	8003b78 <CopyDataInit>
  ldr r2, =_sbss
 8003b8a:	4a0a      	ldr	r2, [pc, #40]	; (8003bb4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003b8c:	e002      	b.n	8003b94 <LoopFillZerobss>

08003b8e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003b8e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003b90:	f842 3b04 	str.w	r3, [r2], #4

08003b94 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003b94:	4b08      	ldr	r3, [pc, #32]	; (8003bb8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003b96:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003b98:	d3f9      	bcc.n	8003b8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b9a:	f7ff fe8f 	bl	80038bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b9e:	f000 f80f 	bl	8003bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ba2:	f7ff fbeb 	bl	800337c <main>
  bx lr
 8003ba6:	4770      	bx	lr
  ldr r3, =_sidata
 8003ba8:	080051b8 	.word	0x080051b8
  ldr r0, =_sdata
 8003bac:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003bb0:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 8003bb4:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8003bb8:	20000698 	.word	0x20000698

08003bbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bbc:	e7fe      	b.n	8003bbc <ADC1_2_IRQHandler>
	...

08003bc0 <__libc_init_array>:
 8003bc0:	b570      	push	{r4, r5, r6, lr}
 8003bc2:	2500      	movs	r5, #0
 8003bc4:	4e0c      	ldr	r6, [pc, #48]	; (8003bf8 <__libc_init_array+0x38>)
 8003bc6:	4c0d      	ldr	r4, [pc, #52]	; (8003bfc <__libc_init_array+0x3c>)
 8003bc8:	1ba4      	subs	r4, r4, r6
 8003bca:	10a4      	asrs	r4, r4, #2
 8003bcc:	42a5      	cmp	r5, r4
 8003bce:	d109      	bne.n	8003be4 <__libc_init_array+0x24>
 8003bd0:	f000 fd8e 	bl	80046f0 <_init>
 8003bd4:	2500      	movs	r5, #0
 8003bd6:	4e0a      	ldr	r6, [pc, #40]	; (8003c00 <__libc_init_array+0x40>)
 8003bd8:	4c0a      	ldr	r4, [pc, #40]	; (8003c04 <__libc_init_array+0x44>)
 8003bda:	1ba4      	subs	r4, r4, r6
 8003bdc:	10a4      	asrs	r4, r4, #2
 8003bde:	42a5      	cmp	r5, r4
 8003be0:	d105      	bne.n	8003bee <__libc_init_array+0x2e>
 8003be2:	bd70      	pop	{r4, r5, r6, pc}
 8003be4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003be8:	4798      	blx	r3
 8003bea:	3501      	adds	r5, #1
 8003bec:	e7ee      	b.n	8003bcc <__libc_init_array+0xc>
 8003bee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003bf2:	4798      	blx	r3
 8003bf4:	3501      	adds	r5, #1
 8003bf6:	e7f2      	b.n	8003bde <__libc_init_array+0x1e>
 8003bf8:	080051b0 	.word	0x080051b0
 8003bfc:	080051b0 	.word	0x080051b0
 8003c00:	080051b0 	.word	0x080051b0
 8003c04:	080051b4 	.word	0x080051b4

08003c08 <memset>:
 8003c08:	4603      	mov	r3, r0
 8003c0a:	4402      	add	r2, r0
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d100      	bne.n	8003c12 <memset+0xa>
 8003c10:	4770      	bx	lr
 8003c12:	f803 1b01 	strb.w	r1, [r3], #1
 8003c16:	e7f9      	b.n	8003c0c <memset+0x4>

08003c18 <atan2>:
 8003c18:	f000 b8ce 	b.w	8003db8 <__ieee754_atan2>
 8003c1c:	0000      	movs	r0, r0
	...

08003c20 <exp>:
 8003c20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003c24:	b08b      	sub	sp, #44	; 0x2c
 8003c26:	4604      	mov	r4, r0
 8003c28:	460d      	mov	r5, r1
 8003c2a:	f000 f9a1 	bl	8003f70 <__ieee754_exp>
 8003c2e:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8003d0c <exp+0xec>
 8003c32:	4606      	mov	r6, r0
 8003c34:	f998 3000 	ldrsb.w	r3, [r8]
 8003c38:	460f      	mov	r7, r1
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	d02c      	beq.n	8003c98 <exp+0x78>
 8003c3e:	4620      	mov	r0, r4
 8003c40:	4629      	mov	r1, r5
 8003c42:	f000 fd46 	bl	80046d2 <finite>
 8003c46:	b338      	cbz	r0, 8003c98 <exp+0x78>
 8003c48:	a329      	add	r3, pc, #164	; (adr r3, 8003cf0 <exp+0xd0>)
 8003c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c4e:	4620      	mov	r0, r4
 8003c50:	4629      	mov	r1, r5
 8003c52:	f7fc fec5 	bl	80009e0 <__aeabi_dcmpgt>
 8003c56:	4681      	mov	r9, r0
 8003c58:	2800      	cmp	r0, #0
 8003c5a:	d02d      	beq.n	8003cb8 <exp+0x98>
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	9300      	str	r3, [sp, #0]
 8003c60:	4b27      	ldr	r3, [pc, #156]	; (8003d00 <exp+0xe0>)
 8003c62:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003c66:	9301      	str	r3, [sp, #4]
 8003c68:	2300      	movs	r3, #0
 8003c6a:	9308      	str	r3, [sp, #32]
 8003c6c:	f998 3000 	ldrsb.w	r3, [r8]
 8003c70:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003c74:	b9ab      	cbnz	r3, 8003ca2 <exp+0x82>
 8003c76:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003c7a:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <exp+0xe4>)
 8003c7c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003c80:	4668      	mov	r0, sp
 8003c82:	f000 fd2c 	bl	80046de <matherr>
 8003c86:	b190      	cbz	r0, 8003cae <exp+0x8e>
 8003c88:	9b08      	ldr	r3, [sp, #32]
 8003c8a:	b11b      	cbz	r3, 8003c94 <exp+0x74>
 8003c8c:	f000 fd2a 	bl	80046e4 <__errno>
 8003c90:	9b08      	ldr	r3, [sp, #32]
 8003c92:	6003      	str	r3, [r0, #0]
 8003c94:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8003c98:	4630      	mov	r0, r6
 8003c9a:	4639      	mov	r1, r7
 8003c9c:	b00b      	add	sp, #44	; 0x2c
 8003c9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003ca2:	2000      	movs	r0, #0
 8003ca4:	4918      	ldr	r1, [pc, #96]	; (8003d08 <exp+0xe8>)
 8003ca6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003caa:	2b02      	cmp	r3, #2
 8003cac:	d1e8      	bne.n	8003c80 <exp+0x60>
 8003cae:	f000 fd19 	bl	80046e4 <__errno>
 8003cb2:	2322      	movs	r3, #34	; 0x22
 8003cb4:	6003      	str	r3, [r0, #0]
 8003cb6:	e7e7      	b.n	8003c88 <exp+0x68>
 8003cb8:	a30f      	add	r3, pc, #60	; (adr r3, 8003cf8 <exp+0xd8>)
 8003cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbe:	4620      	mov	r0, r4
 8003cc0:	4629      	mov	r1, r5
 8003cc2:	f7fc fe6f 	bl	80009a4 <__aeabi_dcmplt>
 8003cc6:	2800      	cmp	r0, #0
 8003cc8:	d0e6      	beq.n	8003c98 <exp+0x78>
 8003cca:	2304      	movs	r3, #4
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	4b0c      	ldr	r3, [pc, #48]	; (8003d00 <exp+0xe0>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	9301      	str	r3, [sp, #4]
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	f8cd 9020 	str.w	r9, [sp, #32]
 8003cda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003cde:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003ce2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003ce6:	f998 3000 	ldrsb.w	r3, [r8]
 8003cea:	e7de      	b.n	8003caa <exp+0x8a>
 8003cec:	f3af 8000 	nop.w
 8003cf0:	fefa39ef 	.word	0xfefa39ef
 8003cf4:	40862e42 	.word	0x40862e42
 8003cf8:	d52d3051 	.word	0xd52d3051
 8003cfc:	c0874910 	.word	0xc0874910
 8003d00:	08005130 	.word	0x08005130
 8003d04:	47efffff 	.word	0x47efffff
 8003d08:	7ff00000 	.word	0x7ff00000
 8003d0c:	20000014 	.word	0x20000014

08003d10 <sqrt>:
 8003d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d14:	b08b      	sub	sp, #44	; 0x2c
 8003d16:	4604      	mov	r4, r0
 8003d18:	460d      	mov	r5, r1
 8003d1a:	f000 fa97 	bl	800424c <__ieee754_sqrt>
 8003d1e:	4b24      	ldr	r3, [pc, #144]	; (8003db0 <sqrt+0xa0>)
 8003d20:	4680      	mov	r8, r0
 8003d22:	f993 a000 	ldrsb.w	sl, [r3]
 8003d26:	4689      	mov	r9, r1
 8003d28:	f1ba 3fff 	cmp.w	sl, #4294967295
 8003d2c:	d02b      	beq.n	8003d86 <sqrt+0x76>
 8003d2e:	4622      	mov	r2, r4
 8003d30:	462b      	mov	r3, r5
 8003d32:	4620      	mov	r0, r4
 8003d34:	4629      	mov	r1, r5
 8003d36:	f7fc fe5d 	bl	80009f4 <__aeabi_dcmpun>
 8003d3a:	4683      	mov	fp, r0
 8003d3c:	bb18      	cbnz	r0, 8003d86 <sqrt+0x76>
 8003d3e:	2600      	movs	r6, #0
 8003d40:	2700      	movs	r7, #0
 8003d42:	4632      	mov	r2, r6
 8003d44:	463b      	mov	r3, r7
 8003d46:	4620      	mov	r0, r4
 8003d48:	4629      	mov	r1, r5
 8003d4a:	f7fc fe2b 	bl	80009a4 <__aeabi_dcmplt>
 8003d4e:	b1d0      	cbz	r0, 8003d86 <sqrt+0x76>
 8003d50:	2301      	movs	r3, #1
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	4b17      	ldr	r3, [pc, #92]	; (8003db4 <sqrt+0xa4>)
 8003d56:	f8cd b020 	str.w	fp, [sp, #32]
 8003d5a:	9301      	str	r3, [sp, #4]
 8003d5c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003d60:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8003d64:	f1ba 0f00 	cmp.w	sl, #0
 8003d68:	d112      	bne.n	8003d90 <sqrt+0x80>
 8003d6a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8003d6e:	4668      	mov	r0, sp
 8003d70:	f000 fcb5 	bl	80046de <matherr>
 8003d74:	b1b8      	cbz	r0, 8003da6 <sqrt+0x96>
 8003d76:	9b08      	ldr	r3, [sp, #32]
 8003d78:	b11b      	cbz	r3, 8003d82 <sqrt+0x72>
 8003d7a:	f000 fcb3 	bl	80046e4 <__errno>
 8003d7e:	9b08      	ldr	r3, [sp, #32]
 8003d80:	6003      	str	r3, [r0, #0]
 8003d82:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8003d86:	4640      	mov	r0, r8
 8003d88:	4649      	mov	r1, r9
 8003d8a:	b00b      	add	sp, #44	; 0x2c
 8003d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d90:	4632      	mov	r2, r6
 8003d92:	463b      	mov	r3, r7
 8003d94:	4630      	mov	r0, r6
 8003d96:	4639      	mov	r1, r7
 8003d98:	f7fc fcbc 	bl	8000714 <__aeabi_ddiv>
 8003d9c:	f1ba 0f02 	cmp.w	sl, #2
 8003da0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003da4:	d1e3      	bne.n	8003d6e <sqrt+0x5e>
 8003da6:	f000 fc9d 	bl	80046e4 <__errno>
 8003daa:	2321      	movs	r3, #33	; 0x21
 8003dac:	6003      	str	r3, [r0, #0]
 8003dae:	e7e2      	b.n	8003d76 <sqrt+0x66>
 8003db0:	20000014 	.word	0x20000014
 8003db4:	08005134 	.word	0x08005134

08003db8 <__ieee754_atan2>:
 8003db8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dbc:	4256      	negs	r6, r2
 8003dbe:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8003dc2:	4316      	orrs	r6, r2
 8003dc4:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8003f68 <__ieee754_atan2+0x1b0>
 8003dc8:	ea4e 76d6 	orr.w	r6, lr, r6, lsr #31
 8003dcc:	454e      	cmp	r6, r9
 8003dce:	4604      	mov	r4, r0
 8003dd0:	460d      	mov	r5, r1
 8003dd2:	4688      	mov	r8, r1
 8003dd4:	d807      	bhi.n	8003de6 <__ieee754_atan2+0x2e>
 8003dd6:	4246      	negs	r6, r0
 8003dd8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8003ddc:	4306      	orrs	r6, r0
 8003dde:	ea47 76d6 	orr.w	r6, r7, r6, lsr #31
 8003de2:	454e      	cmp	r6, r9
 8003de4:	d906      	bls.n	8003df4 <__ieee754_atan2+0x3c>
 8003de6:	4620      	mov	r0, r4
 8003de8:	4629      	mov	r1, r5
 8003dea:	f7fc f9b7 	bl	800015c <__adddf3>
 8003dee:	4604      	mov	r4, r0
 8003df0:	460d      	mov	r5, r1
 8003df2:	e015      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003df4:	f103 4640 	add.w	r6, r3, #3221225472	; 0xc0000000
 8003df8:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8003dfc:	4316      	orrs	r6, r2
 8003dfe:	d103      	bne.n	8003e08 <__ieee754_atan2+0x50>
 8003e00:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e04:	f000 bad0 	b.w	80043a8 <atan>
 8003e08:	179e      	asrs	r6, r3, #30
 8003e0a:	f006 0602 	and.w	r6, r6, #2
 8003e0e:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 8003e12:	ea50 0107 	orrs.w	r1, r0, r7
 8003e16:	d107      	bne.n	8003e28 <__ieee754_atan2+0x70>
 8003e18:	2e02      	cmp	r6, #2
 8003e1a:	d030      	beq.n	8003e7e <__ieee754_atan2+0xc6>
 8003e1c:	2e03      	cmp	r6, #3
 8003e1e:	d032      	beq.n	8003e86 <__ieee754_atan2+0xce>
 8003e20:	4620      	mov	r0, r4
 8003e22:	4629      	mov	r1, r5
 8003e24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e28:	ea52 010e 	orrs.w	r1, r2, lr
 8003e2c:	d106      	bne.n	8003e3c <__ieee754_atan2+0x84>
 8003e2e:	f1b8 0f00 	cmp.w	r8, #0
 8003e32:	da71      	bge.n	8003f18 <__ieee754_atan2+0x160>
 8003e34:	a53a      	add	r5, pc, #232	; (adr r5, 8003f20 <__ieee754_atan2+0x168>)
 8003e36:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003e3a:	e7f1      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e3c:	45ce      	cmp	lr, r9
 8003e3e:	d126      	bne.n	8003e8e <__ieee754_atan2+0xd6>
 8003e40:	4577      	cmp	r7, lr
 8003e42:	d111      	bne.n	8003e68 <__ieee754_atan2+0xb0>
 8003e44:	2e02      	cmp	r6, #2
 8003e46:	d007      	beq.n	8003e58 <__ieee754_atan2+0xa0>
 8003e48:	2e03      	cmp	r6, #3
 8003e4a:	d009      	beq.n	8003e60 <__ieee754_atan2+0xa8>
 8003e4c:	2e01      	cmp	r6, #1
 8003e4e:	d15d      	bne.n	8003f0c <__ieee754_atan2+0x154>
 8003e50:	a535      	add	r5, pc, #212	; (adr r5, 8003f28 <__ieee754_atan2+0x170>)
 8003e52:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003e56:	e7e3      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e58:	a535      	add	r5, pc, #212	; (adr r5, 8003f30 <__ieee754_atan2+0x178>)
 8003e5a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003e5e:	e7df      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e60:	a535      	add	r5, pc, #212	; (adr r5, 8003f38 <__ieee754_atan2+0x180>)
 8003e62:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003e66:	e7db      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e68:	2e02      	cmp	r6, #2
 8003e6a:	d008      	beq.n	8003e7e <__ieee754_atan2+0xc6>
 8003e6c:	2e03      	cmp	r6, #3
 8003e6e:	d00a      	beq.n	8003e86 <__ieee754_atan2+0xce>
 8003e70:	2e01      	cmp	r6, #1
 8003e72:	f04f 0400 	mov.w	r4, #0
 8003e76:	d14d      	bne.n	8003f14 <__ieee754_atan2+0x15c>
 8003e78:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8003e7c:	e7d0      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e7e:	a530      	add	r5, pc, #192	; (adr r5, 8003f40 <__ieee754_atan2+0x188>)
 8003e80:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003e84:	e7cc      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e86:	a530      	add	r5, pc, #192	; (adr r5, 8003f48 <__ieee754_atan2+0x190>)
 8003e88:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003e8c:	e7c8      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003e8e:	454f      	cmp	r7, r9
 8003e90:	d0cd      	beq.n	8003e2e <__ieee754_atan2+0x76>
 8003e92:	eba7 070e 	sub.w	r7, r7, lr
 8003e96:	153f      	asrs	r7, r7, #20
 8003e98:	2f3c      	cmp	r7, #60	; 0x3c
 8003e9a:	dc1e      	bgt.n	8003eda <__ieee754_atan2+0x122>
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	da01      	bge.n	8003ea4 <__ieee754_atan2+0xec>
 8003ea0:	373c      	adds	r7, #60	; 0x3c
 8003ea2:	db1e      	blt.n	8003ee2 <__ieee754_atan2+0x12a>
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	f7fc fc34 	bl	8000714 <__aeabi_ddiv>
 8003eac:	f000 fc0e 	bl	80046cc <fabs>
 8003eb0:	f000 fa7a 	bl	80043a8 <atan>
 8003eb4:	4604      	mov	r4, r0
 8003eb6:	460d      	mov	r5, r1
 8003eb8:	2e01      	cmp	r6, #1
 8003eba:	d015      	beq.n	8003ee8 <__ieee754_atan2+0x130>
 8003ebc:	2e02      	cmp	r6, #2
 8003ebe:	d016      	beq.n	8003eee <__ieee754_atan2+0x136>
 8003ec0:	2e00      	cmp	r6, #0
 8003ec2:	d0ad      	beq.n	8003e20 <__ieee754_atan2+0x68>
 8003ec4:	a322      	add	r3, pc, #136	; (adr r3, 8003f50 <__ieee754_atan2+0x198>)
 8003ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eca:	4620      	mov	r0, r4
 8003ecc:	4629      	mov	r1, r5
 8003ece:	f7fc f943 	bl	8000158 <__aeabi_dsub>
 8003ed2:	a31b      	add	r3, pc, #108	; (adr r3, 8003f40 <__ieee754_atan2+0x188>)
 8003ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed8:	e015      	b.n	8003f06 <__ieee754_atan2+0x14e>
 8003eda:	a51f      	add	r5, pc, #124	; (adr r5, 8003f58 <__ieee754_atan2+0x1a0>)
 8003edc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003ee0:	e7ea      	b.n	8003eb8 <__ieee754_atan2+0x100>
 8003ee2:	2400      	movs	r4, #0
 8003ee4:	2500      	movs	r5, #0
 8003ee6:	e7e7      	b.n	8003eb8 <__ieee754_atan2+0x100>
 8003ee8:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8003eec:	e798      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003eee:	a318      	add	r3, pc, #96	; (adr r3, 8003f50 <__ieee754_atan2+0x198>)
 8003ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	4629      	mov	r1, r5
 8003ef8:	f7fc f92e 	bl	8000158 <__aeabi_dsub>
 8003efc:	4602      	mov	r2, r0
 8003efe:	460b      	mov	r3, r1
 8003f00:	a10f      	add	r1, pc, #60	; (adr r1, 8003f40 <__ieee754_atan2+0x188>)
 8003f02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003f06:	f7fc f927 	bl	8000158 <__aeabi_dsub>
 8003f0a:	e770      	b.n	8003dee <__ieee754_atan2+0x36>
 8003f0c:	a514      	add	r5, pc, #80	; (adr r5, 8003f60 <__ieee754_atan2+0x1a8>)
 8003f0e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003f12:	e785      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003f14:	2500      	movs	r5, #0
 8003f16:	e783      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003f18:	a50f      	add	r5, pc, #60	; (adr r5, 8003f58 <__ieee754_atan2+0x1a0>)
 8003f1a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8003f1e:	e77f      	b.n	8003e20 <__ieee754_atan2+0x68>
 8003f20:	54442d18 	.word	0x54442d18
 8003f24:	bff921fb 	.word	0xbff921fb
 8003f28:	54442d18 	.word	0x54442d18
 8003f2c:	bfe921fb 	.word	0xbfe921fb
 8003f30:	7f3321d2 	.word	0x7f3321d2
 8003f34:	4002d97c 	.word	0x4002d97c
 8003f38:	7f3321d2 	.word	0x7f3321d2
 8003f3c:	c002d97c 	.word	0xc002d97c
 8003f40:	54442d18 	.word	0x54442d18
 8003f44:	400921fb 	.word	0x400921fb
 8003f48:	54442d18 	.word	0x54442d18
 8003f4c:	c00921fb 	.word	0xc00921fb
 8003f50:	33145c07 	.word	0x33145c07
 8003f54:	3ca1a626 	.word	0x3ca1a626
 8003f58:	54442d18 	.word	0x54442d18
 8003f5c:	3ff921fb 	.word	0x3ff921fb
 8003f60:	54442d18 	.word	0x54442d18
 8003f64:	3fe921fb 	.word	0x3fe921fb
 8003f68:	7ff00000 	.word	0x7ff00000
 8003f6c:	00000000 	.word	0x00000000

08003f70 <__ieee754_exp>:
 8003f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f74:	4aac      	ldr	r2, [pc, #688]	; (8004228 <__ieee754_exp+0x2b8>)
 8003f76:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8003f7a:	4296      	cmp	r6, r2
 8003f7c:	4605      	mov	r5, r0
 8003f7e:	460c      	mov	r4, r1
 8003f80:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8003f84:	f240 80ab 	bls.w	80040de <__ieee754_exp+0x16e>
 8003f88:	4aa8      	ldr	r2, [pc, #672]	; (800422c <__ieee754_exp+0x2bc>)
 8003f8a:	4296      	cmp	r6, r2
 8003f8c:	d912      	bls.n	8003fb4 <__ieee754_exp+0x44>
 8003f8e:	f3c1 0313 	ubfx	r3, r1, #0, #20
 8003f92:	4303      	orrs	r3, r0
 8003f94:	d006      	beq.n	8003fa4 <__ieee754_exp+0x34>
 8003f96:	4602      	mov	r2, r0
 8003f98:	460b      	mov	r3, r1
 8003f9a:	f7fc f8df 	bl	800015c <__adddf3>
 8003f9e:	4605      	mov	r5, r0
 8003fa0:	460c      	mov	r4, r1
 8003fa2:	e002      	b.n	8003faa <__ieee754_exp+0x3a>
 8003fa4:	b10f      	cbz	r7, 8003faa <__ieee754_exp+0x3a>
 8003fa6:	2500      	movs	r5, #0
 8003fa8:	462c      	mov	r4, r5
 8003faa:	4628      	mov	r0, r5
 8003fac:	4621      	mov	r1, r4
 8003fae:	b003      	add	sp, #12
 8003fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb4:	a386      	add	r3, pc, #536	; (adr r3, 80041d0 <__ieee754_exp+0x260>)
 8003fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fba:	f7fc fd11 	bl	80009e0 <__aeabi_dcmpgt>
 8003fbe:	b138      	cbz	r0, 8003fd0 <__ieee754_exp+0x60>
 8003fc0:	a385      	add	r3, pc, #532	; (adr r3, 80041d8 <__ieee754_exp+0x268>)
 8003fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	4619      	mov	r1, r3
 8003fca:	f7fc fa79 	bl	80004c0 <__aeabi_dmul>
 8003fce:	e7e6      	b.n	8003f9e <__ieee754_exp+0x2e>
 8003fd0:	a383      	add	r3, pc, #524	; (adr r3, 80041e0 <__ieee754_exp+0x270>)
 8003fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	4621      	mov	r1, r4
 8003fda:	f7fc fce3 	bl	80009a4 <__aeabi_dcmplt>
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	d1e1      	bne.n	8003fa6 <__ieee754_exp+0x36>
 8003fe2:	4b93      	ldr	r3, [pc, #588]	; (8004230 <__ieee754_exp+0x2c0>)
 8003fe4:	ea4f 08c7 	mov.w	r8, r7, lsl #3
 8003fe8:	429e      	cmp	r6, r3
 8003fea:	f200 808e 	bhi.w	800410a <__ieee754_exp+0x19a>
 8003fee:	4b91      	ldr	r3, [pc, #580]	; (8004234 <__ieee754_exp+0x2c4>)
 8003ff0:	4621      	mov	r1, r4
 8003ff2:	4443      	add	r3, r8
 8003ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff8:	4628      	mov	r0, r5
 8003ffa:	f7fc f8ad 	bl	8000158 <__aeabi_dsub>
 8003ffe:	4682      	mov	sl, r0
 8004000:	468b      	mov	fp, r1
 8004002:	4e8d      	ldr	r6, [pc, #564]	; (8004238 <__ieee754_exp+0x2c8>)
 8004004:	4446      	add	r6, r8
 8004006:	e896 0018 	ldmia.w	r6, {r3, r4}
 800400a:	e88d 0018 	stmia.w	sp, {r3, r4}
 800400e:	f1c7 0801 	rsb	r8, r7, #1
 8004012:	eba8 0807 	sub.w	r8, r8, r7
 8004016:	e9dd 2300 	ldrd	r2, r3, [sp]
 800401a:	4650      	mov	r0, sl
 800401c:	4659      	mov	r1, fp
 800401e:	f7fc f89b 	bl	8000158 <__aeabi_dsub>
 8004022:	4605      	mov	r5, r0
 8004024:	460c      	mov	r4, r1
 8004026:	462a      	mov	r2, r5
 8004028:	4623      	mov	r3, r4
 800402a:	4628      	mov	r0, r5
 800402c:	4621      	mov	r1, r4
 800402e:	f7fc fa47 	bl	80004c0 <__aeabi_dmul>
 8004032:	a36d      	add	r3, pc, #436	; (adr r3, 80041e8 <__ieee754_exp+0x278>)
 8004034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004038:	4606      	mov	r6, r0
 800403a:	460f      	mov	r7, r1
 800403c:	f7fc fa40 	bl	80004c0 <__aeabi_dmul>
 8004040:	a36b      	add	r3, pc, #428	; (adr r3, 80041f0 <__ieee754_exp+0x280>)
 8004042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004046:	f7fc f887 	bl	8000158 <__aeabi_dsub>
 800404a:	4632      	mov	r2, r6
 800404c:	463b      	mov	r3, r7
 800404e:	f7fc fa37 	bl	80004c0 <__aeabi_dmul>
 8004052:	a369      	add	r3, pc, #420	; (adr r3, 80041f8 <__ieee754_exp+0x288>)
 8004054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004058:	f7fc f880 	bl	800015c <__adddf3>
 800405c:	4632      	mov	r2, r6
 800405e:	463b      	mov	r3, r7
 8004060:	f7fc fa2e 	bl	80004c0 <__aeabi_dmul>
 8004064:	a366      	add	r3, pc, #408	; (adr r3, 8004200 <__ieee754_exp+0x290>)
 8004066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406a:	f7fc f875 	bl	8000158 <__aeabi_dsub>
 800406e:	4632      	mov	r2, r6
 8004070:	463b      	mov	r3, r7
 8004072:	f7fc fa25 	bl	80004c0 <__aeabi_dmul>
 8004076:	a364      	add	r3, pc, #400	; (adr r3, 8004208 <__ieee754_exp+0x298>)
 8004078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407c:	f7fc f86e 	bl	800015c <__adddf3>
 8004080:	4632      	mov	r2, r6
 8004082:	463b      	mov	r3, r7
 8004084:	f7fc fa1c 	bl	80004c0 <__aeabi_dmul>
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4628      	mov	r0, r5
 800408e:	4621      	mov	r1, r4
 8004090:	f7fc f862 	bl	8000158 <__aeabi_dsub>
 8004094:	4606      	mov	r6, r0
 8004096:	460f      	mov	r7, r1
 8004098:	4602      	mov	r2, r0
 800409a:	460b      	mov	r3, r1
 800409c:	4628      	mov	r0, r5
 800409e:	4621      	mov	r1, r4
 80040a0:	f1b8 0f00 	cmp.w	r8, #0
 80040a4:	d161      	bne.n	800416a <__ieee754_exp+0x1fa>
 80040a6:	f7fc fa0b 	bl	80004c0 <__aeabi_dmul>
 80040aa:	2200      	movs	r2, #0
 80040ac:	4680      	mov	r8, r0
 80040ae:	4689      	mov	r9, r1
 80040b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80040b4:	4630      	mov	r0, r6
 80040b6:	4639      	mov	r1, r7
 80040b8:	f7fc f84e 	bl	8000158 <__aeabi_dsub>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	4640      	mov	r0, r8
 80040c2:	4649      	mov	r1, r9
 80040c4:	f7fc fb26 	bl	8000714 <__aeabi_ddiv>
 80040c8:	462a      	mov	r2, r5
 80040ca:	4623      	mov	r3, r4
 80040cc:	f7fc f844 	bl	8000158 <__aeabi_dsub>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	2000      	movs	r0, #0
 80040d6:	4959      	ldr	r1, [pc, #356]	; (800423c <__ieee754_exp+0x2cc>)
 80040d8:	f7fc f83e 	bl	8000158 <__aeabi_dsub>
 80040dc:	e75f      	b.n	8003f9e <__ieee754_exp+0x2e>
 80040de:	4b58      	ldr	r3, [pc, #352]	; (8004240 <__ieee754_exp+0x2d0>)
 80040e0:	429e      	cmp	r6, r3
 80040e2:	f63f af7e 	bhi.w	8003fe2 <__ieee754_exp+0x72>
 80040e6:	4b57      	ldr	r3, [pc, #348]	; (8004244 <__ieee754_exp+0x2d4>)
 80040e8:	429e      	cmp	r6, r3
 80040ea:	d839      	bhi.n	8004160 <__ieee754_exp+0x1f0>
 80040ec:	a33a      	add	r3, pc, #232	; (adr r3, 80041d8 <__ieee754_exp+0x268>)
 80040ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040f2:	f7fc f833 	bl	800015c <__adddf3>
 80040f6:	2200      	movs	r2, #0
 80040f8:	4b50      	ldr	r3, [pc, #320]	; (800423c <__ieee754_exp+0x2cc>)
 80040fa:	f7fc fc71 	bl	80009e0 <__aeabi_dcmpgt>
 80040fe:	b390      	cbz	r0, 8004166 <__ieee754_exp+0x1f6>
 8004100:	2200      	movs	r2, #0
 8004102:	4b4e      	ldr	r3, [pc, #312]	; (800423c <__ieee754_exp+0x2cc>)
 8004104:	4628      	mov	r0, r5
 8004106:	4621      	mov	r1, r4
 8004108:	e747      	b.n	8003f9a <__ieee754_exp+0x2a>
 800410a:	4e4f      	ldr	r6, [pc, #316]	; (8004248 <__ieee754_exp+0x2d8>)
 800410c:	a340      	add	r3, pc, #256	; (adr r3, 8004210 <__ieee754_exp+0x2a0>)
 800410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004112:	4446      	add	r6, r8
 8004114:	4628      	mov	r0, r5
 8004116:	4621      	mov	r1, r4
 8004118:	f7fc f9d2 	bl	80004c0 <__aeabi_dmul>
 800411c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004120:	f7fc f81c 	bl	800015c <__adddf3>
 8004124:	f7fc fc7c 	bl	8000a20 <__aeabi_d2iz>
 8004128:	4680      	mov	r8, r0
 800412a:	f7fc f963 	bl	80003f4 <__aeabi_i2d>
 800412e:	a33a      	add	r3, pc, #232	; (adr r3, 8004218 <__ieee754_exp+0x2a8>)
 8004130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004134:	4606      	mov	r6, r0
 8004136:	460f      	mov	r7, r1
 8004138:	f7fc f9c2 	bl	80004c0 <__aeabi_dmul>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	4628      	mov	r0, r5
 8004142:	4621      	mov	r1, r4
 8004144:	f7fc f808 	bl	8000158 <__aeabi_dsub>
 8004148:	a335      	add	r3, pc, #212	; (adr r3, 8004220 <__ieee754_exp+0x2b0>)
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	4682      	mov	sl, r0
 8004150:	468b      	mov	fp, r1
 8004152:	4630      	mov	r0, r6
 8004154:	4639      	mov	r1, r7
 8004156:	f7fc f9b3 	bl	80004c0 <__aeabi_dmul>
 800415a:	e9cd 0100 	strd	r0, r1, [sp]
 800415e:	e75a      	b.n	8004016 <__ieee754_exp+0xa6>
 8004160:	f04f 0800 	mov.w	r8, #0
 8004164:	e75f      	b.n	8004026 <__ieee754_exp+0xb6>
 8004166:	4680      	mov	r8, r0
 8004168:	e75d      	b.n	8004026 <__ieee754_exp+0xb6>
 800416a:	f7fc f9a9 	bl	80004c0 <__aeabi_dmul>
 800416e:	4632      	mov	r2, r6
 8004170:	4604      	mov	r4, r0
 8004172:	460d      	mov	r5, r1
 8004174:	463b      	mov	r3, r7
 8004176:	2000      	movs	r0, #0
 8004178:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800417c:	f7fb ffec 	bl	8000158 <__aeabi_dsub>
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4620      	mov	r0, r4
 8004186:	4629      	mov	r1, r5
 8004188:	f7fc fac4 	bl	8000714 <__aeabi_ddiv>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004194:	f7fb ffe0 	bl	8000158 <__aeabi_dsub>
 8004198:	4652      	mov	r2, sl
 800419a:	465b      	mov	r3, fp
 800419c:	f7fb ffdc 	bl	8000158 <__aeabi_dsub>
 80041a0:	460b      	mov	r3, r1
 80041a2:	4602      	mov	r2, r0
 80041a4:	4925      	ldr	r1, [pc, #148]	; (800423c <__ieee754_exp+0x2cc>)
 80041a6:	2000      	movs	r0, #0
 80041a8:	f7fb ffd6 	bl	8000158 <__aeabi_dsub>
 80041ac:	f46f 737f 	mvn.w	r3, #1020	; 0x3fc
 80041b0:	4598      	cmp	r8, r3
 80041b2:	db02      	blt.n	80041ba <__ieee754_exp+0x24a>
 80041b4:	eb01 5108 	add.w	r1, r1, r8, lsl #20
 80041b8:	e6f1      	b.n	8003f9e <__ieee754_exp+0x2e>
 80041ba:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
 80041be:	eb01 5108 	add.w	r1, r1, r8, lsl #20
 80041c2:	2200      	movs	r2, #0
 80041c4:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 80041c8:	e6ff      	b.n	8003fca <__ieee754_exp+0x5a>
 80041ca:	bf00      	nop
 80041cc:	f3af 8000 	nop.w
 80041d0:	fefa39ef 	.word	0xfefa39ef
 80041d4:	40862e42 	.word	0x40862e42
 80041d8:	8800759c 	.word	0x8800759c
 80041dc:	7e37e43c 	.word	0x7e37e43c
 80041e0:	d52d3051 	.word	0xd52d3051
 80041e4:	c0874910 	.word	0xc0874910
 80041e8:	72bea4d0 	.word	0x72bea4d0
 80041ec:	3e663769 	.word	0x3e663769
 80041f0:	c5d26bf1 	.word	0xc5d26bf1
 80041f4:	3ebbbd41 	.word	0x3ebbbd41
 80041f8:	af25de2c 	.word	0xaf25de2c
 80041fc:	3f11566a 	.word	0x3f11566a
 8004200:	16bebd93 	.word	0x16bebd93
 8004204:	3f66c16c 	.word	0x3f66c16c
 8004208:	5555553e 	.word	0x5555553e
 800420c:	3fc55555 	.word	0x3fc55555
 8004210:	652b82fe 	.word	0x652b82fe
 8004214:	3ff71547 	.word	0x3ff71547
 8004218:	fee00000 	.word	0xfee00000
 800421c:	3fe62e42 	.word	0x3fe62e42
 8004220:	35793c76 	.word	0x35793c76
 8004224:	3dea39ef 	.word	0x3dea39ef
 8004228:	40862e41 	.word	0x40862e41
 800422c:	7fefffff 	.word	0x7fefffff
 8004230:	3ff0a2b1 	.word	0x3ff0a2b1
 8004234:	08005150 	.word	0x08005150
 8004238:	08005160 	.word	0x08005160
 800423c:	3ff00000 	.word	0x3ff00000
 8004240:	3fd62e42 	.word	0x3fd62e42
 8004244:	3e2fffff 	.word	0x3e2fffff
 8004248:	08005140 	.word	0x08005140

0800424c <__ieee754_sqrt>:
 800424c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004250:	f8df e14c 	ldr.w	lr, [pc, #332]	; 80043a0 <__ieee754_sqrt+0x154>
 8004254:	4606      	mov	r6, r0
 8004256:	ea3e 0e01 	bics.w	lr, lr, r1
 800425a:	460d      	mov	r5, r1
 800425c:	4607      	mov	r7, r0
 800425e:	460a      	mov	r2, r1
 8004260:	460c      	mov	r4, r1
 8004262:	4603      	mov	r3, r0
 8004264:	d10f      	bne.n	8004286 <__ieee754_sqrt+0x3a>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	f7fc f929 	bl	80004c0 <__aeabi_dmul>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	4630      	mov	r0, r6
 8004274:	4629      	mov	r1, r5
 8004276:	f7fb ff71 	bl	800015c <__adddf3>
 800427a:	4606      	mov	r6, r0
 800427c:	460d      	mov	r5, r1
 800427e:	4630      	mov	r0, r6
 8004280:	4629      	mov	r1, r5
 8004282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004286:	2900      	cmp	r1, #0
 8004288:	dc0e      	bgt.n	80042a8 <__ieee754_sqrt+0x5c>
 800428a:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 800428e:	ea5e 0707 	orrs.w	r7, lr, r7
 8004292:	d0f4      	beq.n	800427e <__ieee754_sqrt+0x32>
 8004294:	b141      	cbz	r1, 80042a8 <__ieee754_sqrt+0x5c>
 8004296:	4602      	mov	r2, r0
 8004298:	460b      	mov	r3, r1
 800429a:	f7fb ff5d 	bl	8000158 <__aeabi_dsub>
 800429e:	4602      	mov	r2, r0
 80042a0:	460b      	mov	r3, r1
 80042a2:	f7fc fa37 	bl	8000714 <__aeabi_ddiv>
 80042a6:	e7e8      	b.n	800427a <__ieee754_sqrt+0x2e>
 80042a8:	1512      	asrs	r2, r2, #20
 80042aa:	d10c      	bne.n	80042c6 <__ieee754_sqrt+0x7a>
 80042ac:	2c00      	cmp	r4, #0
 80042ae:	d06e      	beq.n	800438e <__ieee754_sqrt+0x142>
 80042b0:	2100      	movs	r1, #0
 80042b2:	02e6      	lsls	r6, r4, #11
 80042b4:	d56f      	bpl.n	8004396 <__ieee754_sqrt+0x14a>
 80042b6:	1e48      	subs	r0, r1, #1
 80042b8:	1a12      	subs	r2, r2, r0
 80042ba:	f1c1 0020 	rsb	r0, r1, #32
 80042be:	fa23 f000 	lsr.w	r0, r3, r0
 80042c2:	4304      	orrs	r4, r0
 80042c4:	408b      	lsls	r3, r1
 80042c6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80042ca:	07d5      	lsls	r5, r2, #31
 80042cc:	f04f 0500 	mov.w	r5, #0
 80042d0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80042d4:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 80042d8:	bf42      	ittt	mi
 80042da:	0064      	lslmi	r4, r4, #1
 80042dc:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 80042e0:	005b      	lslmi	r3, r3, #1
 80042e2:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 80042e6:	1050      	asrs	r0, r2, #1
 80042e8:	4421      	add	r1, r4
 80042ea:	2216      	movs	r2, #22
 80042ec:	462c      	mov	r4, r5
 80042ee:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	19a7      	adds	r7, r4, r6
 80042f6:	428f      	cmp	r7, r1
 80042f8:	bfde      	ittt	le
 80042fa:	1bc9      	suble	r1, r1, r7
 80042fc:	19bc      	addle	r4, r7, r6
 80042fe:	19ad      	addle	r5, r5, r6
 8004300:	0049      	lsls	r1, r1, #1
 8004302:	3a01      	subs	r2, #1
 8004304:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8004308:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800430c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004310:	d1f0      	bne.n	80042f4 <__ieee754_sqrt+0xa8>
 8004312:	f04f 0e20 	mov.w	lr, #32
 8004316:	4694      	mov	ip, r2
 8004318:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800431c:	42a1      	cmp	r1, r4
 800431e:	eb06 070c 	add.w	r7, r6, ip
 8004322:	dc02      	bgt.n	800432a <__ieee754_sqrt+0xde>
 8004324:	d112      	bne.n	800434c <__ieee754_sqrt+0x100>
 8004326:	429f      	cmp	r7, r3
 8004328:	d810      	bhi.n	800434c <__ieee754_sqrt+0x100>
 800432a:	2f00      	cmp	r7, #0
 800432c:	eb07 0c06 	add.w	ip, r7, r6
 8004330:	da34      	bge.n	800439c <__ieee754_sqrt+0x150>
 8004332:	f1bc 0f00 	cmp.w	ip, #0
 8004336:	db31      	blt.n	800439c <__ieee754_sqrt+0x150>
 8004338:	f104 0801 	add.w	r8, r4, #1
 800433c:	1b09      	subs	r1, r1, r4
 800433e:	4644      	mov	r4, r8
 8004340:	429f      	cmp	r7, r3
 8004342:	bf88      	it	hi
 8004344:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8004348:	1bdb      	subs	r3, r3, r7
 800434a:	4432      	add	r2, r6
 800434c:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8004350:	f1be 0e01 	subs.w	lr, lr, #1
 8004354:	4439      	add	r1, r7
 8004356:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800435a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800435e:	d1dd      	bne.n	800431c <__ieee754_sqrt+0xd0>
 8004360:	430b      	orrs	r3, r1
 8004362:	d006      	beq.n	8004372 <__ieee754_sqrt+0x126>
 8004364:	1c54      	adds	r4, r2, #1
 8004366:	bf0b      	itete	eq
 8004368:	4672      	moveq	r2, lr
 800436a:	3201      	addne	r2, #1
 800436c:	3501      	addeq	r5, #1
 800436e:	f022 0201 	bicne.w	r2, r2, #1
 8004372:	106b      	asrs	r3, r5, #1
 8004374:	0852      	lsrs	r2, r2, #1
 8004376:	07e9      	lsls	r1, r5, #31
 8004378:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800437c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004380:	bf48      	it	mi
 8004382:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8004386:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 800438a:	4616      	mov	r6, r2
 800438c:	e777      	b.n	800427e <__ieee754_sqrt+0x32>
 800438e:	0adc      	lsrs	r4, r3, #11
 8004390:	3a15      	subs	r2, #21
 8004392:	055b      	lsls	r3, r3, #21
 8004394:	e78a      	b.n	80042ac <__ieee754_sqrt+0x60>
 8004396:	0064      	lsls	r4, r4, #1
 8004398:	3101      	adds	r1, #1
 800439a:	e78a      	b.n	80042b2 <__ieee754_sqrt+0x66>
 800439c:	46a0      	mov	r8, r4
 800439e:	e7cd      	b.n	800433c <__ieee754_sqrt+0xf0>
 80043a0:	7ff00000 	.word	0x7ff00000
 80043a4:	00000000 	.word	0x00000000

080043a8 <atan>:
 80043a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ac:	4bba      	ldr	r3, [pc, #744]	; (8004698 <atan+0x2f0>)
 80043ae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80043b2:	429e      	cmp	r6, r3
 80043b4:	4604      	mov	r4, r0
 80043b6:	460d      	mov	r5, r1
 80043b8:	468b      	mov	fp, r1
 80043ba:	dd17      	ble.n	80043ec <atan+0x44>
 80043bc:	4ab7      	ldr	r2, [pc, #732]	; (800469c <atan+0x2f4>)
 80043be:	4296      	cmp	r6, r2
 80043c0:	dc01      	bgt.n	80043c6 <atan+0x1e>
 80043c2:	d109      	bne.n	80043d8 <atan+0x30>
 80043c4:	b140      	cbz	r0, 80043d8 <atan+0x30>
 80043c6:	4622      	mov	r2, r4
 80043c8:	462b      	mov	r3, r5
 80043ca:	4620      	mov	r0, r4
 80043cc:	4629      	mov	r1, r5
 80043ce:	f7fb fec5 	bl	800015c <__adddf3>
 80043d2:	4604      	mov	r4, r0
 80043d4:	460d      	mov	r5, r1
 80043d6:	e005      	b.n	80043e4 <atan+0x3c>
 80043d8:	f1bb 0f00 	cmp.w	fp, #0
 80043dc:	4cb0      	ldr	r4, [pc, #704]	; (80046a0 <atan+0x2f8>)
 80043de:	f300 8129 	bgt.w	8004634 <atan+0x28c>
 80043e2:	4db0      	ldr	r5, [pc, #704]	; (80046a4 <atan+0x2fc>)
 80043e4:	4620      	mov	r0, r4
 80043e6:	4629      	mov	r1, r5
 80043e8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043ec:	4bae      	ldr	r3, [pc, #696]	; (80046a8 <atan+0x300>)
 80043ee:	429e      	cmp	r6, r3
 80043f0:	dc11      	bgt.n	8004416 <atan+0x6e>
 80043f2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80043f6:	429e      	cmp	r6, r3
 80043f8:	dc0a      	bgt.n	8004410 <atan+0x68>
 80043fa:	a38f      	add	r3, pc, #572	; (adr r3, 8004638 <atan+0x290>)
 80043fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004400:	f7fb feac 	bl	800015c <__adddf3>
 8004404:	2200      	movs	r2, #0
 8004406:	4ba9      	ldr	r3, [pc, #676]	; (80046ac <atan+0x304>)
 8004408:	f7fc faea 	bl	80009e0 <__aeabi_dcmpgt>
 800440c:	2800      	cmp	r0, #0
 800440e:	d1e9      	bne.n	80043e4 <atan+0x3c>
 8004410:	f04f 3aff 	mov.w	sl, #4294967295
 8004414:	e027      	b.n	8004466 <atan+0xbe>
 8004416:	f000 f959 	bl	80046cc <fabs>
 800441a:	4ba5      	ldr	r3, [pc, #660]	; (80046b0 <atan+0x308>)
 800441c:	4604      	mov	r4, r0
 800441e:	429e      	cmp	r6, r3
 8004420:	460d      	mov	r5, r1
 8004422:	f300 80b8 	bgt.w	8004596 <atan+0x1ee>
 8004426:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800442a:	429e      	cmp	r6, r3
 800442c:	f300 809c 	bgt.w	8004568 <atan+0x1c0>
 8004430:	4602      	mov	r2, r0
 8004432:	460b      	mov	r3, r1
 8004434:	f7fb fe92 	bl	800015c <__adddf3>
 8004438:	2200      	movs	r2, #0
 800443a:	4b9c      	ldr	r3, [pc, #624]	; (80046ac <atan+0x304>)
 800443c:	f7fb fe8c 	bl	8000158 <__aeabi_dsub>
 8004440:	2200      	movs	r2, #0
 8004442:	4606      	mov	r6, r0
 8004444:	460f      	mov	r7, r1
 8004446:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800444a:	4620      	mov	r0, r4
 800444c:	4629      	mov	r1, r5
 800444e:	f7fb fe85 	bl	800015c <__adddf3>
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	4630      	mov	r0, r6
 8004458:	4639      	mov	r1, r7
 800445a:	f7fc f95b 	bl	8000714 <__aeabi_ddiv>
 800445e:	f04f 0a00 	mov.w	sl, #0
 8004462:	4604      	mov	r4, r0
 8004464:	460d      	mov	r5, r1
 8004466:	4622      	mov	r2, r4
 8004468:	462b      	mov	r3, r5
 800446a:	4620      	mov	r0, r4
 800446c:	4629      	mov	r1, r5
 800446e:	f7fc f827 	bl	80004c0 <__aeabi_dmul>
 8004472:	4602      	mov	r2, r0
 8004474:	460b      	mov	r3, r1
 8004476:	4680      	mov	r8, r0
 8004478:	4689      	mov	r9, r1
 800447a:	f7fc f821 	bl	80004c0 <__aeabi_dmul>
 800447e:	a370      	add	r3, pc, #448	; (adr r3, 8004640 <atan+0x298>)
 8004480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004484:	4606      	mov	r6, r0
 8004486:	460f      	mov	r7, r1
 8004488:	f7fc f81a 	bl	80004c0 <__aeabi_dmul>
 800448c:	a36e      	add	r3, pc, #440	; (adr r3, 8004648 <atan+0x2a0>)
 800448e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004492:	f7fb fe63 	bl	800015c <__adddf3>
 8004496:	4632      	mov	r2, r6
 8004498:	463b      	mov	r3, r7
 800449a:	f7fc f811 	bl	80004c0 <__aeabi_dmul>
 800449e:	a36c      	add	r3, pc, #432	; (adr r3, 8004650 <atan+0x2a8>)
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	f7fb fe5a 	bl	800015c <__adddf3>
 80044a8:	4632      	mov	r2, r6
 80044aa:	463b      	mov	r3, r7
 80044ac:	f7fc f808 	bl	80004c0 <__aeabi_dmul>
 80044b0:	a369      	add	r3, pc, #420	; (adr r3, 8004658 <atan+0x2b0>)
 80044b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b6:	f7fb fe51 	bl	800015c <__adddf3>
 80044ba:	4632      	mov	r2, r6
 80044bc:	463b      	mov	r3, r7
 80044be:	f7fb ffff 	bl	80004c0 <__aeabi_dmul>
 80044c2:	a367      	add	r3, pc, #412	; (adr r3, 8004660 <atan+0x2b8>)
 80044c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044c8:	f7fb fe48 	bl	800015c <__adddf3>
 80044cc:	4632      	mov	r2, r6
 80044ce:	463b      	mov	r3, r7
 80044d0:	f7fb fff6 	bl	80004c0 <__aeabi_dmul>
 80044d4:	a364      	add	r3, pc, #400	; (adr r3, 8004668 <atan+0x2c0>)
 80044d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044da:	f7fb fe3f 	bl	800015c <__adddf3>
 80044de:	4642      	mov	r2, r8
 80044e0:	464b      	mov	r3, r9
 80044e2:	f7fb ffed 	bl	80004c0 <__aeabi_dmul>
 80044e6:	a362      	add	r3, pc, #392	; (adr r3, 8004670 <atan+0x2c8>)
 80044e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ec:	4680      	mov	r8, r0
 80044ee:	4689      	mov	r9, r1
 80044f0:	4630      	mov	r0, r6
 80044f2:	4639      	mov	r1, r7
 80044f4:	f7fb ffe4 	bl	80004c0 <__aeabi_dmul>
 80044f8:	a35f      	add	r3, pc, #380	; (adr r3, 8004678 <atan+0x2d0>)
 80044fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fe:	f7fb fe2b 	bl	8000158 <__aeabi_dsub>
 8004502:	4632      	mov	r2, r6
 8004504:	463b      	mov	r3, r7
 8004506:	f7fb ffdb 	bl	80004c0 <__aeabi_dmul>
 800450a:	a35d      	add	r3, pc, #372	; (adr r3, 8004680 <atan+0x2d8>)
 800450c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004510:	f7fb fe22 	bl	8000158 <__aeabi_dsub>
 8004514:	4632      	mov	r2, r6
 8004516:	463b      	mov	r3, r7
 8004518:	f7fb ffd2 	bl	80004c0 <__aeabi_dmul>
 800451c:	a35a      	add	r3, pc, #360	; (adr r3, 8004688 <atan+0x2e0>)
 800451e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004522:	f7fb fe19 	bl	8000158 <__aeabi_dsub>
 8004526:	4632      	mov	r2, r6
 8004528:	463b      	mov	r3, r7
 800452a:	f7fb ffc9 	bl	80004c0 <__aeabi_dmul>
 800452e:	a358      	add	r3, pc, #352	; (adr r3, 8004690 <atan+0x2e8>)
 8004530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004534:	f7fb fe10 	bl	8000158 <__aeabi_dsub>
 8004538:	4632      	mov	r2, r6
 800453a:	463b      	mov	r3, r7
 800453c:	f7fb ffc0 	bl	80004c0 <__aeabi_dmul>
 8004540:	f1ba 3fff 	cmp.w	sl, #4294967295
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	d14e      	bne.n	80045e8 <atan+0x240>
 800454a:	4640      	mov	r0, r8
 800454c:	4649      	mov	r1, r9
 800454e:	f7fb fe05 	bl	800015c <__adddf3>
 8004552:	4622      	mov	r2, r4
 8004554:	462b      	mov	r3, r5
 8004556:	f7fb ffb3 	bl	80004c0 <__aeabi_dmul>
 800455a:	4602      	mov	r2, r0
 800455c:	460b      	mov	r3, r1
 800455e:	4620      	mov	r0, r4
 8004560:	4629      	mov	r1, r5
 8004562:	f7fb fdf9 	bl	8000158 <__aeabi_dsub>
 8004566:	e734      	b.n	80043d2 <atan+0x2a>
 8004568:	2200      	movs	r2, #0
 800456a:	4b50      	ldr	r3, [pc, #320]	; (80046ac <atan+0x304>)
 800456c:	f7fb fdf4 	bl	8000158 <__aeabi_dsub>
 8004570:	2200      	movs	r2, #0
 8004572:	4606      	mov	r6, r0
 8004574:	460f      	mov	r7, r1
 8004576:	4b4d      	ldr	r3, [pc, #308]	; (80046ac <atan+0x304>)
 8004578:	4620      	mov	r0, r4
 800457a:	4629      	mov	r1, r5
 800457c:	f7fb fdee 	bl	800015c <__adddf3>
 8004580:	4602      	mov	r2, r0
 8004582:	460b      	mov	r3, r1
 8004584:	4630      	mov	r0, r6
 8004586:	4639      	mov	r1, r7
 8004588:	f7fc f8c4 	bl	8000714 <__aeabi_ddiv>
 800458c:	f04f 0a01 	mov.w	sl, #1
 8004590:	4604      	mov	r4, r0
 8004592:	460d      	mov	r5, r1
 8004594:	e767      	b.n	8004466 <atan+0xbe>
 8004596:	4b47      	ldr	r3, [pc, #284]	; (80046b4 <atan+0x30c>)
 8004598:	429e      	cmp	r6, r3
 800459a:	dc1a      	bgt.n	80045d2 <atan+0x22a>
 800459c:	2200      	movs	r2, #0
 800459e:	4b46      	ldr	r3, [pc, #280]	; (80046b8 <atan+0x310>)
 80045a0:	f7fb fdda 	bl	8000158 <__aeabi_dsub>
 80045a4:	2200      	movs	r2, #0
 80045a6:	4606      	mov	r6, r0
 80045a8:	460f      	mov	r7, r1
 80045aa:	4b43      	ldr	r3, [pc, #268]	; (80046b8 <atan+0x310>)
 80045ac:	4620      	mov	r0, r4
 80045ae:	4629      	mov	r1, r5
 80045b0:	f7fb ff86 	bl	80004c0 <__aeabi_dmul>
 80045b4:	2200      	movs	r2, #0
 80045b6:	4b3d      	ldr	r3, [pc, #244]	; (80046ac <atan+0x304>)
 80045b8:	f7fb fdd0 	bl	800015c <__adddf3>
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4630      	mov	r0, r6
 80045c2:	4639      	mov	r1, r7
 80045c4:	f7fc f8a6 	bl	8000714 <__aeabi_ddiv>
 80045c8:	f04f 0a02 	mov.w	sl, #2
 80045cc:	4604      	mov	r4, r0
 80045ce:	460d      	mov	r5, r1
 80045d0:	e749      	b.n	8004466 <atan+0xbe>
 80045d2:	4602      	mov	r2, r0
 80045d4:	460b      	mov	r3, r1
 80045d6:	2000      	movs	r0, #0
 80045d8:	4938      	ldr	r1, [pc, #224]	; (80046bc <atan+0x314>)
 80045da:	f7fc f89b 	bl	8000714 <__aeabi_ddiv>
 80045de:	f04f 0a03 	mov.w	sl, #3
 80045e2:	4604      	mov	r4, r0
 80045e4:	460d      	mov	r5, r1
 80045e6:	e73e      	b.n	8004466 <atan+0xbe>
 80045e8:	4640      	mov	r0, r8
 80045ea:	4649      	mov	r1, r9
 80045ec:	f7fb fdb6 	bl	800015c <__adddf3>
 80045f0:	4622      	mov	r2, r4
 80045f2:	462b      	mov	r3, r5
 80045f4:	f7fb ff64 	bl	80004c0 <__aeabi_dmul>
 80045f8:	4e31      	ldr	r6, [pc, #196]	; (80046c0 <atan+0x318>)
 80045fa:	4b32      	ldr	r3, [pc, #200]	; (80046c4 <atan+0x31c>)
 80045fc:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 8004600:	4456      	add	r6, sl
 8004602:	449a      	add	sl, r3
 8004604:	e9da 2300 	ldrd	r2, r3, [sl]
 8004608:	f7fb fda6 	bl	8000158 <__aeabi_dsub>
 800460c:	4622      	mov	r2, r4
 800460e:	462b      	mov	r3, r5
 8004610:	f7fb fda2 	bl	8000158 <__aeabi_dsub>
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	e9d6 0100 	ldrd	r0, r1, [r6]
 800461c:	f7fb fd9c 	bl	8000158 <__aeabi_dsub>
 8004620:	f1bb 0f00 	cmp.w	fp, #0
 8004624:	4604      	mov	r4, r0
 8004626:	460d      	mov	r5, r1
 8004628:	f6bf aedc 	bge.w	80043e4 <atan+0x3c>
 800462c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004630:	461d      	mov	r5, r3
 8004632:	e6d7      	b.n	80043e4 <atan+0x3c>
 8004634:	4d24      	ldr	r5, [pc, #144]	; (80046c8 <atan+0x320>)
 8004636:	e6d5      	b.n	80043e4 <atan+0x3c>
 8004638:	8800759c 	.word	0x8800759c
 800463c:	7e37e43c 	.word	0x7e37e43c
 8004640:	e322da11 	.word	0xe322da11
 8004644:	3f90ad3a 	.word	0x3f90ad3a
 8004648:	24760deb 	.word	0x24760deb
 800464c:	3fa97b4b 	.word	0x3fa97b4b
 8004650:	a0d03d51 	.word	0xa0d03d51
 8004654:	3fb10d66 	.word	0x3fb10d66
 8004658:	c54c206e 	.word	0xc54c206e
 800465c:	3fb745cd 	.word	0x3fb745cd
 8004660:	920083ff 	.word	0x920083ff
 8004664:	3fc24924 	.word	0x3fc24924
 8004668:	5555550d 	.word	0x5555550d
 800466c:	3fd55555 	.word	0x3fd55555
 8004670:	2c6a6c2f 	.word	0x2c6a6c2f
 8004674:	bfa2b444 	.word	0xbfa2b444
 8004678:	52defd9a 	.word	0x52defd9a
 800467c:	3fadde2d 	.word	0x3fadde2d
 8004680:	af749a6d 	.word	0xaf749a6d
 8004684:	3fb3b0f2 	.word	0x3fb3b0f2
 8004688:	fe231671 	.word	0xfe231671
 800468c:	3fbc71c6 	.word	0x3fbc71c6
 8004690:	9998ebc4 	.word	0x9998ebc4
 8004694:	3fc99999 	.word	0x3fc99999
 8004698:	440fffff 	.word	0x440fffff
 800469c:	7ff00000 	.word	0x7ff00000
 80046a0:	54442d18 	.word	0x54442d18
 80046a4:	bff921fb 	.word	0xbff921fb
 80046a8:	3fdbffff 	.word	0x3fdbffff
 80046ac:	3ff00000 	.word	0x3ff00000
 80046b0:	3ff2ffff 	.word	0x3ff2ffff
 80046b4:	40037fff 	.word	0x40037fff
 80046b8:	3ff80000 	.word	0x3ff80000
 80046bc:	bff00000 	.word	0xbff00000
 80046c0:	08005170 	.word	0x08005170
 80046c4:	08005190 	.word	0x08005190
 80046c8:	3ff921fb 	.word	0x3ff921fb

080046cc <fabs>:
 80046cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80046d0:	4770      	bx	lr

080046d2 <finite>:
 80046d2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80046d6:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 80046da:	0fc0      	lsrs	r0, r0, #31
 80046dc:	4770      	bx	lr

080046de <matherr>:
 80046de:	2000      	movs	r0, #0
 80046e0:	4770      	bx	lr
	...

080046e4 <__errno>:
 80046e4:	4b01      	ldr	r3, [pc, #4]	; (80046ec <__errno+0x8>)
 80046e6:	6818      	ldr	r0, [r3, #0]
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	20000018 	.word	0x20000018

080046f0 <_init>:
 80046f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046f2:	bf00      	nop
 80046f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046f6:	bc08      	pop	{r3}
 80046f8:	469e      	mov	lr, r3
 80046fa:	4770      	bx	lr

080046fc <_fini>:
 80046fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fe:	bf00      	nop
 8004700:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004702:	bc08      	pop	{r3}
 8004704:	469e      	mov	lr, r3
 8004706:	4770      	bx	lr
