

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Wed May 07 20:15:49 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F15313
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	stringtext1,global,class=STRCODE,space=0,delta=2,noexec
     5                           	psect	nvCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     7                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
    10                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,space=0,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,space=0,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,space=0,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,space=0,merge=1,delta=2
    15                           	psect	text6,local,class=CODE,space=0,merge=1,delta=2
    16                           	psect	text7,local,class=CODE,space=0,merge=1,delta=2
    17                           	psect	intentry,global,class=CODE,space=0,delta=2
    18                           	psect	text9,local,class=CODE,space=0,merge=1,delta=2
    19                           	psect	text10,local,class=CODE,space=0,merge=1,delta=2
    20                           	psect	text11,local,class=CODE,space=0,merge=1,delta=2
    21                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    22                           	dabs	1,0x7E,2
    23     0000                     
    24                           ; Generated 11/01/2024 GMT
    25                           ; 
    26                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    27                           ; All rights reserved.
    28                           ; 
    29                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    30                           ; 
    31                           ; Redistribution and use in source and binary forms, with or without modification, are
    32                           ; permitted provided that the following conditions are met:
    33                           ; 
    34                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    35                           ;        conditions and the following disclaimer.
    36                           ; 
    37                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    38                           ;        of conditions and the following disclaimer in the documentation and/or other
    39                           ;        materials provided with the distribution. Publication is not required when
    40                           ;        this file is used in an embedded application.
    41                           ; 
    42                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    43                           ;        software without specific prior written permission.
    44                           ; 
    45                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    46                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    47                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    48                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    49                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    50                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    51                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    52                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    53                           ; 
    54                           ; 
    55                           ; Code-generator required, PIC16F15313 Definitions
    56                           ; 
    57                           ; SFR Addresses
    58     0008                     bsr             equ	8
    59     0005                     fsr0h           equ	5
    60     0004                     fsr0l           equ	4
    61     0007                     fsr1h           equ	7
    62     0006                     fsr1l           equ	6
    63     0000                     indf            equ	0
    64     0000                     indf0           equ	0
    65     0001                     indf1           equ	1
    66     000B                     intcon          equ	11
    67     0002                     pc              equ	2
    68     0002                     pcl             equ	2
    69     000A                     pclath          equ	10
    70     0003                     status          equ	3
    71     0009                     wreg            equ	9
    72     0000                     INDF0           equ	0	;# 
    73     0001                     INDF1           equ	1	;# 
    74     0002                     PCL             equ	2	;# 
    75     0003                     STATUS          equ	3	;# 
    76     0004                     FSR0L           equ	4	;# 
    77     0005                     FSR0H           equ	5	;# 
    78     0006                     FSR1L           equ	6	;# 
    79     0007                     FSR1H           equ	7	;# 
    80     0008                     BSR             equ	8	;# 
    81     0009                     WREG            equ	9	;# 
    82     000A                     PCLATH          equ	10	;# 
    83     000B                     INTCON          equ	11	;# 
    84     000C                     PORTA           equ	12	;# 
    85     0012                     TRISA           equ	18	;# 
    86     0018                     LATA            equ	24	;# 
    87     009B                     ADRES           equ	155	;# 
    88     009B                     ADRESL          equ	155	;# 
    89     009C                     ADRESH          equ	156	;# 
    90     009D                     ADCON0          equ	157	;# 
    91     009E                     ADCON1          equ	158	;# 
    92     009F                     ADACT           equ	159	;# 
    93     0119                     RC1REG          equ	281	;# 
    94     0119                     RCREG           equ	281	;# 
    95     0119                     RCREG1          equ	281	;# 
    96     011A                     TX1REG          equ	282	;# 
    97     011A                     TXREG1          equ	282	;# 
    98     011A                     TXREG           equ	282	;# 
    99     011B                     SP1BRG          equ	283	;# 
   100     011B                     SPBRG           equ	283	;# 
   101     011B                     SP1BRGL         equ	283	;# 
   102     011B                     SPBRG1          equ	283	;# 
   103     011B                     SPBRGL          equ	283	;# 
   104     011C                     SP1BRGH         equ	284	;# 
   105     011C                     SPBRGH          equ	284	;# 
   106     011C                     SPBRGH1         equ	284	;# 
   107     011D                     RC1STA          equ	285	;# 
   108     011D                     RCSTA1          equ	285	;# 
   109     011D                     RCSTA           equ	285	;# 
   110     011E                     TX1STA          equ	286	;# 
   111     011E                     TXSTA1          equ	286	;# 
   112     011E                     TXSTA           equ	286	;# 
   113     011F                     BAUD1CON        equ	287	;# 
   114     011F                     BAUDCON1        equ	287	;# 
   115     011F                     BAUDCTL1        equ	287	;# 
   116     011F                     BAUDCON         equ	287	;# 
   117     011F                     BAUDCTL         equ	287	;# 
   118     018C                     SSP1BUF         equ	396	;# 
   119     018D                     SSP1ADD         equ	397	;# 
   120     018E                     SSP1MSK         equ	398	;# 
   121     018F                     SSP1STAT        equ	399	;# 
   122     0190                     SSP1CON1        equ	400	;# 
   123     0191                     SSP1CON2        equ	401	;# 
   124     0192                     SSP1CON3        equ	402	;# 
   125     020C                     TMR1            equ	524	;# 
   126     020C                     TMR1L           equ	524	;# 
   127     020D                     TMR1H           equ	525	;# 
   128     020E                     T1CON           equ	526	;# 
   129     020F                     T1GCON          equ	527	;# 
   130     020F                     PR1             equ	527	;# 
   131     0210                     T1GATE          equ	528	;# 
   132     0210                     TMR1GATE        equ	528	;# 
   133     0211                     T1CLK           equ	529	;# 
   134     0211                     TMR1CLK         equ	529	;# 
   135     028C                     T2TMR           equ	652	;# 
   136     028C                     TMR2            equ	652	;# 
   137     028D                     T2PR            equ	653	;# 
   138     028D                     PR2             equ	653	;# 
   139     028E                     T2CON           equ	654	;# 
   140     028F                     T2HLT           equ	655	;# 
   141     0290                     T2CLKCON        equ	656	;# 
   142     0291                     T2RST           equ	657	;# 
   143     030C                     CCPR1           equ	780	;# 
   144     030C                     CCPR1L          equ	780	;# 
   145     030D                     CCPR1H          equ	781	;# 
   146     030E                     CCP1CON         equ	782	;# 
   147     030F                     CCP1CAP         equ	783	;# 
   148     0310                     CCPR2           equ	784	;# 
   149     0310                     CCPR2L          equ	784	;# 
   150     0311                     CCPR2H          equ	785	;# 
   151     0312                     CCP2CON         equ	786	;# 
   152     0313                     CCP2CAP         equ	787	;# 
   153     0314                     PWM3DC          equ	788	;# 
   154     0314                     PWM3DCL         equ	788	;# 
   155     0315                     PWM3DCH         equ	789	;# 
   156     0316                     PWM3CON         equ	790	;# 
   157     0318                     PWM4DC          equ	792	;# 
   158     0318                     PWM4DCL         equ	792	;# 
   159     0319                     PWM4DCH         equ	793	;# 
   160     031A                     PWM4CON         equ	794	;# 
   161     031C                     PWM5DC          equ	796	;# 
   162     031C                     PWM5DCL         equ	796	;# 
   163     031D                     PWM5DCH         equ	797	;# 
   164     031E                     PWM5CON         equ	798	;# 
   165     038C                     PWM6DC          equ	908	;# 
   166     038C                     PWM6DCL         equ	908	;# 
   167     038D                     PWM6DCH         equ	909	;# 
   168     038E                     PWM6CON         equ	910	;# 
   169     058C                     NCO1ACC         equ	1420	;# 
   170     058C                     NCO1ACCL        equ	1420	;# 
   171     058D                     NCO1ACCH        equ	1421	;# 
   172     058E                     NCO1ACCU        equ	1422	;# 
   173     058F                     NCO1INC         equ	1423	;# 
   174     058F                     NCO1INCL        equ	1423	;# 
   175     0590                     NCO1INCH        equ	1424	;# 
   176     0591                     NCO1INCU        equ	1425	;# 
   177     0592                     NCO1CON         equ	1426	;# 
   178     0593                     NCO1CLK         equ	1427	;# 
   179     059C                     TMR0L           equ	1436	;# 
   180     059C                     TMR0            equ	1436	;# 
   181     059D                     TMR0H           equ	1437	;# 
   182     059D                     PR0             equ	1437	;# 
   183     059E                     T0CON0          equ	1438	;# 
   184     059F                     T0CON1          equ	1439	;# 
   185     060C                     CWG1CLKCON      equ	1548	;# 
   186     060D                     CWG1DAT         equ	1549	;# 
   187     060E                     CWG1DBR         equ	1550	;# 
   188     060F                     CWG1DBF         equ	1551	;# 
   189     0610                     CWG1CON0        equ	1552	;# 
   190     0611                     CWG1CON1        equ	1553	;# 
   191     0612                     CWG1AS0         equ	1554	;# 
   192     0613                     CWG1AS1         equ	1555	;# 
   193     0614                     CWG1STR         equ	1556	;# 
   194     070C                     PIR0            equ	1804	;# 
   195     070D                     PIR1            equ	1805	;# 
   196     070E                     PIR2            equ	1806	;# 
   197     070F                     PIR3            equ	1807	;# 
   198     0710                     PIR4            equ	1808	;# 
   199     0711                     PIR5            equ	1809	;# 
   200     0712                     PIR6            equ	1810	;# 
   201     0713                     PIR7            equ	1811	;# 
   202     0716                     PIE0            equ	1814	;# 
   203     0717                     PIE1            equ	1815	;# 
   204     0718                     PIE2            equ	1816	;# 
   205     0719                     PIE3            equ	1817	;# 
   206     071A                     PIE4            equ	1818	;# 
   207     071B                     PIE5            equ	1819	;# 
   208     071C                     PIE6            equ	1820	;# 
   209     071D                     PIE7            equ	1821	;# 
   210     0796                     PMD0            equ	1942	;# 
   211     0797                     PMD1            equ	1943	;# 
   212     0798                     PMD2            equ	1944	;# 
   213     0799                     PMD3            equ	1945	;# 
   214     079A                     PMD4            equ	1946	;# 
   215     079B                     PMD5            equ	1947	;# 
   216     080C                     WDTCON0         equ	2060	;# 
   217     080D                     WDTCON1         equ	2061	;# 
   218     080E                     WDTPSL          equ	2062	;# 
   219     080F                     WDTPSH          equ	2063	;# 
   220     0810                     WDTTMR          equ	2064	;# 
   221     0811                     BORCON          equ	2065	;# 
   222     0812                     VREGCON         equ	2066	;# 
   223     0813                     PCON0           equ	2067	;# 
   224     0814                     PCON1           equ	2068	;# 
   225     081A                     NVMADR          equ	2074	;# 
   226     081A                     NVMADRL         equ	2074	;# 
   227     081B                     NVMADRH         equ	2075	;# 
   228     081C                     NVMDAT          equ	2076	;# 
   229     081C                     NVMDATL         equ	2076	;# 
   230     081D                     NVMDATH         equ	2077	;# 
   231     081E                     NVMCON1         equ	2078	;# 
   232     081F                     NVMCON2         equ	2079	;# 
   233     088C                     CPUDOZE         equ	2188	;# 
   234     088D                     OSCCON1         equ	2189	;# 
   235     088E                     OSCCON2         equ	2190	;# 
   236     088F                     OSCCON3         equ	2191	;# 
   237     0890                     OSCSTAT         equ	2192	;# 
   238     0891                     OSCEN           equ	2193	;# 
   239     0892                     OSCTUNE         equ	2194	;# 
   240     0893                     OSCFRQ          equ	2195	;# 
   241     0895                     CLKRCON         equ	2197	;# 
   242     0896                     CLKRCLK         equ	2198	;# 
   243     090C                     FVRCON          equ	2316	;# 
   244     090E                     DAC1CON0        equ	2318	;# 
   245     090F                     DAC1CON1        equ	2319	;# 
   246     091F                     ZCDCON          equ	2335	;# 
   247     098F                     CMOUT           equ	2447	;# 
   248     098F                     CMSTAT          equ	2447	;# 
   249     0990                     CM1CON0         equ	2448	;# 
   250     0991                     CM1CON1         equ	2449	;# 
   251     0992                     CM1NCH          equ	2450	;# 
   252     0993                     CM1PCH          equ	2451	;# 
   253     1E0F                     CLCDATA         equ	7695	;# 
   254     1E10                     CLC1CON         equ	7696	;# 
   255     1E11                     CLC1POL         equ	7697	;# 
   256     1E12                     CLC1SEL0        equ	7698	;# 
   257     1E13                     CLC1SEL1        equ	7699	;# 
   258     1E14                     CLC1SEL2        equ	7700	;# 
   259     1E15                     CLC1SEL3        equ	7701	;# 
   260     1E16                     CLC1GLS0        equ	7702	;# 
   261     1E17                     CLC1GLS1        equ	7703	;# 
   262     1E18                     CLC1GLS2        equ	7704	;# 
   263     1E19                     CLC1GLS3        equ	7705	;# 
   264     1E1A                     CLC2CON         equ	7706	;# 
   265     1E1B                     CLC2POL         equ	7707	;# 
   266     1E1C                     CLC2SEL0        equ	7708	;# 
   267     1E1D                     CLC2SEL1        equ	7709	;# 
   268     1E1E                     CLC2SEL2        equ	7710	;# 
   269     1E1F                     CLC2SEL3        equ	7711	;# 
   270     1E20                     CLC2GLS0        equ	7712	;# 
   271     1E21                     CLC2GLS1        equ	7713	;# 
   272     1E22                     CLC2GLS2        equ	7714	;# 
   273     1E23                     CLC2GLS3        equ	7715	;# 
   274     1E24                     CLC3CON         equ	7716	;# 
   275     1E25                     CLC3POL         equ	7717	;# 
   276     1E26                     CLC3SEL0        equ	7718	;# 
   277     1E27                     CLC3SEL1        equ	7719	;# 
   278     1E28                     CLC3SEL2        equ	7720	;# 
   279     1E29                     CLC3SEL3        equ	7721	;# 
   280     1E2A                     CLC3GLS0        equ	7722	;# 
   281     1E2B                     CLC3GLS1        equ	7723	;# 
   282     1E2C                     CLC3GLS2        equ	7724	;# 
   283     1E2D                     CLC3GLS3        equ	7725	;# 
   284     1E2E                     CLC4CON         equ	7726	;# 
   285     1E2F                     CLC4POL         equ	7727	;# 
   286     1E30                     CLC4SEL0        equ	7728	;# 
   287     1E31                     CLC4SEL1        equ	7729	;# 
   288     1E32                     CLC4SEL2        equ	7730	;# 
   289     1E33                     CLC4SEL3        equ	7731	;# 
   290     1E34                     CLC4GLS0        equ	7732	;# 
   291     1E35                     CLC4GLS1        equ	7733	;# 
   292     1E36                     CLC4GLS2        equ	7734	;# 
   293     1E37                     CLC4GLS3        equ	7735	;# 
   294     1E8F                     PPSLOCK         equ	7823	;# 
   295     1E90                     INTPPS          equ	7824	;# 
   296     1E91                     T0CKIPPS        equ	7825	;# 
   297     1E92                     T1CKIPPS        equ	7826	;# 
   298     1E93                     T1GPPS          equ	7827	;# 
   299     1E9C                     T2INPPS         equ	7836	;# 
   300     1EA1                     CCP1PPS         equ	7841	;# 
   301     1EA2                     CCP2PPS         equ	7842	;# 
   302     1EB1                     CWG1PPS         equ	7857	;# 
   303     1EBB                     CLCIN0PPS       equ	7867	;# 
   304     1EBC                     CLCIN1PPS       equ	7868	;# 
   305     1EBD                     CLCIN2PPS       equ	7869	;# 
   306     1EBE                     CLCIN3PPS       equ	7870	;# 
   307     1EC3                     ADACTPPS        equ	7875	;# 
   308     1EC5                     SSP1CLKPPS      equ	7877	;# 
   309     1EC6                     SSP1DATPPS      equ	7878	;# 
   310     1EC7                     SSP1SSPPS       equ	7879	;# 
   311     1ECB                     RX1DTPPS        equ	7883	;# 
   312     1ECC                     TX1CKPPS        equ	7884	;# 
   313     1F10                     RA0PPS          equ	7952	;# 
   314     1F11                     RA1PPS          equ	7953	;# 
   315     1F12                     RA2PPS          equ	7954	;# 
   316     1F13                     RA3PPS          equ	7955	;# 
   317     1F14                     RA4PPS          equ	7956	;# 
   318     1F15                     RA5PPS          equ	7957	;# 
   319     1F38                     ANSELA          equ	7992	;# 
   320     1F39                     WPUA            equ	7993	;# 
   321     1F3A                     ODCONA          equ	7994	;# 
   322     1F3B                     SLRCONA         equ	7995	;# 
   323     1F3C                     INLVLA          equ	7996	;# 
   324     1F3D                     IOCAP           equ	7997	;# 
   325     1F3E                     IOCAN           equ	7998	;# 
   326     1F3F                     IOCAF           equ	7999	;# 
   327     1FE4                     STATUS_SHAD     equ	8164	;# 
   328     1FE5                     WREG_SHAD       equ	8165	;# 
   329     1FE6                     BSR_SHAD        equ	8166	;# 
   330     1FE7                     PCLATH_SHAD     equ	8167	;# 
   331     1FE8                     FSR0_SHAD       equ	8168	;# 
   332     1FE8                     FSR0L_SHAD      equ	8168	;# 
   333     1FE9                     FSR0H_SHAD      equ	8169	;# 
   334     1FEA                     FSR1_SHAD       equ	8170	;# 
   335     1FEA                     FSR1L_SHAD      equ	8170	;# 
   336     1FEB                     FSR1H_SHAD      equ	8171	;# 
   337     1FED                     STKPTR          equ	8173	;# 
   338     1FEE                     TOSL            equ	8174	;# 
   339     1FEF                     TOSH            equ	8175	;# 
   340     0000                     INDF0           equ	0	;# 
   341     0001                     INDF1           equ	1	;# 
   342     0002                     PCL             equ	2	;# 
   343     0003                     STATUS          equ	3	;# 
   344     0004                     FSR0L           equ	4	;# 
   345     0005                     FSR0H           equ	5	;# 
   346     0006                     FSR1L           equ	6	;# 
   347     0007                     FSR1H           equ	7	;# 
   348     0008                     BSR             equ	8	;# 
   349     0009                     WREG            equ	9	;# 
   350     000A                     PCLATH          equ	10	;# 
   351     000B                     INTCON          equ	11	;# 
   352     000C                     PORTA           equ	12	;# 
   353     0012                     TRISA           equ	18	;# 
   354     0018                     LATA            equ	24	;# 
   355     009B                     ADRES           equ	155	;# 
   356     009B                     ADRESL          equ	155	;# 
   357     009C                     ADRESH          equ	156	;# 
   358     009D                     ADCON0          equ	157	;# 
   359     009E                     ADCON1          equ	158	;# 
   360     009F                     ADACT           equ	159	;# 
   361     0119                     RC1REG          equ	281	;# 
   362     0119                     RCREG           equ	281	;# 
   363     0119                     RCREG1          equ	281	;# 
   364     011A                     TX1REG          equ	282	;# 
   365     011A                     TXREG1          equ	282	;# 
   366     011A                     TXREG           equ	282	;# 
   367     011B                     SP1BRG          equ	283	;# 
   368     011B                     SPBRG           equ	283	;# 
   369     011B                     SP1BRGL         equ	283	;# 
   370     011B                     SPBRG1          equ	283	;# 
   371     011B                     SPBRGL          equ	283	;# 
   372     011C                     SP1BRGH         equ	284	;# 
   373     011C                     SPBRGH          equ	284	;# 
   374     011C                     SPBRGH1         equ	284	;# 
   375     011D                     RC1STA          equ	285	;# 
   376     011D                     RCSTA1          equ	285	;# 
   377     011D                     RCSTA           equ	285	;# 
   378     011E                     TX1STA          equ	286	;# 
   379     011E                     TXSTA1          equ	286	;# 
   380     011E                     TXSTA           equ	286	;# 
   381     011F                     BAUD1CON        equ	287	;# 
   382     011F                     BAUDCON1        equ	287	;# 
   383     011F                     BAUDCTL1        equ	287	;# 
   384     011F                     BAUDCON         equ	287	;# 
   385     011F                     BAUDCTL         equ	287	;# 
   386     018C                     SSP1BUF         equ	396	;# 
   387     018D                     SSP1ADD         equ	397	;# 
   388     018E                     SSP1MSK         equ	398	;# 
   389     018F                     SSP1STAT        equ	399	;# 
   390     0190                     SSP1CON1        equ	400	;# 
   391     0191                     SSP1CON2        equ	401	;# 
   392     0192                     SSP1CON3        equ	402	;# 
   393     020C                     TMR1            equ	524	;# 
   394     020C                     TMR1L           equ	524	;# 
   395     020D                     TMR1H           equ	525	;# 
   396     020E                     T1CON           equ	526	;# 
   397     020F                     T1GCON          equ	527	;# 
   398     020F                     PR1             equ	527	;# 
   399     0210                     T1GATE          equ	528	;# 
   400     0210                     TMR1GATE        equ	528	;# 
   401     0211                     T1CLK           equ	529	;# 
   402     0211                     TMR1CLK         equ	529	;# 
   403     028C                     T2TMR           equ	652	;# 
   404     028C                     TMR2            equ	652	;# 
   405     028D                     T2PR            equ	653	;# 
   406     028D                     PR2             equ	653	;# 
   407     028E                     T2CON           equ	654	;# 
   408     028F                     T2HLT           equ	655	;# 
   409     0290                     T2CLKCON        equ	656	;# 
   410     0291                     T2RST           equ	657	;# 
   411     030C                     CCPR1           equ	780	;# 
   412     030C                     CCPR1L          equ	780	;# 
   413     030D                     CCPR1H          equ	781	;# 
   414     030E                     CCP1CON         equ	782	;# 
   415     030F                     CCP1CAP         equ	783	;# 
   416     0310                     CCPR2           equ	784	;# 
   417     0310                     CCPR2L          equ	784	;# 
   418     0311                     CCPR2H          equ	785	;# 
   419     0312                     CCP2CON         equ	786	;# 
   420     0313                     CCP2CAP         equ	787	;# 
   421     0314                     PWM3DC          equ	788	;# 
   422     0314                     PWM3DCL         equ	788	;# 
   423     0315                     PWM3DCH         equ	789	;# 
   424     0316                     PWM3CON         equ	790	;# 
   425     0318                     PWM4DC          equ	792	;# 
   426     0318                     PWM4DCL         equ	792	;# 
   427     0319                     PWM4DCH         equ	793	;# 
   428     031A                     PWM4CON         equ	794	;# 
   429     031C                     PWM5DC          equ	796	;# 
   430     031C                     PWM5DCL         equ	796	;# 
   431     031D                     PWM5DCH         equ	797	;# 
   432     031E                     PWM5CON         equ	798	;# 
   433     038C                     PWM6DC          equ	908	;# 
   434     038C                     PWM6DCL         equ	908	;# 
   435     038D                     PWM6DCH         equ	909	;# 
   436     038E                     PWM6CON         equ	910	;# 
   437     058C                     NCO1ACC         equ	1420	;# 
   438     058C                     NCO1ACCL        equ	1420	;# 
   439     058D                     NCO1ACCH        equ	1421	;# 
   440     058E                     NCO1ACCU        equ	1422	;# 
   441     058F                     NCO1INC         equ	1423	;# 
   442     058F                     NCO1INCL        equ	1423	;# 
   443     0590                     NCO1INCH        equ	1424	;# 
   444     0591                     NCO1INCU        equ	1425	;# 
   445     0592                     NCO1CON         equ	1426	;# 
   446     0593                     NCO1CLK         equ	1427	;# 
   447     059C                     TMR0L           equ	1436	;# 
   448     059C                     TMR0            equ	1436	;# 
   449     059D                     TMR0H           equ	1437	;# 
   450     059D                     PR0             equ	1437	;# 
   451     059E                     T0CON0          equ	1438	;# 
   452     059F                     T0CON1          equ	1439	;# 
   453     060C                     CWG1CLKCON      equ	1548	;# 
   454     060D                     CWG1DAT         equ	1549	;# 
   455     060E                     CWG1DBR         equ	1550	;# 
   456     060F                     CWG1DBF         equ	1551	;# 
   457     0610                     CWG1CON0        equ	1552	;# 
   458     0611                     CWG1CON1        equ	1553	;# 
   459     0612                     CWG1AS0         equ	1554	;# 
   460     0613                     CWG1AS1         equ	1555	;# 
   461     0614                     CWG1STR         equ	1556	;# 
   462     070C                     PIR0            equ	1804	;# 
   463     070D                     PIR1            equ	1805	;# 
   464     070E                     PIR2            equ	1806	;# 
   465     070F                     PIR3            equ	1807	;# 
   466     0710                     PIR4            equ	1808	;# 
   467     0711                     PIR5            equ	1809	;# 
   468     0712                     PIR6            equ	1810	;# 
   469     0713                     PIR7            equ	1811	;# 
   470     0716                     PIE0            equ	1814	;# 
   471     0717                     PIE1            equ	1815	;# 
   472     0718                     PIE2            equ	1816	;# 
   473     0719                     PIE3            equ	1817	;# 
   474     071A                     PIE4            equ	1818	;# 
   475     071B                     PIE5            equ	1819	;# 
   476     071C                     PIE6            equ	1820	;# 
   477     071D                     PIE7            equ	1821	;# 
   478     0796                     PMD0            equ	1942	;# 
   479     0797                     PMD1            equ	1943	;# 
   480     0798                     PMD2            equ	1944	;# 
   481     0799                     PMD3            equ	1945	;# 
   482     079A                     PMD4            equ	1946	;# 
   483     079B                     PMD5            equ	1947	;# 
   484     080C                     WDTCON0         equ	2060	;# 
   485     080D                     WDTCON1         equ	2061	;# 
   486     080E                     WDTPSL          equ	2062	;# 
   487     080F                     WDTPSH          equ	2063	;# 
   488     0810                     WDTTMR          equ	2064	;# 
   489     0811                     BORCON          equ	2065	;# 
   490     0812                     VREGCON         equ	2066	;# 
   491     0813                     PCON0           equ	2067	;# 
   492     0814                     PCON1           equ	2068	;# 
   493     081A                     NVMADR          equ	2074	;# 
   494     081A                     NVMADRL         equ	2074	;# 
   495     081B                     NVMADRH         equ	2075	;# 
   496     081C                     NVMDAT          equ	2076	;# 
   497     081C                     NVMDATL         equ	2076	;# 
   498     081D                     NVMDATH         equ	2077	;# 
   499     081E                     NVMCON1         equ	2078	;# 
   500     081F                     NVMCON2         equ	2079	;# 
   501     088C                     CPUDOZE         equ	2188	;# 
   502     088D                     OSCCON1         equ	2189	;# 
   503     088E                     OSCCON2         equ	2190	;# 
   504     088F                     OSCCON3         equ	2191	;# 
   505     0890                     OSCSTAT         equ	2192	;# 
   506     0891                     OSCEN           equ	2193	;# 
   507     0892                     OSCTUNE         equ	2194	;# 
   508     0893                     OSCFRQ          equ	2195	;# 
   509     0895                     CLKRCON         equ	2197	;# 
   510     0896                     CLKRCLK         equ	2198	;# 
   511     090C                     FVRCON          equ	2316	;# 
   512     090E                     DAC1CON0        equ	2318	;# 
   513     090F                     DAC1CON1        equ	2319	;# 
   514     091F                     ZCDCON          equ	2335	;# 
   515     098F                     CMOUT           equ	2447	;# 
   516     098F                     CMSTAT          equ	2447	;# 
   517     0990                     CM1CON0         equ	2448	;# 
   518     0991                     CM1CON1         equ	2449	;# 
   519     0992                     CM1NCH          equ	2450	;# 
   520     0993                     CM1PCH          equ	2451	;# 
   521     1E0F                     CLCDATA         equ	7695	;# 
   522     1E10                     CLC1CON         equ	7696	;# 
   523     1E11                     CLC1POL         equ	7697	;# 
   524     1E12                     CLC1SEL0        equ	7698	;# 
   525     1E13                     CLC1SEL1        equ	7699	;# 
   526     1E14                     CLC1SEL2        equ	7700	;# 
   527     1E15                     CLC1SEL3        equ	7701	;# 
   528     1E16                     CLC1GLS0        equ	7702	;# 
   529     1E17                     CLC1GLS1        equ	7703	;# 
   530     1E18                     CLC1GLS2        equ	7704	;# 
   531     1E19                     CLC1GLS3        equ	7705	;# 
   532     1E1A                     CLC2CON         equ	7706	;# 
   533     1E1B                     CLC2POL         equ	7707	;# 
   534     1E1C                     CLC2SEL0        equ	7708	;# 
   535     1E1D                     CLC2SEL1        equ	7709	;# 
   536     1E1E                     CLC2SEL2        equ	7710	;# 
   537     1E1F                     CLC2SEL3        equ	7711	;# 
   538     1E20                     CLC2GLS0        equ	7712	;# 
   539     1E21                     CLC2GLS1        equ	7713	;# 
   540     1E22                     CLC2GLS2        equ	7714	;# 
   541     1E23                     CLC2GLS3        equ	7715	;# 
   542     1E24                     CLC3CON         equ	7716	;# 
   543     1E25                     CLC3POL         equ	7717	;# 
   544     1E26                     CLC3SEL0        equ	7718	;# 
   545     1E27                     CLC3SEL1        equ	7719	;# 
   546     1E28                     CLC3SEL2        equ	7720	;# 
   547     1E29                     CLC3SEL3        equ	7721	;# 
   548     1E2A                     CLC3GLS0        equ	7722	;# 
   549     1E2B                     CLC3GLS1        equ	7723	;# 
   550     1E2C                     CLC3GLS2        equ	7724	;# 
   551     1E2D                     CLC3GLS3        equ	7725	;# 
   552     1E2E                     CLC4CON         equ	7726	;# 
   553     1E2F                     CLC4POL         equ	7727	;# 
   554     1E30                     CLC4SEL0        equ	7728	;# 
   555     1E31                     CLC4SEL1        equ	7729	;# 
   556     1E32                     CLC4SEL2        equ	7730	;# 
   557     1E33                     CLC4SEL3        equ	7731	;# 
   558     1E34                     CLC4GLS0        equ	7732	;# 
   559     1E35                     CLC4GLS1        equ	7733	;# 
   560     1E36                     CLC4GLS2        equ	7734	;# 
   561     1E37                     CLC4GLS3        equ	7735	;# 
   562     1E8F                     PPSLOCK         equ	7823	;# 
   563     1E90                     INTPPS          equ	7824	;# 
   564     1E91                     T0CKIPPS        equ	7825	;# 
   565     1E92                     T1CKIPPS        equ	7826	;# 
   566     1E93                     T1GPPS          equ	7827	;# 
   567     1E9C                     T2INPPS         equ	7836	;# 
   568     1EA1                     CCP1PPS         equ	7841	;# 
   569     1EA2                     CCP2PPS         equ	7842	;# 
   570     1EB1                     CWG1PPS         equ	7857	;# 
   571     1EBB                     CLCIN0PPS       equ	7867	;# 
   572     1EBC                     CLCIN1PPS       equ	7868	;# 
   573     1EBD                     CLCIN2PPS       equ	7869	;# 
   574     1EBE                     CLCIN3PPS       equ	7870	;# 
   575     1EC3                     ADACTPPS        equ	7875	;# 
   576     1EC5                     SSP1CLKPPS      equ	7877	;# 
   577     1EC6                     SSP1DATPPS      equ	7878	;# 
   578     1EC7                     SSP1SSPPS       equ	7879	;# 
   579     1ECB                     RX1DTPPS        equ	7883	;# 
   580     1ECC                     TX1CKPPS        equ	7884	;# 
   581     1F10                     RA0PPS          equ	7952	;# 
   582     1F11                     RA1PPS          equ	7953	;# 
   583     1F12                     RA2PPS          equ	7954	;# 
   584     1F13                     RA3PPS          equ	7955	;# 
   585     1F14                     RA4PPS          equ	7956	;# 
   586     1F15                     RA5PPS          equ	7957	;# 
   587     1F38                     ANSELA          equ	7992	;# 
   588     1F39                     WPUA            equ	7993	;# 
   589     1F3A                     ODCONA          equ	7994	;# 
   590     1F3B                     SLRCONA         equ	7995	;# 
   591     1F3C                     INLVLA          equ	7996	;# 
   592     1F3D                     IOCAP           equ	7997	;# 
   593     1F3E                     IOCAN           equ	7998	;# 
   594     1F3F                     IOCAF           equ	7999	;# 
   595     1FE4                     STATUS_SHAD     equ	8164	;# 
   596     1FE5                     WREG_SHAD       equ	8165	;# 
   597     1FE6                     BSR_SHAD        equ	8166	;# 
   598     1FE7                     PCLATH_SHAD     equ	8167	;# 
   599     1FE8                     FSR0_SHAD       equ	8168	;# 
   600     1FE8                     FSR0L_SHAD      equ	8168	;# 
   601     1FE9                     FSR0H_SHAD      equ	8169	;# 
   602     1FEA                     FSR1_SHAD       equ	8170	;# 
   603     1FEA                     FSR1L_SHAD      equ	8170	;# 
   604     1FEB                     FSR1H_SHAD      equ	8171	;# 
   605     1FED                     STKPTR          equ	8173	;# 
   606     1FEE                     TOSL            equ	8174	;# 
   607     1FEF                     TOSH            equ	8175	;# 
   608     0000                     INDF0           equ	0	;# 
   609     0001                     INDF1           equ	1	;# 
   610     0002                     PCL             equ	2	;# 
   611     0003                     STATUS          equ	3	;# 
   612     0004                     FSR0L           equ	4	;# 
   613     0005                     FSR0H           equ	5	;# 
   614     0006                     FSR1L           equ	6	;# 
   615     0007                     FSR1H           equ	7	;# 
   616     0008                     BSR             equ	8	;# 
   617     0009                     WREG            equ	9	;# 
   618     000A                     PCLATH          equ	10	;# 
   619     000B                     INTCON          equ	11	;# 
   620     000C                     PORTA           equ	12	;# 
   621     0012                     TRISA           equ	18	;# 
   622     0018                     LATA            equ	24	;# 
   623     009B                     ADRES           equ	155	;# 
   624     009B                     ADRESL          equ	155	;# 
   625     009C                     ADRESH          equ	156	;# 
   626     009D                     ADCON0          equ	157	;# 
   627     009E                     ADCON1          equ	158	;# 
   628     009F                     ADACT           equ	159	;# 
   629     0119                     RC1REG          equ	281	;# 
   630     0119                     RCREG           equ	281	;# 
   631     0119                     RCREG1          equ	281	;# 
   632     011A                     TX1REG          equ	282	;# 
   633     011A                     TXREG1          equ	282	;# 
   634     011A                     TXREG           equ	282	;# 
   635     011B                     SP1BRG          equ	283	;# 
   636     011B                     SPBRG           equ	283	;# 
   637     011B                     SP1BRGL         equ	283	;# 
   638     011B                     SPBRG1          equ	283	;# 
   639     011B                     SPBRGL          equ	283	;# 
   640     011C                     SP1BRGH         equ	284	;# 
   641     011C                     SPBRGH          equ	284	;# 
   642     011C                     SPBRGH1         equ	284	;# 
   643     011D                     RC1STA          equ	285	;# 
   644     011D                     RCSTA1          equ	285	;# 
   645     011D                     RCSTA           equ	285	;# 
   646     011E                     TX1STA          equ	286	;# 
   647     011E                     TXSTA1          equ	286	;# 
   648     011E                     TXSTA           equ	286	;# 
   649     011F                     BAUD1CON        equ	287	;# 
   650     011F                     BAUDCON1        equ	287	;# 
   651     011F                     BAUDCTL1        equ	287	;# 
   652     011F                     BAUDCON         equ	287	;# 
   653     011F                     BAUDCTL         equ	287	;# 
   654     018C                     SSP1BUF         equ	396	;# 
   655     018D                     SSP1ADD         equ	397	;# 
   656     018E                     SSP1MSK         equ	398	;# 
   657     018F                     SSP1STAT        equ	399	;# 
   658     0190                     SSP1CON1        equ	400	;# 
   659     0191                     SSP1CON2        equ	401	;# 
   660     0192                     SSP1CON3        equ	402	;# 
   661     020C                     TMR1            equ	524	;# 
   662     020C                     TMR1L           equ	524	;# 
   663     020D                     TMR1H           equ	525	;# 
   664     020E                     T1CON           equ	526	;# 
   665     020F                     T1GCON          equ	527	;# 
   666     020F                     PR1             equ	527	;# 
   667     0210                     T1GATE          equ	528	;# 
   668     0210                     TMR1GATE        equ	528	;# 
   669     0211                     T1CLK           equ	529	;# 
   670     0211                     TMR1CLK         equ	529	;# 
   671     028C                     T2TMR           equ	652	;# 
   672     028C                     TMR2            equ	652	;# 
   673     028D                     T2PR            equ	653	;# 
   674     028D                     PR2             equ	653	;# 
   675     028E                     T2CON           equ	654	;# 
   676     028F                     T2HLT           equ	655	;# 
   677     0290                     T2CLKCON        equ	656	;# 
   678     0291                     T2RST           equ	657	;# 
   679     030C                     CCPR1           equ	780	;# 
   680     030C                     CCPR1L          equ	780	;# 
   681     030D                     CCPR1H          equ	781	;# 
   682     030E                     CCP1CON         equ	782	;# 
   683     030F                     CCP1CAP         equ	783	;# 
   684     0310                     CCPR2           equ	784	;# 
   685     0310                     CCPR2L          equ	784	;# 
   686     0311                     CCPR2H          equ	785	;# 
   687     0312                     CCP2CON         equ	786	;# 
   688     0313                     CCP2CAP         equ	787	;# 
   689     0314                     PWM3DC          equ	788	;# 
   690     0314                     PWM3DCL         equ	788	;# 
   691     0315                     PWM3DCH         equ	789	;# 
   692     0316                     PWM3CON         equ	790	;# 
   693     0318                     PWM4DC          equ	792	;# 
   694     0318                     PWM4DCL         equ	792	;# 
   695     0319                     PWM4DCH         equ	793	;# 
   696     031A                     PWM4CON         equ	794	;# 
   697     031C                     PWM5DC          equ	796	;# 
   698     031C                     PWM5DCL         equ	796	;# 
   699     031D                     PWM5DCH         equ	797	;# 
   700     031E                     PWM5CON         equ	798	;# 
   701     038C                     PWM6DC          equ	908	;# 
   702     038C                     PWM6DCL         equ	908	;# 
   703     038D                     PWM6DCH         equ	909	;# 
   704     038E                     PWM6CON         equ	910	;# 
   705     058C                     NCO1ACC         equ	1420	;# 
   706     058C                     NCO1ACCL        equ	1420	;# 
   707     058D                     NCO1ACCH        equ	1421	;# 
   708     058E                     NCO1ACCU        equ	1422	;# 
   709     058F                     NCO1INC         equ	1423	;# 
   710     058F                     NCO1INCL        equ	1423	;# 
   711     0590                     NCO1INCH        equ	1424	;# 
   712     0591                     NCO1INCU        equ	1425	;# 
   713     0592                     NCO1CON         equ	1426	;# 
   714     0593                     NCO1CLK         equ	1427	;# 
   715     059C                     TMR0L           equ	1436	;# 
   716     059C                     TMR0            equ	1436	;# 
   717     059D                     TMR0H           equ	1437	;# 
   718     059D                     PR0             equ	1437	;# 
   719     059E                     T0CON0          equ	1438	;# 
   720     059F                     T0CON1          equ	1439	;# 
   721     060C                     CWG1CLKCON      equ	1548	;# 
   722     060D                     CWG1DAT         equ	1549	;# 
   723     060E                     CWG1DBR         equ	1550	;# 
   724     060F                     CWG1DBF         equ	1551	;# 
   725     0610                     CWG1CON0        equ	1552	;# 
   726     0611                     CWG1CON1        equ	1553	;# 
   727     0612                     CWG1AS0         equ	1554	;# 
   728     0613                     CWG1AS1         equ	1555	;# 
   729     0614                     CWG1STR         equ	1556	;# 
   730     070C                     PIR0            equ	1804	;# 
   731     070D                     PIR1            equ	1805	;# 
   732     070E                     PIR2            equ	1806	;# 
   733     070F                     PIR3            equ	1807	;# 
   734     0710                     PIR4            equ	1808	;# 
   735     0711                     PIR5            equ	1809	;# 
   736     0712                     PIR6            equ	1810	;# 
   737     0713                     PIR7            equ	1811	;# 
   738     0716                     PIE0            equ	1814	;# 
   739     0717                     PIE1            equ	1815	;# 
   740     0718                     PIE2            equ	1816	;# 
   741     0719                     PIE3            equ	1817	;# 
   742     071A                     PIE4            equ	1818	;# 
   743     071B                     PIE5            equ	1819	;# 
   744     071C                     PIE6            equ	1820	;# 
   745     071D                     PIE7            equ	1821	;# 
   746     0796                     PMD0            equ	1942	;# 
   747     0797                     PMD1            equ	1943	;# 
   748     0798                     PMD2            equ	1944	;# 
   749     0799                     PMD3            equ	1945	;# 
   750     079A                     PMD4            equ	1946	;# 
   751     079B                     PMD5            equ	1947	;# 
   752     080C                     WDTCON0         equ	2060	;# 
   753     080D                     WDTCON1         equ	2061	;# 
   754     080E                     WDTPSL          equ	2062	;# 
   755     080F                     WDTPSH          equ	2063	;# 
   756     0810                     WDTTMR          equ	2064	;# 
   757     0811                     BORCON          equ	2065	;# 
   758     0812                     VREGCON         equ	2066	;# 
   759     0813                     PCON0           equ	2067	;# 
   760     0814                     PCON1           equ	2068	;# 
   761     081A                     NVMADR          equ	2074	;# 
   762     081A                     NVMADRL         equ	2074	;# 
   763     081B                     NVMADRH         equ	2075	;# 
   764     081C                     NVMDAT          equ	2076	;# 
   765     081C                     NVMDATL         equ	2076	;# 
   766     081D                     NVMDATH         equ	2077	;# 
   767     081E                     NVMCON1         equ	2078	;# 
   768     081F                     NVMCON2         equ	2079	;# 
   769     088C                     CPUDOZE         equ	2188	;# 
   770     088D                     OSCCON1         equ	2189	;# 
   771     088E                     OSCCON2         equ	2190	;# 
   772     088F                     OSCCON3         equ	2191	;# 
   773     0890                     OSCSTAT         equ	2192	;# 
   774     0891                     OSCEN           equ	2193	;# 
   775     0892                     OSCTUNE         equ	2194	;# 
   776     0893                     OSCFRQ          equ	2195	;# 
   777     0895                     CLKRCON         equ	2197	;# 
   778     0896                     CLKRCLK         equ	2198	;# 
   779     090C                     FVRCON          equ	2316	;# 
   780     090E                     DAC1CON0        equ	2318	;# 
   781     090F                     DAC1CON1        equ	2319	;# 
   782     091F                     ZCDCON          equ	2335	;# 
   783     098F                     CMOUT           equ	2447	;# 
   784     098F                     CMSTAT          equ	2447	;# 
   785     0990                     CM1CON0         equ	2448	;# 
   786     0991                     CM1CON1         equ	2449	;# 
   787     0992                     CM1NCH          equ	2450	;# 
   788     0993                     CM1PCH          equ	2451	;# 
   789     1E0F                     CLCDATA         equ	7695	;# 
   790     1E10                     CLC1CON         equ	7696	;# 
   791     1E11                     CLC1POL         equ	7697	;# 
   792     1E12                     CLC1SEL0        equ	7698	;# 
   793     1E13                     CLC1SEL1        equ	7699	;# 
   794     1E14                     CLC1SEL2        equ	7700	;# 
   795     1E15                     CLC1SEL3        equ	7701	;# 
   796     1E16                     CLC1GLS0        equ	7702	;# 
   797     1E17                     CLC1GLS1        equ	7703	;# 
   798     1E18                     CLC1GLS2        equ	7704	;# 
   799     1E19                     CLC1GLS3        equ	7705	;# 
   800     1E1A                     CLC2CON         equ	7706	;# 
   801     1E1B                     CLC2POL         equ	7707	;# 
   802     1E1C                     CLC2SEL0        equ	7708	;# 
   803     1E1D                     CLC2SEL1        equ	7709	;# 
   804     1E1E                     CLC2SEL2        equ	7710	;# 
   805     1E1F                     CLC2SEL3        equ	7711	;# 
   806     1E20                     CLC2GLS0        equ	7712	;# 
   807     1E21                     CLC2GLS1        equ	7713	;# 
   808     1E22                     CLC2GLS2        equ	7714	;# 
   809     1E23                     CLC2GLS3        equ	7715	;# 
   810     1E24                     CLC3CON         equ	7716	;# 
   811     1E25                     CLC3POL         equ	7717	;# 
   812     1E26                     CLC3SEL0        equ	7718	;# 
   813     1E27                     CLC3SEL1        equ	7719	;# 
   814     1E28                     CLC3SEL2        equ	7720	;# 
   815     1E29                     CLC3SEL3        equ	7721	;# 
   816     1E2A                     CLC3GLS0        equ	7722	;# 
   817     1E2B                     CLC3GLS1        equ	7723	;# 
   818     1E2C                     CLC3GLS2        equ	7724	;# 
   819     1E2D                     CLC3GLS3        equ	7725	;# 
   820     1E2E                     CLC4CON         equ	7726	;# 
   821     1E2F                     CLC4POL         equ	7727	;# 
   822     1E30                     CLC4SEL0        equ	7728	;# 
   823     1E31                     CLC4SEL1        equ	7729	;# 
   824     1E32                     CLC4SEL2        equ	7730	;# 
   825     1E33                     CLC4SEL3        equ	7731	;# 
   826     1E34                     CLC4GLS0        equ	7732	;# 
   827     1E35                     CLC4GLS1        equ	7733	;# 
   828     1E36                     CLC4GLS2        equ	7734	;# 
   829     1E37                     CLC4GLS3        equ	7735	;# 
   830     1E8F                     PPSLOCK         equ	7823	;# 
   831     1E90                     INTPPS          equ	7824	;# 
   832     1E91                     T0CKIPPS        equ	7825	;# 
   833     1E92                     T1CKIPPS        equ	7826	;# 
   834     1E93                     T1GPPS          equ	7827	;# 
   835     1E9C                     T2INPPS         equ	7836	;# 
   836     1EA1                     CCP1PPS         equ	7841	;# 
   837     1EA2                     CCP2PPS         equ	7842	;# 
   838     1EB1                     CWG1PPS         equ	7857	;# 
   839     1EBB                     CLCIN0PPS       equ	7867	;# 
   840     1EBC                     CLCIN1PPS       equ	7868	;# 
   841     1EBD                     CLCIN2PPS       equ	7869	;# 
   842     1EBE                     CLCIN3PPS       equ	7870	;# 
   843     1EC3                     ADACTPPS        equ	7875	;# 
   844     1EC5                     SSP1CLKPPS      equ	7877	;# 
   845     1EC6                     SSP1DATPPS      equ	7878	;# 
   846     1EC7                     SSP1SSPPS       equ	7879	;# 
   847     1ECB                     RX1DTPPS        equ	7883	;# 
   848     1ECC                     TX1CKPPS        equ	7884	;# 
   849     1F10                     RA0PPS          equ	7952	;# 
   850     1F11                     RA1PPS          equ	7953	;# 
   851     1F12                     RA2PPS          equ	7954	;# 
   852     1F13                     RA3PPS          equ	7955	;# 
   853     1F14                     RA4PPS          equ	7956	;# 
   854     1F15                     RA5PPS          equ	7957	;# 
   855     1F38                     ANSELA          equ	7992	;# 
   856     1F39                     WPUA            equ	7993	;# 
   857     1F3A                     ODCONA          equ	7994	;# 
   858     1F3B                     SLRCONA         equ	7995	;# 
   859     1F3C                     INLVLA          equ	7996	;# 
   860     1F3D                     IOCAP           equ	7997	;# 
   861     1F3E                     IOCAN           equ	7998	;# 
   862     1F3F                     IOCAF           equ	7999	;# 
   863     1FE4                     STATUS_SHAD     equ	8164	;# 
   864     1FE5                     WREG_SHAD       equ	8165	;# 
   865     1FE6                     BSR_SHAD        equ	8166	;# 
   866     1FE7                     PCLATH_SHAD     equ	8167	;# 
   867     1FE8                     FSR0_SHAD       equ	8168	;# 
   868     1FE8                     FSR0L_SHAD      equ	8168	;# 
   869     1FE9                     FSR0H_SHAD      equ	8169	;# 
   870     1FEA                     FSR1_SHAD       equ	8170	;# 
   871     1FEA                     FSR1L_SHAD      equ	8170	;# 
   872     1FEB                     FSR1H_SHAD      equ	8171	;# 
   873     1FED                     STKPTR          equ	8173	;# 
   874     1FEE                     TOSL            equ	8174	;# 
   875     1FEF                     TOSH            equ	8175	;# 
   876     0000                     INDF0           equ	0	;# 
   877     0001                     INDF1           equ	1	;# 
   878     0002                     PCL             equ	2	;# 
   879     0003                     STATUS          equ	3	;# 
   880     0004                     FSR0L           equ	4	;# 
   881     0005                     FSR0H           equ	5	;# 
   882     0006                     FSR1L           equ	6	;# 
   883     0007                     FSR1H           equ	7	;# 
   884     0008                     BSR             equ	8	;# 
   885     0009                     WREG            equ	9	;# 
   886     000A                     PCLATH          equ	10	;# 
   887     000B                     INTCON          equ	11	;# 
   888     000C                     PORTA           equ	12	;# 
   889     0012                     TRISA           equ	18	;# 
   890     0018                     LATA            equ	24	;# 
   891     009B                     ADRES           equ	155	;# 
   892     009B                     ADRESL          equ	155	;# 
   893     009C                     ADRESH          equ	156	;# 
   894     009D                     ADCON0          equ	157	;# 
   895     009E                     ADCON1          equ	158	;# 
   896     009F                     ADACT           equ	159	;# 
   897     0119                     RC1REG          equ	281	;# 
   898     0119                     RCREG           equ	281	;# 
   899     0119                     RCREG1          equ	281	;# 
   900     011A                     TX1REG          equ	282	;# 
   901     011A                     TXREG1          equ	282	;# 
   902     011A                     TXREG           equ	282	;# 
   903     011B                     SP1BRG          equ	283	;# 
   904     011B                     SPBRG           equ	283	;# 
   905     011B                     SP1BRGL         equ	283	;# 
   906     011B                     SPBRG1          equ	283	;# 
   907     011B                     SPBRGL          equ	283	;# 
   908     011C                     SP1BRGH         equ	284	;# 
   909     011C                     SPBRGH          equ	284	;# 
   910     011C                     SPBRGH1         equ	284	;# 
   911     011D                     RC1STA          equ	285	;# 
   912     011D                     RCSTA1          equ	285	;# 
   913     011D                     RCSTA           equ	285	;# 
   914     011E                     TX1STA          equ	286	;# 
   915     011E                     TXSTA1          equ	286	;# 
   916     011E                     TXSTA           equ	286	;# 
   917     011F                     BAUD1CON        equ	287	;# 
   918     011F                     BAUDCON1        equ	287	;# 
   919     011F                     BAUDCTL1        equ	287	;# 
   920     011F                     BAUDCON         equ	287	;# 
   921     011F                     BAUDCTL         equ	287	;# 
   922     018C                     SSP1BUF         equ	396	;# 
   923     018D                     SSP1ADD         equ	397	;# 
   924     018E                     SSP1MSK         equ	398	;# 
   925     018F                     SSP1STAT        equ	399	;# 
   926     0190                     SSP1CON1        equ	400	;# 
   927     0191                     SSP1CON2        equ	401	;# 
   928     0192                     SSP1CON3        equ	402	;# 
   929     020C                     TMR1            equ	524	;# 
   930     020C                     TMR1L           equ	524	;# 
   931     020D                     TMR1H           equ	525	;# 
   932     020E                     T1CON           equ	526	;# 
   933     020F                     T1GCON          equ	527	;# 
   934     020F                     PR1             equ	527	;# 
   935     0210                     T1GATE          equ	528	;# 
   936     0210                     TMR1GATE        equ	528	;# 
   937     0211                     T1CLK           equ	529	;# 
   938     0211                     TMR1CLK         equ	529	;# 
   939     028C                     T2TMR           equ	652	;# 
   940     028C                     TMR2            equ	652	;# 
   941     028D                     T2PR            equ	653	;# 
   942     028D                     PR2             equ	653	;# 
   943     028E                     T2CON           equ	654	;# 
   944     028F                     T2HLT           equ	655	;# 
   945     0290                     T2CLKCON        equ	656	;# 
   946     0291                     T2RST           equ	657	;# 
   947     030C                     CCPR1           equ	780	;# 
   948     030C                     CCPR1L          equ	780	;# 
   949     030D                     CCPR1H          equ	781	;# 
   950     030E                     CCP1CON         equ	782	;# 
   951     030F                     CCP1CAP         equ	783	;# 
   952     0310                     CCPR2           equ	784	;# 
   953     0310                     CCPR2L          equ	784	;# 
   954     0311                     CCPR2H          equ	785	;# 
   955     0312                     CCP2CON         equ	786	;# 
   956     0313                     CCP2CAP         equ	787	;# 
   957     0314                     PWM3DC          equ	788	;# 
   958     0314                     PWM3DCL         equ	788	;# 
   959     0315                     PWM3DCH         equ	789	;# 
   960     0316                     PWM3CON         equ	790	;# 
   961     0318                     PWM4DC          equ	792	;# 
   962     0318                     PWM4DCL         equ	792	;# 
   963     0319                     PWM4DCH         equ	793	;# 
   964     031A                     PWM4CON         equ	794	;# 
   965     031C                     PWM5DC          equ	796	;# 
   966     031C                     PWM5DCL         equ	796	;# 
   967     031D                     PWM5DCH         equ	797	;# 
   968     031E                     PWM5CON         equ	798	;# 
   969     038C                     PWM6DC          equ	908	;# 
   970     038C                     PWM6DCL         equ	908	;# 
   971     038D                     PWM6DCH         equ	909	;# 
   972     038E                     PWM6CON         equ	910	;# 
   973     058C                     NCO1ACC         equ	1420	;# 
   974     058C                     NCO1ACCL        equ	1420	;# 
   975     058D                     NCO1ACCH        equ	1421	;# 
   976     058E                     NCO1ACCU        equ	1422	;# 
   977     058F                     NCO1INC         equ	1423	;# 
   978     058F                     NCO1INCL        equ	1423	;# 
   979     0590                     NCO1INCH        equ	1424	;# 
   980     0591                     NCO1INCU        equ	1425	;# 
   981     0592                     NCO1CON         equ	1426	;# 
   982     0593                     NCO1CLK         equ	1427	;# 
   983     059C                     TMR0L           equ	1436	;# 
   984     059C                     TMR0            equ	1436	;# 
   985     059D                     TMR0H           equ	1437	;# 
   986     059D                     PR0             equ	1437	;# 
   987     059E                     T0CON0          equ	1438	;# 
   988     059F                     T0CON1          equ	1439	;# 
   989     060C                     CWG1CLKCON      equ	1548	;# 
   990     060D                     CWG1DAT         equ	1549	;# 
   991     060E                     CWG1DBR         equ	1550	;# 
   992     060F                     CWG1DBF         equ	1551	;# 
   993     0610                     CWG1CON0        equ	1552	;# 
   994     0611                     CWG1CON1        equ	1553	;# 
   995     0612                     CWG1AS0         equ	1554	;# 
   996     0613                     CWG1AS1         equ	1555	;# 
   997     0614                     CWG1STR         equ	1556	;# 
   998     070C                     PIR0            equ	1804	;# 
   999     070D                     PIR1            equ	1805	;# 
  1000     070E                     PIR2            equ	1806	;# 
  1001     070F                     PIR3            equ	1807	;# 
  1002     0710                     PIR4            equ	1808	;# 
  1003     0711                     PIR5            equ	1809	;# 
  1004     0712                     PIR6            equ	1810	;# 
  1005     0713                     PIR7            equ	1811	;# 
  1006     0716                     PIE0            equ	1814	;# 
  1007     0717                     PIE1            equ	1815	;# 
  1008     0718                     PIE2            equ	1816	;# 
  1009     0719                     PIE3            equ	1817	;# 
  1010     071A                     PIE4            equ	1818	;# 
  1011     071B                     PIE5            equ	1819	;# 
  1012     071C                     PIE6            equ	1820	;# 
  1013     071D                     PIE7            equ	1821	;# 
  1014     0796                     PMD0            equ	1942	;# 
  1015     0797                     PMD1            equ	1943	;# 
  1016     0798                     PMD2            equ	1944	;# 
  1017     0799                     PMD3            equ	1945	;# 
  1018     079A                     PMD4            equ	1946	;# 
  1019     079B                     PMD5            equ	1947	;# 
  1020     080C                     WDTCON0         equ	2060	;# 
  1021     080D                     WDTCON1         equ	2061	;# 
  1022     080E                     WDTPSL          equ	2062	;# 
  1023     080F                     WDTPSH          equ	2063	;# 
  1024     0810                     WDTTMR          equ	2064	;# 
  1025     0811                     BORCON          equ	2065	;# 
  1026     0812                     VREGCON         equ	2066	;# 
  1027     0813                     PCON0           equ	2067	;# 
  1028     0814                     PCON1           equ	2068	;# 
  1029     081A                     NVMADR          equ	2074	;# 
  1030     081A                     NVMADRL         equ	2074	;# 
  1031     081B                     NVMADRH         equ	2075	;# 
  1032     081C                     NVMDAT          equ	2076	;# 
  1033     081C                     NVMDATL         equ	2076	;# 
  1034     081D                     NVMDATH         equ	2077	;# 
  1035     081E                     NVMCON1         equ	2078	;# 
  1036     081F                     NVMCON2         equ	2079	;# 
  1037     088C                     CPUDOZE         equ	2188	;# 
  1038     088D                     OSCCON1         equ	2189	;# 
  1039     088E                     OSCCON2         equ	2190	;# 
  1040     088F                     OSCCON3         equ	2191	;# 
  1041     0890                     OSCSTAT         equ	2192	;# 
  1042     0891                     OSCEN           equ	2193	;# 
  1043     0892                     OSCTUNE         equ	2194	;# 
  1044     0893                     OSCFRQ          equ	2195	;# 
  1045     0895                     CLKRCON         equ	2197	;# 
  1046     0896                     CLKRCLK         equ	2198	;# 
  1047     090C                     FVRCON          equ	2316	;# 
  1048     090E                     DAC1CON0        equ	2318	;# 
  1049     090F                     DAC1CON1        equ	2319	;# 
  1050     091F                     ZCDCON          equ	2335	;# 
  1051     098F                     CMOUT           equ	2447	;# 
  1052     098F                     CMSTAT          equ	2447	;# 
  1053     0990                     CM1CON0         equ	2448	;# 
  1054     0991                     CM1CON1         equ	2449	;# 
  1055     0992                     CM1NCH          equ	2450	;# 
  1056     0993                     CM1PCH          equ	2451	;# 
  1057     1E0F                     CLCDATA         equ	7695	;# 
  1058     1E10                     CLC1CON         equ	7696	;# 
  1059     1E11                     CLC1POL         equ	7697	;# 
  1060     1E12                     CLC1SEL0        equ	7698	;# 
  1061     1E13                     CLC1SEL1        equ	7699	;# 
  1062     1E14                     CLC1SEL2        equ	7700	;# 
  1063     1E15                     CLC1SEL3        equ	7701	;# 
  1064     1E16                     CLC1GLS0        equ	7702	;# 
  1065     1E17                     CLC1GLS1        equ	7703	;# 
  1066     1E18                     CLC1GLS2        equ	7704	;# 
  1067     1E19                     CLC1GLS3        equ	7705	;# 
  1068     1E1A                     CLC2CON         equ	7706	;# 
  1069     1E1B                     CLC2POL         equ	7707	;# 
  1070     1E1C                     CLC2SEL0        equ	7708	;# 
  1071     1E1D                     CLC2SEL1        equ	7709	;# 
  1072     1E1E                     CLC2SEL2        equ	7710	;# 
  1073     1E1F                     CLC2SEL3        equ	7711	;# 
  1074     1E20                     CLC2GLS0        equ	7712	;# 
  1075     1E21                     CLC2GLS1        equ	7713	;# 
  1076     1E22                     CLC2GLS2        equ	7714	;# 
  1077     1E23                     CLC2GLS3        equ	7715	;# 
  1078     1E24                     CLC3CON         equ	7716	;# 
  1079     1E25                     CLC3POL         equ	7717	;# 
  1080     1E26                     CLC3SEL0        equ	7718	;# 
  1081     1E27                     CLC3SEL1        equ	7719	;# 
  1082     1E28                     CLC3SEL2        equ	7720	;# 
  1083     1E29                     CLC3SEL3        equ	7721	;# 
  1084     1E2A                     CLC3GLS0        equ	7722	;# 
  1085     1E2B                     CLC3GLS1        equ	7723	;# 
  1086     1E2C                     CLC3GLS2        equ	7724	;# 
  1087     1E2D                     CLC3GLS3        equ	7725	;# 
  1088     1E2E                     CLC4CON         equ	7726	;# 
  1089     1E2F                     CLC4POL         equ	7727	;# 
  1090     1E30                     CLC4SEL0        equ	7728	;# 
  1091     1E31                     CLC4SEL1        equ	7729	;# 
  1092     1E32                     CLC4SEL2        equ	7730	;# 
  1093     1E33                     CLC4SEL3        equ	7731	;# 
  1094     1E34                     CLC4GLS0        equ	7732	;# 
  1095     1E35                     CLC4GLS1        equ	7733	;# 
  1096     1E36                     CLC4GLS2        equ	7734	;# 
  1097     1E37                     CLC4GLS3        equ	7735	;# 
  1098     1E8F                     PPSLOCK         equ	7823	;# 
  1099     1E90                     INTPPS          equ	7824	;# 
  1100     1E91                     T0CKIPPS        equ	7825	;# 
  1101     1E92                     T1CKIPPS        equ	7826	;# 
  1102     1E93                     T1GPPS          equ	7827	;# 
  1103     1E9C                     T2INPPS         equ	7836	;# 
  1104     1EA1                     CCP1PPS         equ	7841	;# 
  1105     1EA2                     CCP2PPS         equ	7842	;# 
  1106     1EB1                     CWG1PPS         equ	7857	;# 
  1107     1EBB                     CLCIN0PPS       equ	7867	;# 
  1108     1EBC                     CLCIN1PPS       equ	7868	;# 
  1109     1EBD                     CLCIN2PPS       equ	7869	;# 
  1110     1EBE                     CLCIN3PPS       equ	7870	;# 
  1111     1EC3                     ADACTPPS        equ	7875	;# 
  1112     1EC5                     SSP1CLKPPS      equ	7877	;# 
  1113     1EC6                     SSP1DATPPS      equ	7878	;# 
  1114     1EC7                     SSP1SSPPS       equ	7879	;# 
  1115     1ECB                     RX1DTPPS        equ	7883	;# 
  1116     1ECC                     TX1CKPPS        equ	7884	;# 
  1117     1F10                     RA0PPS          equ	7952	;# 
  1118     1F11                     RA1PPS          equ	7953	;# 
  1119     1F12                     RA2PPS          equ	7954	;# 
  1120     1F13                     RA3PPS          equ	7955	;# 
  1121     1F14                     RA4PPS          equ	7956	;# 
  1122     1F15                     RA5PPS          equ	7957	;# 
  1123     1F38                     ANSELA          equ	7992	;# 
  1124     1F39                     WPUA            equ	7993	;# 
  1125     1F3A                     ODCONA          equ	7994	;# 
  1126     1F3B                     SLRCONA         equ	7995	;# 
  1127     1F3C                     INLVLA          equ	7996	;# 
  1128     1F3D                     IOCAP           equ	7997	;# 
  1129     1F3E                     IOCAN           equ	7998	;# 
  1130     1F3F                     IOCAF           equ	7999	;# 
  1131     1FE4                     STATUS_SHAD     equ	8164	;# 
  1132     1FE5                     WREG_SHAD       equ	8165	;# 
  1133     1FE6                     BSR_SHAD        equ	8166	;# 
  1134     1FE7                     PCLATH_SHAD     equ	8167	;# 
  1135     1FE8                     FSR0_SHAD       equ	8168	;# 
  1136     1FE8                     FSR0L_SHAD      equ	8168	;# 
  1137     1FE9                     FSR0H_SHAD      equ	8169	;# 
  1138     1FEA                     FSR1_SHAD       equ	8170	;# 
  1139     1FEA                     FSR1L_SHAD      equ	8170	;# 
  1140     1FEB                     FSR1H_SHAD      equ	8171	;# 
  1141     1FED                     STKPTR          equ	8173	;# 
  1142     1FEE                     TOSL            equ	8174	;# 
  1143     1FEF                     TOSH            equ	8175	;# 
  1144     0000                     INDF0           equ	0	;# 
  1145     0001                     INDF1           equ	1	;# 
  1146     0002                     PCL             equ	2	;# 
  1147     0003                     STATUS          equ	3	;# 
  1148     0004                     FSR0L           equ	4	;# 
  1149     0005                     FSR0H           equ	5	;# 
  1150     0006                     FSR1L           equ	6	;# 
  1151     0007                     FSR1H           equ	7	;# 
  1152     0008                     BSR             equ	8	;# 
  1153     0009                     WREG            equ	9	;# 
  1154     000A                     PCLATH          equ	10	;# 
  1155     000B                     INTCON          equ	11	;# 
  1156     000C                     PORTA           equ	12	;# 
  1157     0012                     TRISA           equ	18	;# 
  1158     0018                     LATA            equ	24	;# 
  1159     009B                     ADRES           equ	155	;# 
  1160     009B                     ADRESL          equ	155	;# 
  1161     009C                     ADRESH          equ	156	;# 
  1162     009D                     ADCON0          equ	157	;# 
  1163     009E                     ADCON1          equ	158	;# 
  1164     009F                     ADACT           equ	159	;# 
  1165     0119                     RC1REG          equ	281	;# 
  1166     0119                     RCREG           equ	281	;# 
  1167     0119                     RCREG1          equ	281	;# 
  1168     011A                     TX1REG          equ	282	;# 
  1169     011A                     TXREG1          equ	282	;# 
  1170     011A                     TXREG           equ	282	;# 
  1171     011B                     SP1BRG          equ	283	;# 
  1172     011B                     SPBRG           equ	283	;# 
  1173     011B                     SP1BRGL         equ	283	;# 
  1174     011B                     SPBRG1          equ	283	;# 
  1175     011B                     SPBRGL          equ	283	;# 
  1176     011C                     SP1BRGH         equ	284	;# 
  1177     011C                     SPBRGH          equ	284	;# 
  1178     011C                     SPBRGH1         equ	284	;# 
  1179     011D                     RC1STA          equ	285	;# 
  1180     011D                     RCSTA1          equ	285	;# 
  1181     011D                     RCSTA           equ	285	;# 
  1182     011E                     TX1STA          equ	286	;# 
  1183     011E                     TXSTA1          equ	286	;# 
  1184     011E                     TXSTA           equ	286	;# 
  1185     011F                     BAUD1CON        equ	287	;# 
  1186     011F                     BAUDCON1        equ	287	;# 
  1187     011F                     BAUDCTL1        equ	287	;# 
  1188     011F                     BAUDCON         equ	287	;# 
  1189     011F                     BAUDCTL         equ	287	;# 
  1190     018C                     SSP1BUF         equ	396	;# 
  1191     018D                     SSP1ADD         equ	397	;# 
  1192     018E                     SSP1MSK         equ	398	;# 
  1193     018F                     SSP1STAT        equ	399	;# 
  1194     0190                     SSP1CON1        equ	400	;# 
  1195     0191                     SSP1CON2        equ	401	;# 
  1196     0192                     SSP1CON3        equ	402	;# 
  1197     020C                     TMR1            equ	524	;# 
  1198     020C                     TMR1L           equ	524	;# 
  1199     020D                     TMR1H           equ	525	;# 
  1200     020E                     T1CON           equ	526	;# 
  1201     020F                     T1GCON          equ	527	;# 
  1202     020F                     PR1             equ	527	;# 
  1203     0210                     T1GATE          equ	528	;# 
  1204     0210                     TMR1GATE        equ	528	;# 
  1205     0211                     T1CLK           equ	529	;# 
  1206     0211                     TMR1CLK         equ	529	;# 
  1207     028C                     T2TMR           equ	652	;# 
  1208     028C                     TMR2            equ	652	;# 
  1209     028D                     T2PR            equ	653	;# 
  1210     028D                     PR2             equ	653	;# 
  1211     028E                     T2CON           equ	654	;# 
  1212     028F                     T2HLT           equ	655	;# 
  1213     0290                     T2CLKCON        equ	656	;# 
  1214     0291                     T2RST           equ	657	;# 
  1215     030C                     CCPR1           equ	780	;# 
  1216     030C                     CCPR1L          equ	780	;# 
  1217     030D                     CCPR1H          equ	781	;# 
  1218     030E                     CCP1CON         equ	782	;# 
  1219     030F                     CCP1CAP         equ	783	;# 
  1220     0310                     CCPR2           equ	784	;# 
  1221     0310                     CCPR2L          equ	784	;# 
  1222     0311                     CCPR2H          equ	785	;# 
  1223     0312                     CCP2CON         equ	786	;# 
  1224     0313                     CCP2CAP         equ	787	;# 
  1225     0314                     PWM3DC          equ	788	;# 
  1226     0314                     PWM3DCL         equ	788	;# 
  1227     0315                     PWM3DCH         equ	789	;# 
  1228     0316                     PWM3CON         equ	790	;# 
  1229     0318                     PWM4DC          equ	792	;# 
  1230     0318                     PWM4DCL         equ	792	;# 
  1231     0319                     PWM4DCH         equ	793	;# 
  1232     031A                     PWM4CON         equ	794	;# 
  1233     031C                     PWM5DC          equ	796	;# 
  1234     031C                     PWM5DCL         equ	796	;# 
  1235     031D                     PWM5DCH         equ	797	;# 
  1236     031E                     PWM5CON         equ	798	;# 
  1237     038C                     PWM6DC          equ	908	;# 
  1238     038C                     PWM6DCL         equ	908	;# 
  1239     038D                     PWM6DCH         equ	909	;# 
  1240     038E                     PWM6CON         equ	910	;# 
  1241     058C                     NCO1ACC         equ	1420	;# 
  1242     058C                     NCO1ACCL        equ	1420	;# 
  1243     058D                     NCO1ACCH        equ	1421	;# 
  1244     058E                     NCO1ACCU        equ	1422	;# 
  1245     058F                     NCO1INC         equ	1423	;# 
  1246     058F                     NCO1INCL        equ	1423	;# 
  1247     0590                     NCO1INCH        equ	1424	;# 
  1248     0591                     NCO1INCU        equ	1425	;# 
  1249     0592                     NCO1CON         equ	1426	;# 
  1250     0593                     NCO1CLK         equ	1427	;# 
  1251     059C                     TMR0L           equ	1436	;# 
  1252     059C                     TMR0            equ	1436	;# 
  1253     059D                     TMR0H           equ	1437	;# 
  1254     059D                     PR0             equ	1437	;# 
  1255     059E                     T0CON0          equ	1438	;# 
  1256     059F                     T0CON1          equ	1439	;# 
  1257     060C                     CWG1CLKCON      equ	1548	;# 
  1258     060D                     CWG1DAT         equ	1549	;# 
  1259     060E                     CWG1DBR         equ	1550	;# 
  1260     060F                     CWG1DBF         equ	1551	;# 
  1261     0610                     CWG1CON0        equ	1552	;# 
  1262     0611                     CWG1CON1        equ	1553	;# 
  1263     0612                     CWG1AS0         equ	1554	;# 
  1264     0613                     CWG1AS1         equ	1555	;# 
  1265     0614                     CWG1STR         equ	1556	;# 
  1266     070C                     PIR0            equ	1804	;# 
  1267     070D                     PIR1            equ	1805	;# 
  1268     070E                     PIR2            equ	1806	;# 
  1269     070F                     PIR3            equ	1807	;# 
  1270     0710                     PIR4            equ	1808	;# 
  1271     0711                     PIR5            equ	1809	;# 
  1272     0712                     PIR6            equ	1810	;# 
  1273     0713                     PIR7            equ	1811	;# 
  1274     0716                     PIE0            equ	1814	;# 
  1275     0717                     PIE1            equ	1815	;# 
  1276     0718                     PIE2            equ	1816	;# 
  1277     0719                     PIE3            equ	1817	;# 
  1278     071A                     PIE4            equ	1818	;# 
  1279     071B                     PIE5            equ	1819	;# 
  1280     071C                     PIE6            equ	1820	;# 
  1281     071D                     PIE7            equ	1821	;# 
  1282     0796                     PMD0            equ	1942	;# 
  1283     0797                     PMD1            equ	1943	;# 
  1284     0798                     PMD2            equ	1944	;# 
  1285     0799                     PMD3            equ	1945	;# 
  1286     079A                     PMD4            equ	1946	;# 
  1287     079B                     PMD5            equ	1947	;# 
  1288     080C                     WDTCON0         equ	2060	;# 
  1289     080D                     WDTCON1         equ	2061	;# 
  1290     080E                     WDTPSL          equ	2062	;# 
  1291     080F                     WDTPSH          equ	2063	;# 
  1292     0810                     WDTTMR          equ	2064	;# 
  1293     0811                     BORCON          equ	2065	;# 
  1294     0812                     VREGCON         equ	2066	;# 
  1295     0813                     PCON0           equ	2067	;# 
  1296     0814                     PCON1           equ	2068	;# 
  1297     081A                     NVMADR          equ	2074	;# 
  1298     081A                     NVMADRL         equ	2074	;# 
  1299     081B                     NVMADRH         equ	2075	;# 
  1300     081C                     NVMDAT          equ	2076	;# 
  1301     081C                     NVMDATL         equ	2076	;# 
  1302     081D                     NVMDATH         equ	2077	;# 
  1303     081E                     NVMCON1         equ	2078	;# 
  1304     081F                     NVMCON2         equ	2079	;# 
  1305     088C                     CPUDOZE         equ	2188	;# 
  1306     088D                     OSCCON1         equ	2189	;# 
  1307     088E                     OSCCON2         equ	2190	;# 
  1308     088F                     OSCCON3         equ	2191	;# 
  1309     0890                     OSCSTAT         equ	2192	;# 
  1310     0891                     OSCEN           equ	2193	;# 
  1311     0892                     OSCTUNE         equ	2194	;# 
  1312     0893                     OSCFRQ          equ	2195	;# 
  1313     0895                     CLKRCON         equ	2197	;# 
  1314     0896                     CLKRCLK         equ	2198	;# 
  1315     090C                     FVRCON          equ	2316	;# 
  1316     090E                     DAC1CON0        equ	2318	;# 
  1317     090F                     DAC1CON1        equ	2319	;# 
  1318     091F                     ZCDCON          equ	2335	;# 
  1319     098F                     CMOUT           equ	2447	;# 
  1320     098F                     CMSTAT          equ	2447	;# 
  1321     0990                     CM1CON0         equ	2448	;# 
  1322     0991                     CM1CON1         equ	2449	;# 
  1323     0992                     CM1NCH          equ	2450	;# 
  1324     0993                     CM1PCH          equ	2451	;# 
  1325     1E0F                     CLCDATA         equ	7695	;# 
  1326     1E10                     CLC1CON         equ	7696	;# 
  1327     1E11                     CLC1POL         equ	7697	;# 
  1328     1E12                     CLC1SEL0        equ	7698	;# 
  1329     1E13                     CLC1SEL1        equ	7699	;# 
  1330     1E14                     CLC1SEL2        equ	7700	;# 
  1331     1E15                     CLC1SEL3        equ	7701	;# 
  1332     1E16                     CLC1GLS0        equ	7702	;# 
  1333     1E17                     CLC1GLS1        equ	7703	;# 
  1334     1E18                     CLC1GLS2        equ	7704	;# 
  1335     1E19                     CLC1GLS3        equ	7705	;# 
  1336     1E1A                     CLC2CON         equ	7706	;# 
  1337     1E1B                     CLC2POL         equ	7707	;# 
  1338     1E1C                     CLC2SEL0        equ	7708	;# 
  1339     1E1D                     CLC2SEL1        equ	7709	;# 
  1340     1E1E                     CLC2SEL2        equ	7710	;# 
  1341     1E1F                     CLC2SEL3        equ	7711	;# 
  1342     1E20                     CLC2GLS0        equ	7712	;# 
  1343     1E21                     CLC2GLS1        equ	7713	;# 
  1344     1E22                     CLC2GLS2        equ	7714	;# 
  1345     1E23                     CLC2GLS3        equ	7715	;# 
  1346     1E24                     CLC3CON         equ	7716	;# 
  1347     1E25                     CLC3POL         equ	7717	;# 
  1348     1E26                     CLC3SEL0        equ	7718	;# 
  1349     1E27                     CLC3SEL1        equ	7719	;# 
  1350     1E28                     CLC3SEL2        equ	7720	;# 
  1351     1E29                     CLC3SEL3        equ	7721	;# 
  1352     1E2A                     CLC3GLS0        equ	7722	;# 
  1353     1E2B                     CLC3GLS1        equ	7723	;# 
  1354     1E2C                     CLC3GLS2        equ	7724	;# 
  1355     1E2D                     CLC3GLS3        equ	7725	;# 
  1356     1E2E                     CLC4CON         equ	7726	;# 
  1357     1E2F                     CLC4POL         equ	7727	;# 
  1358     1E30                     CLC4SEL0        equ	7728	;# 
  1359     1E31                     CLC4SEL1        equ	7729	;# 
  1360     1E32                     CLC4SEL2        equ	7730	;# 
  1361     1E33                     CLC4SEL3        equ	7731	;# 
  1362     1E34                     CLC4GLS0        equ	7732	;# 
  1363     1E35                     CLC4GLS1        equ	7733	;# 
  1364     1E36                     CLC4GLS2        equ	7734	;# 
  1365     1E37                     CLC4GLS3        equ	7735	;# 
  1366     1E8F                     PPSLOCK         equ	7823	;# 
  1367     1E90                     INTPPS          equ	7824	;# 
  1368     1E91                     T0CKIPPS        equ	7825	;# 
  1369     1E92                     T1CKIPPS        equ	7826	;# 
  1370     1E93                     T1GPPS          equ	7827	;# 
  1371     1E9C                     T2INPPS         equ	7836	;# 
  1372     1EA1                     CCP1PPS         equ	7841	;# 
  1373     1EA2                     CCP2PPS         equ	7842	;# 
  1374     1EB1                     CWG1PPS         equ	7857	;# 
  1375     1EBB                     CLCIN0PPS       equ	7867	;# 
  1376     1EBC                     CLCIN1PPS       equ	7868	;# 
  1377     1EBD                     CLCIN2PPS       equ	7869	;# 
  1378     1EBE                     CLCIN3PPS       equ	7870	;# 
  1379     1EC3                     ADACTPPS        equ	7875	;# 
  1380     1EC5                     SSP1CLKPPS      equ	7877	;# 
  1381     1EC6                     SSP1DATPPS      equ	7878	;# 
  1382     1EC7                     SSP1SSPPS       equ	7879	;# 
  1383     1ECB                     RX1DTPPS        equ	7883	;# 
  1384     1ECC                     TX1CKPPS        equ	7884	;# 
  1385     1F10                     RA0PPS          equ	7952	;# 
  1386     1F11                     RA1PPS          equ	7953	;# 
  1387     1F12                     RA2PPS          equ	7954	;# 
  1388     1F13                     RA3PPS          equ	7955	;# 
  1389     1F14                     RA4PPS          equ	7956	;# 
  1390     1F15                     RA5PPS          equ	7957	;# 
  1391     1F38                     ANSELA          equ	7992	;# 
  1392     1F39                     WPUA            equ	7993	;# 
  1393     1F3A                     ODCONA          equ	7994	;# 
  1394     1F3B                     SLRCONA         equ	7995	;# 
  1395     1F3C                     INLVLA          equ	7996	;# 
  1396     1F3D                     IOCAP           equ	7997	;# 
  1397     1F3E                     IOCAN           equ	7998	;# 
  1398     1F3F                     IOCAF           equ	7999	;# 
  1399     1FE4                     STATUS_SHAD     equ	8164	;# 
  1400     1FE5                     WREG_SHAD       equ	8165	;# 
  1401     1FE6                     BSR_SHAD        equ	8166	;# 
  1402     1FE7                     PCLATH_SHAD     equ	8167	;# 
  1403     1FE8                     FSR0_SHAD       equ	8168	;# 
  1404     1FE8                     FSR0L_SHAD      equ	8168	;# 
  1405     1FE9                     FSR0H_SHAD      equ	8169	;# 
  1406     1FEA                     FSR1_SHAD       equ	8170	;# 
  1407     1FEA                     FSR1L_SHAD      equ	8170	;# 
  1408     1FEB                     FSR1H_SHAD      equ	8171	;# 
  1409     1FED                     STKPTR          equ	8173	;# 
  1410     1FEE                     TOSL            equ	8174	;# 
  1411     1FEF                     TOSH            equ	8175	;# 
  1412     0000                     INDF0           equ	0	;# 
  1413     0001                     INDF1           equ	1	;# 
  1414     0002                     PCL             equ	2	;# 
  1415     0003                     STATUS          equ	3	;# 
  1416     0004                     FSR0L           equ	4	;# 
  1417     0005                     FSR0H           equ	5	;# 
  1418     0006                     FSR1L           equ	6	;# 
  1419     0007                     FSR1H           equ	7	;# 
  1420     0008                     BSR             equ	8	;# 
  1421     0009                     WREG            equ	9	;# 
  1422     000A                     PCLATH          equ	10	;# 
  1423     000B                     INTCON          equ	11	;# 
  1424     000C                     PORTA           equ	12	;# 
  1425     0012                     TRISA           equ	18	;# 
  1426     0018                     LATA            equ	24	;# 
  1427     009B                     ADRES           equ	155	;# 
  1428     009B                     ADRESL          equ	155	;# 
  1429     009C                     ADRESH          equ	156	;# 
  1430     009D                     ADCON0          equ	157	;# 
  1431     009E                     ADCON1          equ	158	;# 
  1432     009F                     ADACT           equ	159	;# 
  1433     0119                     RC1REG          equ	281	;# 
  1434     0119                     RCREG           equ	281	;# 
  1435     0119                     RCREG1          equ	281	;# 
  1436     011A                     TX1REG          equ	282	;# 
  1437     011A                     TXREG1          equ	282	;# 
  1438     011A                     TXREG           equ	282	;# 
  1439     011B                     SP1BRG          equ	283	;# 
  1440     011B                     SPBRG           equ	283	;# 
  1441     011B                     SP1BRGL         equ	283	;# 
  1442     011B                     SPBRG1          equ	283	;# 
  1443     011B                     SPBRGL          equ	283	;# 
  1444     011C                     SP1BRGH         equ	284	;# 
  1445     011C                     SPBRGH          equ	284	;# 
  1446     011C                     SPBRGH1         equ	284	;# 
  1447     011D                     RC1STA          equ	285	;# 
  1448     011D                     RCSTA1          equ	285	;# 
  1449     011D                     RCSTA           equ	285	;# 
  1450     011E                     TX1STA          equ	286	;# 
  1451     011E                     TXSTA1          equ	286	;# 
  1452     011E                     TXSTA           equ	286	;# 
  1453     011F                     BAUD1CON        equ	287	;# 
  1454     011F                     BAUDCON1        equ	287	;# 
  1455     011F                     BAUDCTL1        equ	287	;# 
  1456     011F                     BAUDCON         equ	287	;# 
  1457     011F                     BAUDCTL         equ	287	;# 
  1458     018C                     SSP1BUF         equ	396	;# 
  1459     018D                     SSP1ADD         equ	397	;# 
  1460     018E                     SSP1MSK         equ	398	;# 
  1461     018F                     SSP1STAT        equ	399	;# 
  1462     0190                     SSP1CON1        equ	400	;# 
  1463     0191                     SSP1CON2        equ	401	;# 
  1464     0192                     SSP1CON3        equ	402	;# 
  1465     020C                     TMR1            equ	524	;# 
  1466     020C                     TMR1L           equ	524	;# 
  1467     020D                     TMR1H           equ	525	;# 
  1468     020E                     T1CON           equ	526	;# 
  1469     020F                     T1GCON          equ	527	;# 
  1470     020F                     PR1             equ	527	;# 
  1471     0210                     T1GATE          equ	528	;# 
  1472     0210                     TMR1GATE        equ	528	;# 
  1473     0211                     T1CLK           equ	529	;# 
  1474     0211                     TMR1CLK         equ	529	;# 
  1475     028C                     T2TMR           equ	652	;# 
  1476     028C                     TMR2            equ	652	;# 
  1477     028D                     T2PR            equ	653	;# 
  1478     028D                     PR2             equ	653	;# 
  1479     028E                     T2CON           equ	654	;# 
  1480     028F                     T2HLT           equ	655	;# 
  1481     0290                     T2CLKCON        equ	656	;# 
  1482     0291                     T2RST           equ	657	;# 
  1483     030C                     CCPR1           equ	780	;# 
  1484     030C                     CCPR1L          equ	780	;# 
  1485     030D                     CCPR1H          equ	781	;# 
  1486     030E                     CCP1CON         equ	782	;# 
  1487     030F                     CCP1CAP         equ	783	;# 
  1488     0310                     CCPR2           equ	784	;# 
  1489     0310                     CCPR2L          equ	784	;# 
  1490     0311                     CCPR2H          equ	785	;# 
  1491     0312                     CCP2CON         equ	786	;# 
  1492     0313                     CCP2CAP         equ	787	;# 
  1493     0314                     PWM3DC          equ	788	;# 
  1494     0314                     PWM3DCL         equ	788	;# 
  1495     0315                     PWM3DCH         equ	789	;# 
  1496     0316                     PWM3CON         equ	790	;# 
  1497     0318                     PWM4DC          equ	792	;# 
  1498     0318                     PWM4DCL         equ	792	;# 
  1499     0319                     PWM4DCH         equ	793	;# 
  1500     031A                     PWM4CON         equ	794	;# 
  1501     031C                     PWM5DC          equ	796	;# 
  1502     031C                     PWM5DCL         equ	796	;# 
  1503     031D                     PWM5DCH         equ	797	;# 
  1504     031E                     PWM5CON         equ	798	;# 
  1505     038C                     PWM6DC          equ	908	;# 
  1506     038C                     PWM6DCL         equ	908	;# 
  1507     038D                     PWM6DCH         equ	909	;# 
  1508     038E                     PWM6CON         equ	910	;# 
  1509     058C                     NCO1ACC         equ	1420	;# 
  1510     058C                     NCO1ACCL        equ	1420	;# 
  1511     058D                     NCO1ACCH        equ	1421	;# 
  1512     058E                     NCO1ACCU        equ	1422	;# 
  1513     058F                     NCO1INC         equ	1423	;# 
  1514     058F                     NCO1INCL        equ	1423	;# 
  1515     0590                     NCO1INCH        equ	1424	;# 
  1516     0591                     NCO1INCU        equ	1425	;# 
  1517     0592                     NCO1CON         equ	1426	;# 
  1518     0593                     NCO1CLK         equ	1427	;# 
  1519     059C                     TMR0L           equ	1436	;# 
  1520     059C                     TMR0            equ	1436	;# 
  1521     059D                     TMR0H           equ	1437	;# 
  1522     059D                     PR0             equ	1437	;# 
  1523     059E                     T0CON0          equ	1438	;# 
  1524     059F                     T0CON1          equ	1439	;# 
  1525     060C                     CWG1CLKCON      equ	1548	;# 
  1526     060D                     CWG1DAT         equ	1549	;# 
  1527     060E                     CWG1DBR         equ	1550	;# 
  1528     060F                     CWG1DBF         equ	1551	;# 
  1529     0610                     CWG1CON0        equ	1552	;# 
  1530     0611                     CWG1CON1        equ	1553	;# 
  1531     0612                     CWG1AS0         equ	1554	;# 
  1532     0613                     CWG1AS1         equ	1555	;# 
  1533     0614                     CWG1STR         equ	1556	;# 
  1534     070C                     PIR0            equ	1804	;# 
  1535     070D                     PIR1            equ	1805	;# 
  1536     070E                     PIR2            equ	1806	;# 
  1537     070F                     PIR3            equ	1807	;# 
  1538     0710                     PIR4            equ	1808	;# 
  1539     0711                     PIR5            equ	1809	;# 
  1540     0712                     PIR6            equ	1810	;# 
  1541     0713                     PIR7            equ	1811	;# 
  1542     0716                     PIE0            equ	1814	;# 
  1543     0717                     PIE1            equ	1815	;# 
  1544     0718                     PIE2            equ	1816	;# 
  1545     0719                     PIE3            equ	1817	;# 
  1546     071A                     PIE4            equ	1818	;# 
  1547     071B                     PIE5            equ	1819	;# 
  1548     071C                     PIE6            equ	1820	;# 
  1549     071D                     PIE7            equ	1821	;# 
  1550     0796                     PMD0            equ	1942	;# 
  1551     0797                     PMD1            equ	1943	;# 
  1552     0798                     PMD2            equ	1944	;# 
  1553     0799                     PMD3            equ	1945	;# 
  1554     079A                     PMD4            equ	1946	;# 
  1555     079B                     PMD5            equ	1947	;# 
  1556     080C                     WDTCON0         equ	2060	;# 
  1557     080D                     WDTCON1         equ	2061	;# 
  1558     080E                     WDTPSL          equ	2062	;# 
  1559     080F                     WDTPSH          equ	2063	;# 
  1560     0810                     WDTTMR          equ	2064	;# 
  1561     0811                     BORCON          equ	2065	;# 
  1562     0812                     VREGCON         equ	2066	;# 
  1563     0813                     PCON0           equ	2067	;# 
  1564     0814                     PCON1           equ	2068	;# 
  1565     081A                     NVMADR          equ	2074	;# 
  1566     081A                     NVMADRL         equ	2074	;# 
  1567     081B                     NVMADRH         equ	2075	;# 
  1568     081C                     NVMDAT          equ	2076	;# 
  1569     081C                     NVMDATL         equ	2076	;# 
  1570     081D                     NVMDATH         equ	2077	;# 
  1571     081E                     NVMCON1         equ	2078	;# 
  1572     081F                     NVMCON2         equ	2079	;# 
  1573     088C                     CPUDOZE         equ	2188	;# 
  1574     088D                     OSCCON1         equ	2189	;# 
  1575     088E                     OSCCON2         equ	2190	;# 
  1576     088F                     OSCCON3         equ	2191	;# 
  1577     0890                     OSCSTAT         equ	2192	;# 
  1578     0891                     OSCEN           equ	2193	;# 
  1579     0892                     OSCTUNE         equ	2194	;# 
  1580     0893                     OSCFRQ          equ	2195	;# 
  1581     0895                     CLKRCON         equ	2197	;# 
  1582     0896                     CLKRCLK         equ	2198	;# 
  1583     090C                     FVRCON          equ	2316	;# 
  1584     090E                     DAC1CON0        equ	2318	;# 
  1585     090F                     DAC1CON1        equ	2319	;# 
  1586     091F                     ZCDCON          equ	2335	;# 
  1587     098F                     CMOUT           equ	2447	;# 
  1588     098F                     CMSTAT          equ	2447	;# 
  1589     0990                     CM1CON0         equ	2448	;# 
  1590     0991                     CM1CON1         equ	2449	;# 
  1591     0992                     CM1NCH          equ	2450	;# 
  1592     0993                     CM1PCH          equ	2451	;# 
  1593     1E0F                     CLCDATA         equ	7695	;# 
  1594     1E10                     CLC1CON         equ	7696	;# 
  1595     1E11                     CLC1POL         equ	7697	;# 
  1596     1E12                     CLC1SEL0        equ	7698	;# 
  1597     1E13                     CLC1SEL1        equ	7699	;# 
  1598     1E14                     CLC1SEL2        equ	7700	;# 
  1599     1E15                     CLC1SEL3        equ	7701	;# 
  1600     1E16                     CLC1GLS0        equ	7702	;# 
  1601     1E17                     CLC1GLS1        equ	7703	;# 
  1602     1E18                     CLC1GLS2        equ	7704	;# 
  1603     1E19                     CLC1GLS3        equ	7705	;# 
  1604     1E1A                     CLC2CON         equ	7706	;# 
  1605     1E1B                     CLC2POL         equ	7707	;# 
  1606     1E1C                     CLC2SEL0        equ	7708	;# 
  1607     1E1D                     CLC2SEL1        equ	7709	;# 
  1608     1E1E                     CLC2SEL2        equ	7710	;# 
  1609     1E1F                     CLC2SEL3        equ	7711	;# 
  1610     1E20                     CLC2GLS0        equ	7712	;# 
  1611     1E21                     CLC2GLS1        equ	7713	;# 
  1612     1E22                     CLC2GLS2        equ	7714	;# 
  1613     1E23                     CLC2GLS3        equ	7715	;# 
  1614     1E24                     CLC3CON         equ	7716	;# 
  1615     1E25                     CLC3POL         equ	7717	;# 
  1616     1E26                     CLC3SEL0        equ	7718	;# 
  1617     1E27                     CLC3SEL1        equ	7719	;# 
  1618     1E28                     CLC3SEL2        equ	7720	;# 
  1619     1E29                     CLC3SEL3        equ	7721	;# 
  1620     1E2A                     CLC3GLS0        equ	7722	;# 
  1621     1E2B                     CLC3GLS1        equ	7723	;# 
  1622     1E2C                     CLC3GLS2        equ	7724	;# 
  1623     1E2D                     CLC3GLS3        equ	7725	;# 
  1624     1E2E                     CLC4CON         equ	7726	;# 
  1625     1E2F                     CLC4POL         equ	7727	;# 
  1626     1E30                     CLC4SEL0        equ	7728	;# 
  1627     1E31                     CLC4SEL1        equ	7729	;# 
  1628     1E32                     CLC4SEL2        equ	7730	;# 
  1629     1E33                     CLC4SEL3        equ	7731	;# 
  1630     1E34                     CLC4GLS0        equ	7732	;# 
  1631     1E35                     CLC4GLS1        equ	7733	;# 
  1632     1E36                     CLC4GLS2        equ	7734	;# 
  1633     1E37                     CLC4GLS3        equ	7735	;# 
  1634     1E8F                     PPSLOCK         equ	7823	;# 
  1635     1E90                     INTPPS          equ	7824	;# 
  1636     1E91                     T0CKIPPS        equ	7825	;# 
  1637     1E92                     T1CKIPPS        equ	7826	;# 
  1638     1E93                     T1GPPS          equ	7827	;# 
  1639     1E9C                     T2INPPS         equ	7836	;# 
  1640     1EA1                     CCP1PPS         equ	7841	;# 
  1641     1EA2                     CCP2PPS         equ	7842	;# 
  1642     1EB1                     CWG1PPS         equ	7857	;# 
  1643     1EBB                     CLCIN0PPS       equ	7867	;# 
  1644     1EBC                     CLCIN1PPS       equ	7868	;# 
  1645     1EBD                     CLCIN2PPS       equ	7869	;# 
  1646     1EBE                     CLCIN3PPS       equ	7870	;# 
  1647     1EC3                     ADACTPPS        equ	7875	;# 
  1648     1EC5                     SSP1CLKPPS      equ	7877	;# 
  1649     1EC6                     SSP1DATPPS      equ	7878	;# 
  1650     1EC7                     SSP1SSPPS       equ	7879	;# 
  1651     1ECB                     RX1DTPPS        equ	7883	;# 
  1652     1ECC                     TX1CKPPS        equ	7884	;# 
  1653     1F10                     RA0PPS          equ	7952	;# 
  1654     1F11                     RA1PPS          equ	7953	;# 
  1655     1F12                     RA2PPS          equ	7954	;# 
  1656     1F13                     RA3PPS          equ	7955	;# 
  1657     1F14                     RA4PPS          equ	7956	;# 
  1658     1F15                     RA5PPS          equ	7957	;# 
  1659     1F38                     ANSELA          equ	7992	;# 
  1660     1F39                     WPUA            equ	7993	;# 
  1661     1F3A                     ODCONA          equ	7994	;# 
  1662     1F3B                     SLRCONA         equ	7995	;# 
  1663     1F3C                     INLVLA          equ	7996	;# 
  1664     1F3D                     IOCAP           equ	7997	;# 
  1665     1F3E                     IOCAN           equ	7998	;# 
  1666     1F3F                     IOCAF           equ	7999	;# 
  1667     1FE4                     STATUS_SHAD     equ	8164	;# 
  1668     1FE5                     WREG_SHAD       equ	8165	;# 
  1669     1FE6                     BSR_SHAD        equ	8166	;# 
  1670     1FE7                     PCLATH_SHAD     equ	8167	;# 
  1671     1FE8                     FSR0_SHAD       equ	8168	;# 
  1672     1FE8                     FSR0L_SHAD      equ	8168	;# 
  1673     1FE9                     FSR0H_SHAD      equ	8169	;# 
  1674     1FEA                     FSR1_SHAD       equ	8170	;# 
  1675     1FEA                     FSR1L_SHAD      equ	8170	;# 
  1676     1FEB                     FSR1H_SHAD      equ	8171	;# 
  1677     1FED                     STKPTR          equ	8173	;# 
  1678     1FEE                     TOSL            equ	8174	;# 
  1679     1FEF                     TOSH            equ	8175	;# 
  1680                           
  1681 ;; Function _INT_DefaultInterruptHandler is unused but had its address taken
  1682     0000                     _INT_DefaultInterruptHandler equ	0
  1683                           
  1684 ;; Function _TMR0_Deinitialize is unused but had its address taken
  1685     0000                     _TMR0_Deinitialize equ	0
  1686                           
  1687 ;; Function _TMR0_Start is unused but had its address taken
  1688     0000                     _TMR0_Start     equ	0
  1689                           
  1690 ;; Function _TMR0_Stop is unused but had its address taken
  1691     0000                     _TMR0_Stop      equ	0
  1692                           
  1693 ;; Function _TMR0_CounterGet is unused but had its address taken
  1694     0000                     _TMR0_CounterGet equ	0
  1695                           
  1696 ;; Function _TMR0_CounterSet is unused but had its address taken
  1697     0000                     _TMR0_CounterSet equ	0
  1698                           
  1699 ;; Function _TMR0_PeriodSet is unused but had its address taken
  1700     0000                     _TMR0_PeriodSet equ	0
  1701                           
  1702 ;; Function _TMR0_PeriodGet is unused but had its address taken
  1703     0000                     _TMR0_PeriodGet equ	0
  1704                           
  1705 ;; Function _TMR0_MaxCountGet is unused but had its address taken
  1706     0000                     _TMR0_MaxCountGet equ	0
  1707                           
  1708                           	psect	stringtext1
  1709     001F                     __pstringtext1:
  1710     001F                     _MainTimer:
  1711     001F  3435               	retlw	low _TMR0_Initialize
  1712     0020  3400               	retlw	high _TMR0_Initialize
  1713     0021  3400               	retlw	0
  1714     0022  3400               	retlw	0
  1715     0023  3400               	retlw	0
  1716     0024  3400               	retlw	0
  1717     0025  3400               	retlw	0
  1718     0026  3400               	retlw	0
  1719     0027  3400               	retlw	0
  1720     0028  3400               	retlw	0
  1721     0029  3400               	retlw	0
  1722     002A  3400               	retlw	0
  1723     002B  3400               	retlw	0
  1724     002C  3400               	retlw	0
  1725     002D  3400               	retlw	0
  1726     002E  3400               	retlw	0
  1727     002F  3400               	retlw	0
  1728     0030  3400               	retlw	0
  1729     0031  34B2               	retlw	low _TMR0_OverflowCallbackRegister
  1730     0032  3400               	retlw	high _TMR0_OverflowCallbackRegister
  1731     0033  3400               	retlw	0
  1732     0034  3400               	retlw	0
  1733     0035                     __end_of_MainTimer:
  1734                           
  1735                           	psect	nvCOMMON
  1736     0070                     __pnvCOMMON:
  1737     0070                     _TMR0_OverflowCallback:
  1738     0070                     	ds	2
  1739     0072                     _INT_InterruptHandler:
  1740     0072                     	ds	2
  1741     0018                     _LATAbits       set	24
  1742     0012                     _TRISA          set	18
  1743     0018                     _LATA           set	24
  1744     000B                     _INTCONbits     set	11
  1745     059E                     _T0CON0bits     set	1438
  1746     059E                     _T0CON0         set	1438
  1747     059F                     _T0CON1         set	1439
  1748     059C                     _TMR0L          set	1436
  1749     059D                     _TMR0H          set	1437
  1750     0716                     _PIE0bits       set	1814
  1751     070C                     _PIR0bits       set	1804
  1752     0892                     _OSCTUNE        set	2194
  1753     0893                     _OSCFRQ         set	2195
  1754     0891                     _OSCEN          set	2193
  1755     088F                     _OSCCON3        set	2191
  1756     088D                     _OSCCON1        set	2189
  1757     1F3F                     _IOCAF          set	7999
  1758     1F3E                     _IOCAN          set	7998
  1759     1F3D                     _IOCAP          set	7997
  1760     1F3C                     _INLVLA         set	7996
  1761     1F3B                     _SLRCONA        set	7995
  1762     1F3A                     _ODCONA         set	7994
  1763     1F39                     _WPUA           set	7993
  1764     1F38                     _ANSELA         set	7992
  1765                           
  1766                           	psect	cinit
  1767     0019                     start_initialization:	
  1768                           ; #config settings
  1769                           
  1770     0019                     __initialization:
  1771                           
  1772                           ; Clear objects allocated to COMMON
  1773     0019  01F4               	clrf	__pbssCOMMON& (0+127)
  1774     001A  01F5               	clrf	(__pbssCOMMON+1)& (0+127)
  1775     001B  01F6               	clrf	(__pbssCOMMON+2)& (0+127)
  1776     001C                     end_of_initialization:	
  1777                           ;End of C runtime variable initialization code
  1778                           
  1779     001C                     __end_of__initialization:
  1780     001C  107E               	bcf	int$flags,0	;clear compiler interrupt flag (level 1)
  1781     001D  0140               	movlb	0
  1782     001E  284A               	ljmp	_main	;jump to C main() function
  1783                           
  1784                           	psect	bssCOMMON
  1785     0074                     __pbssCOMMON:
  1786     0074                     _tmr0PeriodCount:
  1787     0074                     	ds	2
  1788     0076                     _TimerFlag_u08:
  1789     0076                     	ds	1
  1790                           
  1791                           	psect	cstackCOMMON
  1792     0077                     __pcstackCOMMON:
  1793     0077                     ?_INT_SetInterruptHandler:
  1794     0077                     ?_TMR0_ISR:	
  1795                           ; 1 bytes @ 0x0
  1796                           
  1797     0077                     ?_PIN_MANAGER_Initialize:	
  1798                           ; 1 bytes @ 0x0
  1799                           
  1800     0077                     ?_TMR0_Initialize:	
  1801                           ; 1 bytes @ 0x0
  1802                           
  1803     0077                     ?_TMR0_OverflowCallbackRegister:	
  1804                           ; 1 bytes @ 0x0
  1805                           
  1806     0077                     ?_TMR0_DefaultOverflowCallback:	
  1807                           ; 1 bytes @ 0x0
  1808                           
  1809     0077                     ?_CLOCK_Initialize:	
  1810                           ; 1 bytes @ 0x0
  1811                           
  1812     0077                     ?_INTERRUPT_Initialize:	
  1813                           ; 1 bytes @ 0x0
  1814                           
  1815     0077                     ?_INTERRUPT_InterruptManager:	
  1816                           ; 1 bytes @ 0x0
  1817                           
  1818     0077                     ?_SYSTEM_Initialize:	
  1819                           ; 1 bytes @ 0x0
  1820                           
  1821     0077                     ?_MyTimerHandler:	
  1822                           ; 1 bytes @ 0x0
  1823                           
  1824     0077                     ?_main:	
  1825                           ; 1 bytes @ 0x0
  1826                           
  1827     0077                     INT_SetInterruptHandler@InterruptHandler:	
  1828                           ; 2 bytes @ 0x0
  1829                           
  1830     0077                     TMR0_OverflowCallbackRegister@callbackHandler:	
  1831                           ; 2 bytes @ 0x0
  1832                           
  1833     0077                     ??_TMR0_ISR:	
  1834                           ; 2 bytes @ 0x0
  1835                           
  1836     0077                     ??_PIN_MANAGER_Initialize:	
  1837                           ; 1 bytes @ 0x0
  1838                           
  1839     0077                     ??_TMR0_Initialize:	
  1840                           ; 1 bytes @ 0x0
  1841                           
  1842     0077                     ??_TMR0_DefaultOverflowCallback:	
  1843                           ; 1 bytes @ 0x0
  1844                           
  1845     0077                     ??_CLOCK_Initialize:	
  1846                           ; 1 bytes @ 0x0
  1847                           
  1848     0077                     ??_INTERRUPT_InterruptManager:	
  1849                           ; 1 bytes @ 0x0
  1850                           
  1851     0077                     ??_MyTimerHandler:	
  1852                           ; 1 bytes @ 0x0
  1853                           
  1854                           
  1855                           ; 1 bytes @ 0x0
  1856     0077                     	ds	2
  1857     0079                     ??_INT_SetInterruptHandler:
  1858     0079                     ??_TMR0_OverflowCallbackRegister:	
  1859                           ; 1 bytes @ 0x2
  1860                           
  1861     0079                     ??_INTERRUPT_Initialize:	
  1862                           ; 1 bytes @ 0x2
  1863                           
  1864     0079                     ??_SYSTEM_Initialize:	
  1865                           ; 1 bytes @ 0x2
  1866                           
  1867     0079                     ??_main:	
  1868                           ; 1 bytes @ 0x2
  1869                           
  1870                           
  1871                           	psect	maintext
  1872     004A                     __pmaintext:	
  1873                           ; 1 bytes @ 0x2
  1874 ;;
  1875 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
  1876 ;;
  1877 ;; *************** function _main *****************
  1878 ;; Defined at:
  1879 ;;		line 17 in file "main.c"
  1880 ;; Parameters:    Size  Location     Type
  1881 ;;		None
  1882 ;; Auto vars:     Size  Location     Type
  1883 ;;		None
  1884 ;; Return value:  Size  Location     Type
  1885 ;;                  2  110[None  ] int 
  1886 ;; Registers used:
  1887 ;;		wreg, status,2, status,0, pclath, cstack
  1888 ;; Tracked objects:
  1889 ;;		On entry : B3F/0
  1890 ;;		On exit  : 0/0
  1891 ;;		Unchanged: 0/0
  1892 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  1893 ;;      Params:         0       0       0       0
  1894 ;;      Locals:         0       0       0       0
  1895 ;;      Temps:          0       0       0       0
  1896 ;;      Totals:         0       0       0       0
  1897 ;;Total ram usage:        0 bytes
  1898 ;; Hardware stack levels required when called: 6
  1899 ;; This function calls:
  1900 ;;		_SYSTEM_Initialize
  1901 ;;		_TMR0_OverflowCallbackRegister
  1902 ;; This function is called by:
  1903 ;;		Startup code after reset
  1904 ;; This function uses a non-reentrant model
  1905 ;;
  1906                           
  1907     004A                     _main:	
  1908                           ;psect for function _main
  1909                           
  1910     004A                     l852:	
  1911                           ;incstack = 0
  1912                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
  1913                           
  1914                           
  1915                           ;main.c: 19:     TMR0_OverflowCallbackRegister(MyTimerHandler);
  1916     004A  3083               	movlw	low _MyTimerHandler
  1917     004B  00F7               	movwf	TMR0_OverflowCallbackRegister@callbackHandler
  1918     004C  3000               	movlw	high _MyTimerHandler
  1919     004D  00F8               	movwf	TMR0_OverflowCallbackRegister@callbackHandler+1
  1920     004E  3180  20B2  3180   	fcall	_TMR0_OverflowCallbackRegister
  1921                           
  1922                           ;main.c: 21:     SYSTEM_Initialize();
  1923     0051  3180  2092  3180   	fcall	_SYSTEM_Initialize
  1924     0054                     l854:
  1925                           
  1926                           ;main.c: 22:     (INTCONbits.GIE = 1);
  1927     0054  178B               	bsf	11,7	;volatile
  1928     0055                     l856:
  1929                           
  1930                           ;main.c: 23:     (INTCONbits.PEIE = 1);
  1931     0055  170B               	bsf	11,6	;volatile
  1932     0056                     l858:
  1933                           
  1934                           ;main.c: 25:     {;main.c: 26:       if (0 != TimerFlag_u08)
  1935     0056  0876               	movf	_TimerFlag_u08,w
  1936     0057  1903               	btfsc	3,2
  1937     0058  285A               	goto	u101
  1938     0059  285B               	goto	u100
  1939     005A                     u101:
  1940     005A  2856               	goto	l858
  1941     005B                     u100:
  1942     005B                     l860:
  1943                           
  1944                           ;main.c: 27:       {;main.c: 28:         TimerFlag_u08 = 0;
  1945     005B  01F6               	clrf	_TimerFlag_u08
  1946     005C  2856               	goto	l858
  1947     005D  2818               	ljmp	start
  1948     005E                     __end_of_main:
  1949                           
  1950                           	psect	text1
  1951     00B2                     __ptext1:	
  1952 ;; *************** function _TMR0_OverflowCallbackRegister *****************
  1953 ;; Defined at:
  1954 ;;		line 153 in file "mcc_generated_files/timer/src/tmr0.c"
  1955 ;; Parameters:    Size  Location     Type
  1956 ;;  callbackHand    2    0[COMMON] PTR FTN()void 
  1957 ;;		 -> MyTimerHandler(1), 
  1958 ;; Auto vars:     Size  Location     Type
  1959 ;;		None
  1960 ;; Return value:  Size  Location     Type
  1961 ;;                  1    wreg      void 
  1962 ;; Registers used:
  1963 ;;		wreg
  1964 ;; Tracked objects:
  1965 ;;		On entry : 0/0
  1966 ;;		On exit  : 0/0
  1967 ;;		Unchanged: 0/0
  1968 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  1969 ;;      Params:         2       0       0       0
  1970 ;;      Locals:         0       0       0       0
  1971 ;;      Temps:          0       0       0       0
  1972 ;;      Totals:         2       0       0       0
  1973 ;;Total ram usage:        2 bytes
  1974 ;; Hardware stack levels used: 1
  1975 ;; Hardware stack levels required when called: 3
  1976 ;; This function calls:
  1977 ;;		Nothing
  1978 ;; This function is called by:
  1979 ;;		_main
  1980 ;; This function uses a non-reentrant model
  1981 ;;
  1982                           
  1983     00B2                     _TMR0_OverflowCallbackRegister:	
  1984                           ;psect for function _TMR0_OverflowCallbackRegister
  1985                           
  1986     00B2                     l850:	
  1987                           ;incstack = 0
  1988                           ; Regs used in _TMR0_OverflowCallbackRegister: [wreg]
  1989                           
  1990                           
  1991                           ;mcc_generated_files/timer/src/tmr0.c: 153: void TMR0_OverflowCallbackRegister(void (* c
      +                          allbackHandler)(void));mcc_generated_files/timer/src/tmr0.c: 154: {;mcc_generated_files/
      +                          timer/src/tmr0.c: 155:     TMR0_OverflowCallback = callbackHandler;
  1992     00B2  0878               	movf	TMR0_OverflowCallbackRegister@callbackHandler+1,w
  1993     00B3  00F1               	movwf	_TMR0_OverflowCallback+1
  1994     00B4  0877               	movf	TMR0_OverflowCallbackRegister@callbackHandler,w
  1995     00B5  00F0               	movwf	_TMR0_OverflowCallback
  1996     00B6                     l191:
  1997     00B6  0008               	return
  1998     00B7                     __end_of_TMR0_OverflowCallbackRegister:
  1999                           
  2000                           	psect	text2
  2001     0092                     __ptext2:	
  2002 ;; *************** function _SYSTEM_Initialize *****************
  2003 ;; Defined at:
  2004 ;;		line 39 in file "mcc_generated_files/system/src/system.c"
  2005 ;; Parameters:    Size  Location     Type
  2006 ;;		None
  2007 ;; Auto vars:     Size  Location     Type
  2008 ;;		None
  2009 ;; Return value:  Size  Location     Type
  2010 ;;                  1    wreg      void 
  2011 ;; Registers used:
  2012 ;;		wreg, status,2, status,0, pclath, cstack
  2013 ;; Tracked objects:
  2014 ;;		On entry : 0/0
  2015 ;;		On exit  : 0/0
  2016 ;;		Unchanged: 0/0
  2017 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2018 ;;      Params:         0       0       0       0
  2019 ;;      Locals:         0       0       0       0
  2020 ;;      Temps:          0       0       0       0
  2021 ;;      Totals:         0       0       0       0
  2022 ;;Total ram usage:        0 bytes
  2023 ;; Hardware stack levels used: 1
  2024 ;; Hardware stack levels required when called: 5
  2025 ;; This function calls:
  2026 ;;		_CLOCK_Initialize
  2027 ;;		_INTERRUPT_Initialize
  2028 ;;		_PIN_MANAGER_Initialize
  2029 ;;		_TMR0_Initialize
  2030 ;; This function is called by:
  2031 ;;		_main
  2032 ;; This function uses a non-reentrant model
  2033 ;;
  2034                           
  2035     0092                     _SYSTEM_Initialize:	
  2036                           ;psect for function _SYSTEM_Initialize
  2037                           
  2038     0092                     l844:	
  2039                           ;incstack = 0
  2040                           ; Regs used in _SYSTEM_Initialize: [wreg+status,2+status,0+pclath+cstack]
  2041                           
  2042                           
  2043                           ;mcc_generated_files/system/src/system.c: 41:     CLOCK_Initialize();
  2044     0092  3180  20A9  3180   	fcall	_CLOCK_Initialize
  2045                           
  2046                           ;mcc_generated_files/system/src/system.c: 42:     PIN_MANAGER_Initialize();
  2047     0095  3180  2071  3180   	fcall	_PIN_MANAGER_Initialize
  2048     0098                     l846:
  2049                           
  2050                           ;mcc_generated_files/system/src/system.c: 43:     TMR0_Initialize();
  2051     0098  3180  2035  3180   	fcall	_TMR0_Initialize
  2052     009B                     l848:
  2053                           
  2054                           ;mcc_generated_files/system/src/system.c: 44:     INTERRUPT_Initialize();
  2055     009B  3180  209F  3180   	fcall	_INTERRUPT_Initialize
  2056     009E                     l65:
  2057     009E  0008               	return
  2058     009F                     __end_of_SYSTEM_Initialize:
  2059                           
  2060                           	psect	text3
  2061     0035                     __ptext3:	
  2062 ;; *************** function _TMR0_Initialize *****************
  2063 ;; Defined at:
  2064 ;;		line 60 in file "mcc_generated_files/timer/src/tmr0.c"
  2065 ;; Parameters:    Size  Location     Type
  2066 ;;		None
  2067 ;; Auto vars:     Size  Location     Type
  2068 ;;		None
  2069 ;; Return value:  Size  Location     Type
  2070 ;;                  1    wreg      void 
  2071 ;; Registers used:
  2072 ;;		wreg, status,2
  2073 ;; Tracked objects:
  2074 ;;		On entry : 0/0
  2075 ;;		On exit  : 0/0
  2076 ;;		Unchanged: 0/0
  2077 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2078 ;;      Params:         0       0       0       0
  2079 ;;      Locals:         0       0       0       0
  2080 ;;      Temps:          0       0       0       0
  2081 ;;      Totals:         0       0       0       0
  2082 ;;Total ram usage:        0 bytes
  2083 ;; Hardware stack levels used: 1
  2084 ;; Hardware stack levels required when called: 3
  2085 ;; This function calls:
  2086 ;;		Nothing
  2087 ;; This function is called by:
  2088 ;;		_SYSTEM_Initialize
  2089 ;; This function uses a non-reentrant model
  2090 ;;
  2091                           
  2092     0035                     _TMR0_Initialize:	
  2093                           ;psect for function _TMR0_Initialize
  2094                           
  2095     0035                     l744:	
  2096                           ;incstack = 0
  2097                           ; Regs used in _TMR0_Initialize: [wreg+status,2]
  2098                           
  2099                           
  2100                           ;mcc_generated_files/timer/src/tmr0.c: 62:     TMR0H = 0x83;
  2101     0035  3083               	movlw	131
  2102     0036  014B               	movlb	11	; select bank11
  2103     0037  009D               	movwf	29	;volatile
  2104     0038                     l746:
  2105                           
  2106                           ;mcc_generated_files/timer/src/tmr0.c: 63:     TMR0L = 0x0;
  2107     0038  019C               	clrf	28	;volatile
  2108     0039                     l748:
  2109                           
  2110                           ;mcc_generated_files/timer/src/tmr0.c: 65:     T0CON1 = (3 << 0x5)
  2111     0039  3070               	movlw	112
  2112     003A  009F               	movwf	31	;volatile
  2113     003B                     l750:
  2114                           
  2115                           ;mcc_generated_files/timer/src/tmr0.c: 69:     tmr0PeriodCount = ((uint16_t)TMR0H << 8) 
      +                          | TMR0L;
  2116     003B  081D               	movf	29,w	;volatile
  2117     003C  00F5               	movwf	_tmr0PeriodCount+1	;volatile
  2118     003D  081C               	movf	28,w	;volatile
  2119     003E  00F4               	movwf	_tmr0PeriodCount	;volatile
  2120     003F                     l752:
  2121                           
  2122                           ;mcc_generated_files/timer/src/tmr0.c: 71:     TMR0_OverflowCallback = TMR0_DefaultOverf
      +                          lowCallback;
  2123     003F  30BC               	movlw	low _TMR0_DefaultOverflowCallback
  2124     0040  00F0               	movwf	_TMR0_OverflowCallback
  2125     0041  3000               	movlw	high _TMR0_DefaultOverflowCallback
  2126     0042  00F1               	movwf	_TMR0_OverflowCallback+1
  2127     0043                     l754:
  2128                           
  2129                           ;mcc_generated_files/timer/src/tmr0.c: 73:     PIR0bits.TMR0IF = 0;
  2130     0043  014E               	movlb	14	; select bank14
  2131     0044  128C               	bcf	12,5	;volatile
  2132     0045                     l756:
  2133                           
  2134                           ;mcc_generated_files/timer/src/tmr0.c: 74:     PIE0bits.TMR0IE = 1;
  2135     0045  1696               	bsf	22,5	;volatile
  2136     0046                     l758:
  2137                           
  2138                           ;mcc_generated_files/timer/src/tmr0.c: 76:     T0CON0 = (0 << 0x0)
  2139     0046  3090               	movlw	144
  2140     0047  014B               	movlb	11	; select bank11
  2141     0048  009E               	movwf	30	;volatile
  2142     0049                     l160:
  2143     0049  0008               	return
  2144     004A                     __end_of_TMR0_Initialize:
  2145                           
  2146                           	psect	text4
  2147     0071                     __ptext4:	
  2148 ;; *************** function _PIN_MANAGER_Initialize *****************
  2149 ;; Defined at:
  2150 ;;		line 38 in file "mcc_generated_files/system/src/pins.c"
  2151 ;; Parameters:    Size  Location     Type
  2152 ;;		None
  2153 ;; Auto vars:     Size  Location     Type
  2154 ;;		None
  2155 ;; Return value:  Size  Location     Type
  2156 ;;                  1    wreg      void 
  2157 ;; Registers used:
  2158 ;;		status,2
  2159 ;; Tracked objects:
  2160 ;;		On entry : 0/0
  2161 ;;		On exit  : 0/0
  2162 ;;		Unchanged: 0/0
  2163 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2164 ;;      Params:         0       0       0       0
  2165 ;;      Locals:         0       0       0       0
  2166 ;;      Temps:          0       0       0       0
  2167 ;;      Totals:         0       0       0       0
  2168 ;;Total ram usage:        0 bytes
  2169 ;; Hardware stack levels used: 1
  2170 ;; Hardware stack levels required when called: 3
  2171 ;; This function calls:
  2172 ;;		Nothing
  2173 ;; This function is called by:
  2174 ;;		_SYSTEM_Initialize
  2175 ;; This function uses a non-reentrant model
  2176 ;;
  2177                           
  2178     0071                     _PIN_MANAGER_Initialize:	
  2179                           ;psect for function _PIN_MANAGER_Initialize
  2180                           
  2181     0071                     l732:	
  2182                           ;incstack = 0
  2183                           ; Regs used in _PIN_MANAGER_Initialize: [status,2]
  2184                           
  2185                           
  2186                           ;mcc_generated_files/system/src/pins.c: 43:     LATA = 0x0;
  2187     0071  0140               	movlb	0	; select bank0
  2188     0072  0198               	clrf	24	;volatile
  2189     0073                     l734:
  2190                           
  2191                           ;mcc_generated_files/system/src/pins.c: 48:     TRISA = 0x5;
  2192     0073  3005               	movlw	5
  2193     0074  0092               	movwf	18	;volatile
  2194     0075                     l736:
  2195                           
  2196                           ;mcc_generated_files/system/src/pins.c: 53:     ANSELA = 0x1;
  2197     0075  3001               	movlw	1
  2198     0076  017E               	movlb	62	; select bank62
  2199     0077  00B8               	movwf	56	;volatile
  2200     0078                     l738:
  2201                           
  2202                           ;mcc_generated_files/system/src/pins.c: 58:     WPUA = 0x4;
  2203     0078  3004               	movlw	4
  2204     0079  00B9               	movwf	57	;volatile
  2205                           
  2206                           ;mcc_generated_files/system/src/pins.c: 64:     ODCONA = 0x0;
  2207     007A  01BA               	clrf	58	;volatile
  2208     007B                     l740:
  2209                           
  2210                           ;mcc_generated_files/system/src/pins.c: 68:     SLRCONA = 0x37;
  2211     007B  3037               	movlw	55
  2212     007C  00BB               	movwf	59	;volatile
  2213     007D                     l742:
  2214                           
  2215                           ;mcc_generated_files/system/src/pins.c: 72:     INLVLA = 0x3F;
  2216     007D  303F               	movlw	63
  2217     007E  00BC               	movwf	60	;volatile
  2218                           
  2219                           ;mcc_generated_files/system/src/pins.c: 85:     IOCAP = 0x0;
  2220     007F  01BD               	clrf	61	;volatile
  2221                           
  2222                           ;mcc_generated_files/system/src/pins.c: 86:     IOCAN = 0x0;
  2223     0080  01BE               	clrf	62	;volatile
  2224                           
  2225                           ;mcc_generated_files/system/src/pins.c: 87:     IOCAF = 0x0;
  2226     0081  01BF               	clrf	63	;volatile
  2227     0082                     l88:
  2228     0082  0008               	return
  2229     0083                     __end_of_PIN_MANAGER_Initialize:
  2230                           
  2231                           	psect	text5
  2232     009F                     __ptext5:	
  2233 ;; *************** function _INTERRUPT_Initialize *****************
  2234 ;; Defined at:
  2235 ;;		line 40 in file "mcc_generated_files/system/src/interrupt.c"
  2236 ;; Parameters:    Size  Location     Type
  2237 ;;		None
  2238 ;; Auto vars:     Size  Location     Type
  2239 ;;		None
  2240 ;; Return value:  Size  Location     Type
  2241 ;;                  1    wreg      void 
  2242 ;; Registers used:
  2243 ;;		wreg, status,2, status,0, pclath, cstack
  2244 ;; Tracked objects:
  2245 ;;		On entry : 0/0
  2246 ;;		On exit  : 0/0
  2247 ;;		Unchanged: 0/0
  2248 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2249 ;;      Params:         0       0       0       0
  2250 ;;      Locals:         0       0       0       0
  2251 ;;      Temps:          0       0       0       0
  2252 ;;      Totals:         0       0       0       0
  2253 ;;Total ram usage:        0 bytes
  2254 ;; Hardware stack levels used: 1
  2255 ;; Hardware stack levels required when called: 4
  2256 ;; This function calls:
  2257 ;;		_INT_SetInterruptHandler
  2258 ;; This function is called by:
  2259 ;;		_SYSTEM_Initialize
  2260 ;; This function uses a non-reentrant model
  2261 ;;
  2262                           
  2263     009F                     _INTERRUPT_Initialize:	
  2264                           ;psect for function _INTERRUPT_Initialize
  2265                           
  2266     009F                     l840:	
  2267                           ;incstack = 0
  2268                           ; Regs used in _INTERRUPT_Initialize: [wreg+status,2+status,0+pclath+cstack]
  2269                           
  2270                           
  2271                           ;mcc_generated_files/system/src/interrupt.c: 43:     (PIR0bits.INTF = 0);
  2272     009F  014E               	movlb	14	; select bank14
  2273     00A0  100C               	bcf	12,0	;volatile
  2274     00A1                     l842:
  2275                           
  2276                           ;mcc_generated_files/system/src/interrupt.c: 45:     INT_SetInterruptHandler(INT_Default
      +                          InterruptHandler);
  2277     00A1  3000               	movlw	0
  2278     00A2  00F7               	movwf	INT_SetInterruptHandler@InterruptHandler
  2279     00A3  3000               	movlw	0
  2280     00A4  00F8               	movwf	INT_SetInterruptHandler@InterruptHandler+1
  2281     00A5  3180  20B7  3180   	fcall	_INT_SetInterruptHandler
  2282     00A8                     l32:
  2283     00A8  0008               	return
  2284     00A9                     __end_of_INTERRUPT_Initialize:
  2285                           
  2286                           	psect	text6
  2287     00B7                     __ptext6:	
  2288 ;; *************** function _INT_SetInterruptHandler *****************
  2289 ;; Defined at:
  2290 ;;		line 95 in file "mcc_generated_files/system/src/interrupt.c"
  2291 ;; Parameters:    Size  Location     Type
  2292 ;;  InterruptHan    2    0[COMMON] PTR FTN()void 
  2293 ;;		 -> INT_DefaultInterruptHandler(1), 
  2294 ;; Auto vars:     Size  Location     Type
  2295 ;;		None
  2296 ;; Return value:  Size  Location     Type
  2297 ;;                  1    wreg      void 
  2298 ;; Registers used:
  2299 ;;		wreg
  2300 ;; Tracked objects:
  2301 ;;		On entry : 0/0
  2302 ;;		On exit  : 0/0
  2303 ;;		Unchanged: 0/0
  2304 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2305 ;;      Params:         2       0       0       0
  2306 ;;      Locals:         0       0       0       0
  2307 ;;      Temps:          0       0       0       0
  2308 ;;      Totals:         2       0       0       0
  2309 ;;Total ram usage:        2 bytes
  2310 ;; Hardware stack levels used: 1
  2311 ;; Hardware stack levels required when called: 3
  2312 ;; This function calls:
  2313 ;;		Nothing
  2314 ;; This function is called by:
  2315 ;;		_INTERRUPT_Initialize
  2316 ;; This function uses a non-reentrant model
  2317 ;;
  2318                           
  2319     00B7                     _INT_SetInterruptHandler:	
  2320                           ;psect for function _INT_SetInterruptHandler
  2321                           
  2322     00B7                     l838:	
  2323                           ;incstack = 0
  2324                           ; Regs used in _INT_SetInterruptHandler: [wreg]
  2325                           
  2326                           
  2327                           ;mcc_generated_files/system/src/interrupt.c: 96:     INT_InterruptHandler = InterruptHan
      +                          dler;
  2328     00B7  0878               	movf	INT_SetInterruptHandler@InterruptHandler+1,w
  2329     00B8  00F3               	movwf	_INT_InterruptHandler+1
  2330     00B9  0877               	movf	INT_SetInterruptHandler@InterruptHandler,w
  2331     00BA  00F2               	movwf	_INT_InterruptHandler
  2332     00BB                     l51:
  2333     00BB  0008               	return
  2334     00BC                     __end_of_INT_SetInterruptHandler:
  2335                           
  2336                           	psect	text7
  2337     00A9                     __ptext7:	
  2338 ;; *************** function _CLOCK_Initialize *****************
  2339 ;; Defined at:
  2340 ;;		line 39 in file "mcc_generated_files/system/src/clock.c"
  2341 ;; Parameters:    Size  Location     Type
  2342 ;;		None
  2343 ;; Auto vars:     Size  Location     Type
  2344 ;;		None
  2345 ;; Return value:  Size  Location     Type
  2346 ;;                  1    wreg      void 
  2347 ;; Registers used:
  2348 ;;		status,2
  2349 ;; Tracked objects:
  2350 ;;		On entry : 0/0
  2351 ;;		On exit  : 0/0
  2352 ;;		Unchanged: 0/0
  2353 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2354 ;;      Params:         0       0       0       0
  2355 ;;      Locals:         0       0       0       0
  2356 ;;      Temps:          0       0       0       0
  2357 ;;      Totals:         0       0       0       0
  2358 ;;Total ram usage:        0 bytes
  2359 ;; Hardware stack levels used: 1
  2360 ;; Hardware stack levels required when called: 3
  2361 ;; This function calls:
  2362 ;;		Nothing
  2363 ;; This function is called by:
  2364 ;;		_SYSTEM_Initialize
  2365 ;; This function uses a non-reentrant model
  2366 ;;
  2367                           
  2368     00A9                     _CLOCK_Initialize:	
  2369                           ;psect for function _CLOCK_Initialize
  2370                           
  2371     00A9                     l722:	
  2372                           ;incstack = 0
  2373                           ; Regs used in _CLOCK_Initialize: [status,2]
  2374                           
  2375                           
  2376                           ;mcc_generated_files/system/src/clock.c: 42:     OSCCON1 = (0 << 0x0)
  2377     00A9  3060               	movlw	96
  2378     00AA  0151               	movlb	17	; select bank17
  2379     00AB  008D               	movwf	13	;volatile
  2380     00AC                     l724:
  2381                           
  2382                           ;mcc_generated_files/system/src/clock.c: 44:     OSCCON3 = (0 << 0x7);
  2383     00AC  018F               	clrf	15	;volatile
  2384                           
  2385                           ;mcc_generated_files/system/src/clock.c: 45:     OSCEN = (0 << 0x7)
  2386     00AD  0191               	clrf	17	;volatile
  2387     00AE                     l726:
  2388                           
  2389                           ;mcc_generated_files/system/src/clock.c: 50:     OSCFRQ = (6 << 0x0);
  2390     00AE  3006               	movlw	6
  2391     00AF  0093               	movwf	19	;volatile
  2392                           
  2393                           ;mcc_generated_files/system/src/clock.c: 51:     OSCTUNE = (0 << 0x0);
  2394     00B0  0192               	clrf	18	;volatile
  2395     00B1                     l13:
  2396     00B1  0008               	return
  2397     00B2                     __end_of_CLOCK_Initialize:
  2398                           
  2399                           	psect	intentry
  2400     0004                     __pintentry:	
  2401 ;; *************** function _INTERRUPT_InterruptManager *****************
  2402 ;; Defined at:
  2403 ;;		line 57 in file "mcc_generated_files/system/src/interrupt.c"
  2404 ;; Parameters:    Size  Location     Type
  2405 ;;		None
  2406 ;; Auto vars:     Size  Location     Type
  2407 ;;		None
  2408 ;; Return value:  Size  Location     Type
  2409 ;;                  1    wreg      void 
  2410 ;; Registers used:
  2411 ;;		wreg, status,2, status,0, pclath, cstack
  2412 ;; Tracked objects:
  2413 ;;		On entry : 0/0
  2414 ;;		On exit  : 0/0
  2415 ;;		Unchanged: 0/0
  2416 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2417 ;;      Params:         0       0       0       0
  2418 ;;      Locals:         0       0       0       0
  2419 ;;      Temps:          0       0       0       0
  2420 ;;      Totals:         0       0       0       0
  2421 ;;Total ram usage:        0 bytes
  2422 ;; Hardware stack levels used: 1
  2423 ;; Hardware stack levels required when called: 2
  2424 ;; This function calls:
  2425 ;;		_TMR0_ISR
  2426 ;; This function is called by:
  2427 ;;		Interrupt level 1
  2428 ;; This function uses a non-reentrant model
  2429 ;;
  2430                           
  2431     0004                     _INTERRUPT_InterruptManager:
  2432                           
  2433                           ;incstack = 0
  2434     0004  147E               	bsf	int$flags,0	;set compiler interrupt flag (level 1)
  2435                           
  2436                           ; Regs used in _INTERRUPT_InterruptManager: [wreg+status,2+status,0+pclath+cstack]
  2437     0005  3180               	pagesel	$
  2438     0006                     i1l782:
  2439                           
  2440                           ;mcc_generated_files/system/src/interrupt.c: 60:     if(INTCONbits.PEIE == 1)
  2441     0006  1F0B               	btfss	11,6	;volatile
  2442     0007  2809               	goto	u4_21
  2443     0008  280A               	goto	u4_20
  2444     0009                     u4_21:
  2445     0009  2816               	goto	i1l41
  2446     000A                     u4_20:
  2447     000A                     i1l784:
  2448                           
  2449                           ;mcc_generated_files/system/src/interrupt.c: 61:     {;mcc_generated_files/system/src/in
      +                          terrupt.c: 62:         if(PIE0bits.TMR0IE == 1 && PIR0bits.TMR0IF == 1)
  2450     000A  014E               	movlb	14	; select bank14
  2451     000B  1E96               	btfss	22,5	;volatile
  2452     000C  280E               	goto	u5_21
  2453     000D  280F               	goto	u5_20
  2454     000E                     u5_21:
  2455     000E  2816               	goto	i1l41
  2456     000F                     u5_20:
  2457     000F                     i1l786:
  2458     000F  1E8C               	btfss	12,5	;volatile
  2459     0010  2812               	goto	u6_21
  2460     0011  2813               	goto	u6_20
  2461     0012                     u6_21:
  2462     0012  2816               	goto	i1l41
  2463     0013                     u6_20:
  2464     0013                     i1l788:
  2465                           
  2466                           ;mcc_generated_files/system/src/interrupt.c: 63:         {;mcc_generated_files/system/sr
      +                          c/interrupt.c: 64:             TMR0_ISR();
  2467     0013  3180  205E  3180   	fcall	_TMR0_ISR
  2468     0016                     i1l41:	
  2469                           ;mcc_generated_files/system/src/interrupt.c: 65:         }
  2470                           
  2471     0016  107E               	bcf	int$flags,0	;clear compiler interrupt flag (level 1)
  2472     0017  0009               	retfie
  2473     0018                     __end_of_INTERRUPT_InterruptManager:
  2474                           
  2475                           	psect	text9
  2476     005E                     __ptext9:	
  2477 ;; *************** function _TMR0_ISR *****************
  2478 ;; Defined at:
  2479 ;;		line 141 in file "mcc_generated_files/timer/src/tmr0.c"
  2480 ;; Parameters:    Size  Location     Type
  2481 ;;		None
  2482 ;; Auto vars:     Size  Location     Type
  2483 ;;		None
  2484 ;; Return value:  Size  Location     Type
  2485 ;;                  1    wreg      void 
  2486 ;; Registers used:
  2487 ;;		wreg, status,2, status,0, pclath, cstack
  2488 ;; Tracked objects:
  2489 ;;		On entry : 0/0
  2490 ;;		On exit  : 0/0
  2491 ;;		Unchanged: 0/0
  2492 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2493 ;;      Params:         0       0       0       0
  2494 ;;      Locals:         0       0       0       0
  2495 ;;      Temps:          0       0       0       0
  2496 ;;      Totals:         0       0       0       0
  2497 ;;Total ram usage:        0 bytes
  2498 ;; Hardware stack levels used: 1
  2499 ;; Hardware stack levels required when called: 1
  2500 ;; This function calls:
  2501 ;;		NULL
  2502 ;;		_MyTimerHandler
  2503 ;;		_TMR0_DefaultOverflowCallback
  2504 ;; This function is called by:
  2505 ;;		_INTERRUPT_InterruptManager
  2506 ;; This function uses a non-reentrant model
  2507 ;;
  2508                           
  2509     005E                     _TMR0_ISR:	
  2510                           ;psect for function _TMR0_ISR
  2511                           
  2512     005E                     i1l764:	
  2513                           ;incstack = 0
  2514                           ; Regs used in _TMR0_ISR: [wreg+status,2+status,0+pclath+cstack]
  2515                           
  2516                           
  2517                           ;mcc_generated_files/timer/src/tmr0.c: 143:     TMR0H = (uint8_t)(tmr0PeriodCount >> 8);
  2518     005E  0875               	movf	_tmr0PeriodCount+1,w	;volatile
  2519     005F  014B               	movlb	11	; select bank11
  2520     0060  009D               	movwf	29	;volatile
  2521     0061                     i1l766:
  2522                           
  2523                           ;mcc_generated_files/timer/src/tmr0.c: 144:     TMR0L = (uint8_t)(tmr0PeriodCount);
  2524     0061  0874               	movf	_tmr0PeriodCount,w	;volatile
  2525     0062  009C               	movwf	28	;volatile
  2526     0063                     i1l768:
  2527                           
  2528                           ;mcc_generated_files/timer/src/tmr0.c: 146:     if(((void*)0) != TMR0_OverflowCallback)
  2529     0063  0870               	movf	_TMR0_OverflowCallback,w
  2530     0064  0471               	iorwf	_TMR0_OverflowCallback+1,w
  2531     0065  1903               	btfsc	3,2
  2532     0066  2868               	goto	u3_21
  2533     0067  2869               	goto	u3_20
  2534     0068                     u3_21:
  2535     0068  286E               	goto	i1l772
  2536     0069                     u3_20:
  2537     0069                     i1l770:
  2538                           
  2539                           ;mcc_generated_files/timer/src/tmr0.c: 147:     {;mcc_generated_files/timer/src/tmr0.c: 
      +                          148:         TMR0_OverflowCallback();
  2540     0069  0871               	movf	_TMR0_OverflowCallback+1,w
  2541     006A  008A               	movwf	10
  2542     006B  0870               	movf	_TMR0_OverflowCallback,w
  2543     006C  000A               	callw
  2544     006D  3180               	pagesel	$
  2545     006E                     i1l772:
  2546                           
  2547                           ;mcc_generated_files/timer/src/tmr0.c: 150:     PIR0bits.TMR0IF = 0;
  2548     006E  014E               	movlb	14	; select bank14
  2549     006F  128C               	bcf	12,5	;volatile
  2550     0070                     i1l188:
  2551     0070  0008               	return
  2552     0071                     __end_of_TMR0_ISR:
  2553                           
  2554                           	psect	text10
  2555     0083                     __ptext10:	
  2556 ;; *************** function _MyTimerHandler *****************
  2557 ;; Defined at:
  2558 ;;		line 9 in file "main.c"
  2559 ;; Parameters:    Size  Location     Type
  2560 ;;		None
  2561 ;; Auto vars:     Size  Location     Type
  2562 ;;		None
  2563 ;; Return value:  Size  Location     Type
  2564 ;;                  1    wreg      void 
  2565 ;; Registers used:
  2566 ;;		status,0
  2567 ;; Tracked objects:
  2568 ;;		On entry : 0/0
  2569 ;;		On exit  : 0/0
  2570 ;;		Unchanged: 0/0
  2571 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2572 ;;      Params:         0       0       0       0
  2573 ;;      Locals:         0       0       0       0
  2574 ;;      Temps:          0       0       0       0
  2575 ;;      Totals:         0       0       0       0
  2576 ;;Total ram usage:        0 bytes
  2577 ;; Hardware stack levels used: 1
  2578 ;; This function calls:
  2579 ;;		Nothing
  2580 ;; This function is called by:
  2581 ;;		_main
  2582 ;;		_TMR0_ISR
  2583 ;; This function uses a non-reentrant model
  2584 ;;
  2585                           
  2586     0083                     _MyTimerHandler:	
  2587                           ;psect for function _MyTimerHandler
  2588                           
  2589     0083                     i1l760:	
  2590                           ;incstack = 0
  2591                           ; Regs used in _MyTimerHandler: [status,0]
  2592                           
  2593                           
  2594                           ;main.c: 11:   TimerFlag_u08 = 1;
  2595     0083  3001               	movlw	1
  2596     0084  00F6               	movwf	_TimerFlag_u08
  2597     0085                     i1l762:
  2598     0085  1003               	clrc
  2599     0086  0140               	movlb	0	; select bank0
  2600     0087  1C98               	btfss	24,1	;volatile
  2601     0088  1403               	setc
  2602     0089  1803               	btfsc	3,0
  2603     008A  288C               	goto	u1_21
  2604     008B  288F               	goto	u1_20
  2605     008C                     u1_21:
  2606     008C  0140               	movlb	0	; select bank0
  2607     008D  1498               	bsf	24,1	;volatile
  2608     008E  2891               	goto	u2_24
  2609     008F                     u1_20:
  2610     008F  0140               	movlb	0	; select bank0
  2611     0090  1098               	bcf	24,1	;volatile
  2612     0091                     u2_24:
  2613     0091                     i1l106:
  2614     0091  0008               	return
  2615     0092                     __end_of_MyTimerHandler:
  2616                           
  2617                           	psect	text11
  2618     00BC                     __ptext11:	
  2619 ;; *************** function _TMR0_DefaultOverflowCallback *****************
  2620 ;; Defined at:
  2621 ;;		line 158 in file "mcc_generated_files/timer/src/tmr0.c"
  2622 ;; Parameters:    Size  Location     Type
  2623 ;;		None
  2624 ;; Auto vars:     Size  Location     Type
  2625 ;;		None
  2626 ;; Return value:  Size  Location     Type
  2627 ;;                  1    wreg      void 
  2628 ;; Registers used:
  2629 ;;		None
  2630 ;; Tracked objects:
  2631 ;;		On entry : 0/0
  2632 ;;		On exit  : 0/0
  2633 ;;		Unchanged: 0/0
  2634 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2
  2635 ;;      Params:         0       0       0       0
  2636 ;;      Locals:         0       0       0       0
  2637 ;;      Temps:          0       0       0       0
  2638 ;;      Totals:         0       0       0       0
  2639 ;;Total ram usage:        0 bytes
  2640 ;; Hardware stack levels used: 1
  2641 ;; This function calls:
  2642 ;;		Nothing
  2643 ;; This function is called by:
  2644 ;;		_TMR0_Initialize
  2645 ;;		_TMR0_ISR
  2646 ;; This function uses a non-reentrant model
  2647 ;;
  2648                           
  2649     00BC                     _TMR0_DefaultOverflowCallback:	
  2650                           ;psect for function _TMR0_DefaultOverflowCallback
  2651                           
  2652     00BC                     i1l194:	
  2653                           ;incstack = 0
  2654                           ; Regs used in _TMR0_DefaultOverflowCallback: []
  2655                           
  2656     00BC  0008               	return
  2657     00BD                     __end_of_TMR0_DefaultOverflowCallback:
  2658     0000                     ___latbits      equ	0
  2659     007E                     btemp           set	126	;btemp
  2660     007E                     int$flags       set	126
  2661     007E                     wtemp0          set	126
  2662                           
  2663                           	psect	config
  2664                           
  2665                           ;Config register CONFIG1 @ 0x8007
  2666                           ;	External Oscillator mode selection bits
  2667                           ;	FEXTOSC = ECH, EC above 8MHz; PFM set to high power
  2668                           ;	Power-up default value for COSC bits
  2669                           ;	RSTOSC = HFINT32, HFINTOSC with OSCFRQ= 32 MHz and CDIV = 1:1
  2670                           ;	Clock Out Enable bit
  2671                           ;	CLKOUTEN = OFF, CLKOUT function is disabled; i/o or oscillator function on OSC2
  2672                           ;	Clock Switch Enable bit
  2673                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
  2674                           ;	Fail-Safe Clock Monitor Enable bit
  2675                           ;	FCMEN = ON, FSCM timer enabled
  2676     8007                     	org	32775
  2677     8007  3F8F               	dw	16271
  2678                           
  2679                           ;Config register CONFIG2 @ 0x8008
  2680                           ;	Master Clear Enable bit
  2681                           ;	MCLRE = ON, MCLR pin is Master Clear function
  2682                           ;	Power-up Timer Enable bit
  2683                           ;	PWRTE = 0x1, unprogrammed default
  2684                           ;	Low-Power BOR enable bit
  2685                           ;	LPBOREN = OFF, ULPBOR disabled
  2686                           ;	Brown-out reset enable bits
  2687                           ;	BOREN = ON, Brown-out Reset Enabled, SBOREN bit is ignored
  2688                           ;	Brown-out Reset Voltage Selection
  2689                           ;	BORV = LO, Brown-out Reset Voltage (VBOR) set to 1.9V on LF, and 2.45V on F Devices
  2690                           ;	Zero-cross detect disable
  2691                           ;	ZCD = OFF, Zero-cross detect circuit is disabled at POR.
  2692                           ;	Peripheral Pin Select one-way control
  2693                           ;	PPS1WAY = ON, The PPSLOCK bit can be cleared and set only once in software
  2694                           ;	Stack Overflow/Underflow Reset Enable bit
  2695                           ;	STVREN = ON, Stack Overflow or Underflow will cause a reset
  2696     8008                     	org	32776
  2697     8008  3FFF               	dw	16383
  2698                           
  2699                           ;Config register CONFIG3 @ 0x8009
  2700                           ;	WDT Period Select bits
  2701                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
  2702                           ;	WDT operating mode
  2703                           ;	WDTE = OFF, WDT Disabled, SWDTEN is ignored
  2704                           ;	WDT Window Select bits
  2705                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
  2706                           ;	WDT input clock selector
  2707                           ;	WDTCCS = SC, Software Control
  2708     8009                     	org	32777
  2709     8009  3F9F               	dw	16287
  2710                           
  2711                           ;Config register CONFIG4 @ 0x800A
  2712                           ;	Boot Block Size Selection bits
  2713                           ;	BBSIZE = BB512, 512 words boot block size
  2714                           ;	Boot Block Enable bit
  2715                           ;	BBEN = OFF, Boot Block disabled
  2716                           ;	SAF Enable bit
  2717                           ;	SAFEN = OFF, SAF disabled
  2718                           ;	Application Block Write Protection bit
  2719                           ;	WRTAPP = OFF, Application Block not write protected
  2720                           ;	Boot Block Write Protection bit
  2721                           ;	WRTB = OFF, Boot Block not write protected
  2722                           ;	Configuration Register Write Protection bit
  2723                           ;	WRTC = OFF, Configuration Register not write protected
  2724                           ;	Storage Area Flash Write Protection bit
  2725                           ;	WRTSAF = OFF, SAF not write protected
  2726                           ;	Low Voltage Programming Enable bit
  2727                           ;	LVP = ON, Low Voltage programming enabled. MCLR/Vpp pin function is MCLR.
  2728     800A                     	org	32778
  2729     800A  3FFF               	dw	16383
  2730                           
  2731                           ;Config register CONFIG5 @ 0x800B
  2732                           ;	UserNVM Program memory code protection bit
  2733                           ;	CP = OFF, UserNVM code protection disabled
  2734     800B                     	org	32779
  2735     800B  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    22
    Data        0
    BSS         3
    Persistent  36
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       9
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0

Pointer List with Targets:

    INT_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT_DefaultInterruptHandler(), NULL(), 

    INT_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT_DefaultInterruptHandler(), 

    MainTimer$CounterGet	PTR FTN()unsigned long  size(2) Largest target is 4
		 -> TMR0_CounterGet(), 

    MainTimer$CounterSet	PTR FTN(unsigned long ,)void  size(2) Largest target is 1
		 -> TMR0_CounterSet(), 

    MainTimer$Deinitialize	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Deinitialize(), 

    MainTimer$Initialize	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Initialize(), 

    MainTimer$MaxCountGet	PTR FTN()unsigned long  size(2) Largest target is 4
		 -> TMR0_MaxCountGet(), 

    MainTimer$PeriodGet	PTR FTN()unsigned long  size(2) Largest target is 4
		 -> TMR0_PeriodGet(), 

    MainTimer$PeriodSet	PTR FTN(unsigned long ,)void  size(2) Largest target is 1
		 -> TMR0_PeriodSet(), 

    MainTimer$Start	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Start(), 

    MainTimer$Stop	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Stop(), 

    MainTimer$Tasks	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    MainTimer$TimeoutCallbackRegister	PTR FTN(PTR FTN()void ,)void  size(2) Largest target is 1
		 -> TMR0_OverflowCallbackRegister(), 

    S201$9$0	PTR FTN()void  size(2) Largest target is 1
		 -> MyTimerHandler(), 

    S201TIMER_INTERFACE$CounterGet	PTR FTN()unsigned long  size(2) Largest target is 4
		 -> TMR0_CounterGet(), 

    S201TIMER_INTERFACE$CounterSet	PTR FTN(unsigned long ,)void  size(2) Largest target is 1
		 -> TMR0_CounterSet(), 

    S201TIMER_INTERFACE$Deinitialize	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Deinitialize(), 

    S201TIMER_INTERFACE$Initialize	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Initialize(), 

    S201TIMER_INTERFACE$MaxCountGet	PTR FTN()unsigned long  size(2) Largest target is 4
		 -> TMR0_MaxCountGet(), 

    S201TIMER_INTERFACE$PeriodGet	PTR FTN()unsigned long  size(2) Largest target is 4
		 -> TMR0_PeriodGet(), 

    S201TIMER_INTERFACE$PeriodSet	PTR FTN(unsigned long ,)void  size(2) Largest target is 1
		 -> TMR0_PeriodSet(), 

    S201TIMER_INTERFACE$Start	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Start(), 

    S201TIMER_INTERFACE$Stop	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_Stop(), 

    S201TIMER_INTERFACE$Tasks	PTR FTN()void  size(2) Largest target is 1
		 -> NULL(), 

    S201TIMER_INTERFACE$TimeoutCallbackRegister	PTR FTN(PTR FTN()void ,)void  size(2) Largest target is 1
		 -> TMR0_OverflowCallbackRegister(), 

    TMR0_OverflowCallback	PTR FTN()void  size(2) Largest target is 1
		 -> MyTimerHandler(), TMR0_DefaultOverflowCallback(), NULL(), 

    TMR0_OverflowCallbackRegister@callbackHandler	PTR FTN()void  size(2) Largest target is 1
		 -> MyTimerHandler(), 


Critical Paths under _main in COMMON

    _main->_TMR0_OverflowCallbackRegister
    _INTERRUPT_Initialize->_INT_SetInterruptHandler

Critical Paths under _INTERRUPT_InterruptManager in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _INTERRUPT_InterruptManager in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _INTERRUPT_InterruptManager in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _INTERRUPT_InterruptManager in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      46
                  _SYSTEM_Initialize
      _TMR0_OverflowCallbackRegister
 ---------------------------------------------------------------------------------
 (1) _TMR0_OverflowCallbackRegister                        2     0      2      23
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0      23
                   _CLOCK_Initialize
               _INTERRUPT_Initialize
             _PIN_MANAGER_Initialize
                    _TMR0_Initialize
 ---------------------------------------------------------------------------------
 (2) _TMR0_Initialize                                      0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _INTERRUPT_Initialize                                 0     0      0      23
            _INT_SetInterruptHandler
 ---------------------------------------------------------------------------------
 (3) _INT_SetInterruptHandler                              2     0      2      23
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 (2) _CLOCK_Initialize                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (4) _INTERRUPT_InterruptManager                           0     0      0       0
                           _TMR0_ISR
 ---------------------------------------------------------------------------------
 (5) _TMR0_ISR                                             0     0      0       0
                                NULL *
                     _MyTimerHandler *
       _TMR0_DefaultOverflowCallback *
 ---------------------------------------------------------------------------------
 (6) _TMR0_DefaultOverflowCallback                         0     0      0       0
 ---------------------------------------------------------------------------------
 (6) _MyTimerHandler                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (6) NULL(Fake)                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _CLOCK_Initialize
     _INTERRUPT_Initialize
       _INT_SetInterruptHandler
     _PIN_MANAGER_Initialize
     _TMR0_Initialize
   _TMR0_OverflowCallbackRegister

 _INTERRUPT_InterruptManager (ROOT)
   _TMR0_ISR
     NULL(Fake) *
     _MyTimerHandler *
     _TMR0_DefaultOverflowCallback *

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BIGRAM             240      0       0      0.0%
COMMON              14      2       9     64.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       9      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Wed May 07 20:15:49 2025

                                          l13 00B1                                            l32 00A8  
                                          l51 00BB                                            l65 009E  
                                          l88 0082                                           l160 0049  
                                         l191 00B6                                           l722 00A9  
                                         l724 00AC                                           l740 007B  
                                         l732 0071                                           l726 00AE  
                                         l742 007D                                           l734 0073  
                                         l750 003B                                           l840 009F  
                                         l736 0075                                           l752 003F  
                                         l744 0035                                           l842 00A1  
                                         l738 0078                                           l754 0043  
                                         l746 0038                                           l850 00B2  
                                         l756 0045                                           l748 0039  
                                         l844 0092                                           l860 005B  
                                         l852 004A                                           l838 00B7  
                                         l758 0046                                           l846 0098  
                                         l854 0054                                           l848 009B  
                                         l856 0055                                           l858 0056  
                                         u100 005B                                           u101 005A  
                                        _LATA 0018                                          i1l41 0016  
                                        _WPUA 1F39                                          u1_20 008F  
                                        u1_21 008C                                          u2_24 0091  
                                        u3_20 0069                                          u3_21 0068  
                                        u4_20 000A                                          u4_21 0009  
                                        u5_20 000F                                          u5_21 000E  
                                        u6_20 0013                                          u6_21 0012  
                                        _main 004A                                          btemp 007E  
                 _INT_DefaultInterruptHandler 0000                                          start 0018  
             __end_of_INT_SetInterruptHandler 00BC                       __end_of_TMR0_Initialize 004A  
                                       ?_main 0077                                         _IOCAF 1F3F  
                                       _IOCAN 1F3E                                         _IOCAP 1F3D  
                                       i1l106 0091                                         i1l194 00BC  
                                       i1l188 0070                                         i1l760 0083  
                                       i1l762 0085                                         i1l770 0069  
                                       i1l772 006E                                         i1l764 005E  
                                       i1l766 0061                                         i1l782 0006  
                                       i1l768 0063                                         i1l784 000A  
                                       i1l786 000F                                         i1l788 0013  
                                       _OSCEN 0891                                         _TMR0H 059D  
                                       _TMR0L 059C                                         _TRISA 0012  
                            __end_of_TMR0_ISR 0071                                         pclath 000A  
                             _tmr0PeriodCount 0074                                         status 0003  
                                       wtemp0 007E                              ??_MyTimerHandler 0077  
                             __initialization 0019                                  __end_of_main 005E  
                 ?_INTERRUPT_InterruptManager 0077                                        ??_main 0079  
TMR0_OverflowCallbackRegister@callbackHandler 0077                                        _ANSELA 1F38  
                                      _T0CON0 059E                                        _T0CON1 059F  
                                      _ODCONA 1F3A                                        _INLVLA 1F3C  
                                      _OSCFRQ 0893                              ?_TMR0_Initialize 0077  
                           ?_CLOCK_Initialize 0077                            ??_CLOCK_Initialize 0077  
     INT_SetInterruptHandler@InterruptHandler 0077                             _SYSTEM_Initialize 0092  
                     __end_of__initialization 001C                            ?_SYSTEM_Initialize 0077  
                              __pcstackCOMMON 0077                           ??_SYSTEM_Initialize 0079  
                                   ?_TMR0_ISR 0077                             __end_of_MainTimer 0035  
                   __end_of_SYSTEM_Initialize 009F                         _TMR0_OverflowCallback 0070  
                                  __pnvCOMMON 0070                                    __pmaintext 004A  
                                  ??_TMR0_ISR 0077                                    __pintentry 0004  
                                     _OSCCON1 088D                                       _OSCCON3 088F  
                                     _OSCTUNE 0892                                       _SLRCONA 1F3B  
                                     __ptext1 00B2                                       __ptext2 0092  
                                     __ptext3 0035                                       __ptext4 0071  
                                     __ptext5 009F                                       __ptext6 00B7  
                                     __ptext7 00A9                                       __ptext9 005E  
                    ??_PIN_MANAGER_Initialize 0077                       _INT_SetInterruptHandler 00B7  
                        end_of_initialization 001C                                     _TMR0_Stop 0000  
       __end_of_TMR0_OverflowCallbackRegister 00B7                 _TMR0_OverflowCallbackRegister 00B2  
                              _TMR0_PeriodGet 0000                                _TMR0_PeriodSet 0000  
                           _TMR0_Deinitialize 0000          __end_of_TMR0_DefaultOverflowCallback 00BD  
                _TMR0_DefaultOverflowCallback 00BC                  __end_of_INTERRUPT_Initialize 00A9  
                                   _MainTimer 001F                     ??_INT_SetInterruptHandler 0079  
                         start_initialization 0019                 ?_TMR0_DefaultOverflowCallback 0077  
                                 __pbssCOMMON 0074                                     ___latbits 0000  
              ?_TMR0_OverflowCallbackRegister 0077                                 _TimerFlag_u08 0076  
                      _PIN_MANAGER_Initialize 0071                  ??_INTERRUPT_InterruptManager 0077  
                        _INTERRUPT_Initialize 009F                              _CLOCK_Initialize 00A9  
                           ??_TMR0_Initialize 0077                                      _LATAbits 0018  
                                    _PIE0bits 0716                                      _PIR0bits 070C  
                                    _TMR0_ISR 005E                ??_TMR0_DefaultOverflowCallback 0077  
                              _MyTimerHandler 0083                         ?_INTERRUPT_Initialize 0077  
                      __end_of_MyTimerHandler 0092                                    _T0CON0bits 059E  
                                    __ptext10 0083                                      __ptext11 00BC  
                            _TMR0_MaxCountGet 0000                               ?_MyTimerHandler 0077  
                                    int$flags 007E            __end_of_INTERRUPT_InterruptManager 0018  
                  _INTERRUPT_InterruptManager 0004                                    _INTCONbits 000B  
                        _INT_InterruptHandler 0072                        ??_INTERRUPT_Initialize 0079  
                                    intlevel1 0000                       ?_PIN_MANAGER_Initialize 0077  
             ??_TMR0_OverflowCallbackRegister 0079                               _TMR0_CounterGet 0000  
                             _TMR0_CounterSet 0000                      ?_INT_SetInterruptHandler 0077  
                    __end_of_CLOCK_Initialize 00B2                                 __pstringtext1 001F  
                             _TMR0_Initialize 0035                                    _TMR0_Start 0000  
              __end_of_PIN_MANAGER_Initialize 0083  
