#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Oct 06 18:56:29 2019
# Process ID: 26096
# Log file: E:/ECE433/ECE433/Lab5/planAhead_run_2/planAhead.log
# Journal file: E:/ECE433/ECE433/Lab5/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1740 day(s)
INFO: [Device 21-36] Loading parts and site information from E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/ECE433/ECE433/Lab5/pa.fromNetlist.tcl
# create_project -name Lab5 -dir "E:/ECE433/ECE433/Lab5/planAhead_run_2" -part xc6slx16csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "E:/ECE433/ECE433/Lab5/StopwatchForLab5.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {E:/ECE433/ECE433/Lab5} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ClockModule2019.ucf" [current_fileset -constrset]
Adding file 'E:/ECE433/ECE433/Lab5/ClockModule2019.ucf' to fileset 'constrs_1'
# add_files [list {ClockModule2019.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16csg324-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design StopwatchForLab5.ngc ...
WARNING:NetListWriters:298 - No output is written to StopwatchForLab5.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   StopwatchUnit/Controller/ControlDevice/Debouncer/Timer/count<10 : 0> on block
   StopwatchForLab5 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   StopwatchUnit/Digit2Counter/counter/NextQ<3 : 1> on block StopwatchForLab5 is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file StopwatchForLab5.edif ...
ngc2edif: Total memory usage is 80836 kilobytes

Parsing EDIF File [./planAhead_run_2/Lab5.data/cache/StopwatchForLab5_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/Lab5.data/cache/StopwatchForLab5_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[0]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[1]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[2]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:11]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[3]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:12]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[4]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:13]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[5]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:14]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[6]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:15]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[7]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:16]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[0]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:18]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[1]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:19]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[2]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:20]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[3]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:21]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[0]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:23]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[1]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:24]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[2]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:25]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[3]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:26]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[4]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:27]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[5]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:28]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[6]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:29]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Display[7]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:30]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[0]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:31]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[1]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:32]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[2]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:33]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'Transistors[3]' [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf:34]
Finished Parsing UCF File [E:/ECE433/ECE433/Lab5/ClockModule2019.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 871247cb
link_design: Time (s): elapsed = 00:00:11 . Memory (MB): peak = 553.840 ; gain = 126.391
startgroup
set_property package_pin T17 [get_ports {DisplayCode[0]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {DisplayCode[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {DisplayCode[2]}]
endgroup
set_property package_pin "" [get_ports [list  {DisplayCode[4]}]]
startgroup
set_property package_pin U18 [get_ports {DisplayCode[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {DisplayCode[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {DisplayCode[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {DisplayCode[6]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {DisplayCode[7]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[7]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[6]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[4]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[5]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[2]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {DisplayCode[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {Transistor[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {Transistor[3]} {Transistor[2]} {Transistor[1]} {Transistor[0]}]]
startgroup
set_property package_pin P17 [get_ports {Transistor[3]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {Transistor[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {Transistor[1]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {Transistor[0]}]
endgroup
startgroup
set_property package_pin V10 [get_ports Clock]
endgroup
startgroup
set_property package_pin C9 [get_ports Reset]
endgroup
startgroup
set_property package_pin A8 [get_ports ControlButton]
endgroup
save_constraints
startgroup
set_property package_pin T5 [get_ports Select]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/ECE433/ECE433/Lab5\planAhead_pid26096.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 06 19:01:14 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
