$date
  Fri Mar 27 23:32:43 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module andn_tb $end
$var reg 4 ! a[3:0] $end
$var reg 1 " y $end
$scope module dtu $end
$var reg 4 # a[3:0] $end
$var reg 1 $ y $end
$var reg 4 % x[3:0] $end
$scope module gen(1) $end
$upscope $end
$scope module gen(2) $end
$upscope $end
$scope module gen(3) $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
0"
b0000 #
0$
b0000 %
#10000000
b0010 !
b0010 #
#20000000
b0100 !
b0100 #
#30000000
b0110 !
b0110 #
#40000000
b1111 !
1"
b1111 #
1$
b1111 %
#50000000
