
Testing_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009324  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  080094b4  080094b4  0000a4b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009778  08009778  0000b074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009778  08009778  0000a778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009780  08009780  0000b074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009780  08009780  0000a780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009784  08009784  0000a784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08009788  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003070  20000074  080097fc  0000b074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200030e4  080097fc  0000b0e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000191ca  00000000  00000000  0000b0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a04  00000000  00000000  0002426e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00027c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001073  00000000  00000000  000291b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000299e7  00000000  00000000  0002a22b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a46  00000000  00000000  00053c12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6f84  00000000  00000000  0006d658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001645dc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f00  00000000  00000000  00164620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0016a520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800949c 	.word	0x0800949c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800949c 	.word	0x0800949c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80005a0:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <MX_FREERTOS_Init+0x18>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	4804      	ldr	r0, [pc, #16]	@ (80005b8 <MX_FREERTOS_Init+0x1c>)
 80005a6:	f004 fb85 	bl	8004cb4 <osThreadNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a03      	ldr	r2, [pc, #12]	@ (80005bc <MX_FREERTOS_Init+0x20>)
 80005ae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	08009608 	.word	0x08009608
 80005b8:	080005c1 	.word	0x080005c1
 80005bc:	20000090 	.word	0x20000090

080005c0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005c8:	2001      	movs	r0, #1
 80005ca:	f004 fc05 	bl	8004dd8 <osDelay>
 80005ce:	e7fb      	b.n	80005c8 <StartDefaultTask+0x8>

080005d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b08a      	sub	sp, #40	@ 0x28
 80005d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d6:	f107 0314 	add.w	r3, r7, #20
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
 80005de:	605a      	str	r2, [r3, #4]
 80005e0:	609a      	str	r2, [r3, #8]
 80005e2:	60da      	str	r2, [r3, #12]
 80005e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e6:	4b45      	ldr	r3, [pc, #276]	@ (80006fc <MX_GPIO_Init+0x12c>)
 80005e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ea:	4a44      	ldr	r2, [pc, #272]	@ (80006fc <MX_GPIO_Init+0x12c>)
 80005ec:	f043 0304 	orr.w	r3, r3, #4
 80005f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005f2:	4b42      	ldr	r3, [pc, #264]	@ (80006fc <MX_GPIO_Init+0x12c>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f6:	f003 0304 	and.w	r3, r3, #4
 80005fa:	613b      	str	r3, [r7, #16]
 80005fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005fe:	4b3f      	ldr	r3, [pc, #252]	@ (80006fc <MX_GPIO_Init+0x12c>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000602:	4a3e      	ldr	r2, [pc, #248]	@ (80006fc <MX_GPIO_Init+0x12c>)
 8000604:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000608:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800060a:	4b3c      	ldr	r3, [pc, #240]	@ (80006fc <MX_GPIO_Init+0x12c>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800060e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000612:	60fb      	str	r3, [r7, #12]
 8000614:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b39      	ldr	r3, [pc, #228]	@ (80006fc <MX_GPIO_Init+0x12c>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061a:	4a38      	ldr	r2, [pc, #224]	@ (80006fc <MX_GPIO_Init+0x12c>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000622:	4b36      	ldr	r3, [pc, #216]	@ (80006fc <MX_GPIO_Init+0x12c>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062e:	4b33      	ldr	r3, [pc, #204]	@ (80006fc <MX_GPIO_Init+0x12c>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000632:	4a32      	ldr	r2, [pc, #200]	@ (80006fc <MX_GPIO_Init+0x12c>)
 8000634:	f043 0302 	orr.w	r3, r3, #2
 8000638:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800063a:	4b30      	ldr	r3, [pc, #192]	@ (80006fc <MX_GPIO_Init+0x12c>)
 800063c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063e:	f003 0302 	and.w	r3, r3, #2
 8000642:	607b      	str	r3, [r7, #4]
 8000644:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 800064c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000650:	f001 fba0 	bl	8001d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	2110      	movs	r1, #16
 8000658:	4829      	ldr	r0, [pc, #164]	@ (8000700 <MX_GPIO_Init+0x130>)
 800065a:	f001 fb9b 	bl	8001d94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800065e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000664:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	4619      	mov	r1, r3
 8000674:	4823      	ldr	r0, [pc, #140]	@ (8000704 <MX_GPIO_Init+0x134>)
 8000676:	f001 f8ef 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : External_Button_Pin */
  GPIO_InitStruct.Pin = External_Button_Pin;
 800067a:	2301      	movs	r3, #1
 800067c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800067e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000682:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000684:	2301      	movs	r3, #1
 8000686:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(External_Button_GPIO_Port, &GPIO_InitStruct);
 8000688:	f107 0314 	add.w	r3, r7, #20
 800068c:	4619      	mov	r1, r3
 800068e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000692:	f001 f8e1 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000696:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a0:	2300      	movs	r3, #0
 80006a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a4:	2300      	movs	r3, #0
 80006a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b2:	f001 f8d1 	bl	8001858 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_PIN_Pin */
  GPIO_InitStruct.Pin = BUZZER_PIN_Pin;
 80006b6:	2310      	movs	r3, #16
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c2:	2300      	movs	r3, #0
 80006c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_PIN_GPIO_Port, &GPIO_InitStruct);
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	4619      	mov	r1, r3
 80006cc:	480c      	ldr	r0, [pc, #48]	@ (8000700 <MX_GPIO_Init+0x130>)
 80006ce:	f001 f8c3 	bl	8001858 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 11, 0);
 80006d2:	2200      	movs	r2, #0
 80006d4:	210b      	movs	r1, #11
 80006d6:	2006      	movs	r0, #6
 80006d8:	f001 f887 	bl	80017ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80006dc:	2006      	movs	r0, #6
 80006de:	f001 f8a0 	bl	8001822 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2105      	movs	r1, #5
 80006e6:	2028      	movs	r0, #40	@ 0x28
 80006e8:	f001 f87f 	bl	80017ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006ec:	2028      	movs	r0, #40	@ 0x28
 80006ee:	f001 f898 	bl	8001822 <HAL_NVIC_EnableIRQ>

}
 80006f2:	bf00      	nop
 80006f4:	3728      	adds	r7, #40	@ 0x28
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40021000 	.word	0x40021000
 8000700:	48000400 	.word	0x48000400
 8000704:	48000800 	.word	0x48000800

08000708 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800070c:	4b1b      	ldr	r3, [pc, #108]	@ (800077c <MX_I2C1_Init+0x74>)
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <MX_I2C1_Init+0x78>)
 8000710:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000712:	4b1a      	ldr	r3, [pc, #104]	@ (800077c <MX_I2C1_Init+0x74>)
 8000714:	4a1b      	ldr	r2, [pc, #108]	@ (8000784 <MX_I2C1_Init+0x7c>)
 8000716:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000718:	4b18      	ldr	r3, [pc, #96]	@ (800077c <MX_I2C1_Init+0x74>)
 800071a:	2200      	movs	r2, #0
 800071c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800071e:	4b17      	ldr	r3, [pc, #92]	@ (800077c <MX_I2C1_Init+0x74>)
 8000720:	2201      	movs	r2, #1
 8000722:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000724:	4b15      	ldr	r3, [pc, #84]	@ (800077c <MX_I2C1_Init+0x74>)
 8000726:	2200      	movs	r2, #0
 8000728:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800072a:	4b14      	ldr	r3, [pc, #80]	@ (800077c <MX_I2C1_Init+0x74>)
 800072c:	2200      	movs	r2, #0
 800072e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000730:	4b12      	ldr	r3, [pc, #72]	@ (800077c <MX_I2C1_Init+0x74>)
 8000732:	2200      	movs	r2, #0
 8000734:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000736:	4b11      	ldr	r3, [pc, #68]	@ (800077c <MX_I2C1_Init+0x74>)
 8000738:	2200      	movs	r2, #0
 800073a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800073c:	4b0f      	ldr	r3, [pc, #60]	@ (800077c <MX_I2C1_Init+0x74>)
 800073e:	2200      	movs	r2, #0
 8000740:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000742:	480e      	ldr	r0, [pc, #56]	@ (800077c <MX_I2C1_Init+0x74>)
 8000744:	f001 fb56 	bl	8001df4 <HAL_I2C_Init>
 8000748:	4603      	mov	r3, r0
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800074e:	f000 fd41 	bl	80011d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000752:	2100      	movs	r1, #0
 8000754:	4809      	ldr	r0, [pc, #36]	@ (800077c <MX_I2C1_Init+0x74>)
 8000756:	f002 f8cb 	bl	80028f0 <HAL_I2CEx_ConfigAnalogFilter>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000760:	f000 fd38 	bl	80011d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000764:	2100      	movs	r1, #0
 8000766:	4805      	ldr	r0, [pc, #20]	@ (800077c <MX_I2C1_Init+0x74>)
 8000768:	f002 f90d 	bl	8002986 <HAL_I2CEx_ConfigDigitalFilter>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000772:	f000 fd2f 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000776:	bf00      	nop
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	20000094 	.word	0x20000094
 8000780:	40005400 	.word	0x40005400
 8000784:	10d19ce4 	.word	0x10d19ce4

08000788 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800078c:	4b1b      	ldr	r3, [pc, #108]	@ (80007fc <MX_I2C2_Init+0x74>)
 800078e:	4a1c      	ldr	r2, [pc, #112]	@ (8000800 <MX_I2C2_Init+0x78>)
 8000790:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000792:	4b1a      	ldr	r3, [pc, #104]	@ (80007fc <MX_I2C2_Init+0x74>)
 8000794:	4a1b      	ldr	r2, [pc, #108]	@ (8000804 <MX_I2C2_Init+0x7c>)
 8000796:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000798:	4b18      	ldr	r3, [pc, #96]	@ (80007fc <MX_I2C2_Init+0x74>)
 800079a:	2200      	movs	r2, #0
 800079c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800079e:	4b17      	ldr	r3, [pc, #92]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007a0:	2201      	movs	r2, #1
 80007a2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a4:	4b15      	ldr	r3, [pc, #84]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80007aa:	4b14      	ldr	r3, [pc, #80]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007b6:	4b11      	ldr	r3, [pc, #68]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007be:	2200      	movs	r2, #0
 80007c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80007c2:	480e      	ldr	r0, [pc, #56]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007c4:	f001 fb16 	bl	8001df4 <HAL_I2C_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80007ce:	f000 fd01 	bl	80011d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007d2:	2100      	movs	r1, #0
 80007d4:	4809      	ldr	r0, [pc, #36]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007d6:	f002 f88b 	bl	80028f0 <HAL_I2CEx_ConfigAnalogFilter>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80007e0:	f000 fcf8 	bl	80011d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007e4:	2100      	movs	r1, #0
 80007e6:	4805      	ldr	r0, [pc, #20]	@ (80007fc <MX_I2C2_Init+0x74>)
 80007e8:	f002 f8cd 	bl	8002986 <HAL_I2CEx_ConfigDigitalFilter>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80007f2:	f000 fcef 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	200000e8 	.word	0x200000e8
 8000800:	40005800 	.word	0x40005800
 8000804:	10d19ce4 	.word	0x10d19ce4

08000808 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800080c:	4b1b      	ldr	r3, [pc, #108]	@ (800087c <MX_I2C3_Init+0x74>)
 800080e:	4a1c      	ldr	r2, [pc, #112]	@ (8000880 <MX_I2C3_Init+0x78>)
 8000810:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10D19CE4;
 8000812:	4b1a      	ldr	r3, [pc, #104]	@ (800087c <MX_I2C3_Init+0x74>)
 8000814:	4a1b      	ldr	r2, [pc, #108]	@ (8000884 <MX_I2C3_Init+0x7c>)
 8000816:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000818:	4b18      	ldr	r3, [pc, #96]	@ (800087c <MX_I2C3_Init+0x74>)
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800081e:	4b17      	ldr	r3, [pc, #92]	@ (800087c <MX_I2C3_Init+0x74>)
 8000820:	2201      	movs	r2, #1
 8000822:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000824:	4b15      	ldr	r3, [pc, #84]	@ (800087c <MX_I2C3_Init+0x74>)
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 800082a:	4b14      	ldr	r3, [pc, #80]	@ (800087c <MX_I2C3_Init+0x74>)
 800082c:	2200      	movs	r2, #0
 800082e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <MX_I2C3_Init+0x74>)
 8000832:	2200      	movs	r2, #0
 8000834:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000836:	4b11      	ldr	r3, [pc, #68]	@ (800087c <MX_I2C3_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800083c:	4b0f      	ldr	r3, [pc, #60]	@ (800087c <MX_I2C3_Init+0x74>)
 800083e:	2200      	movs	r2, #0
 8000840:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000842:	480e      	ldr	r0, [pc, #56]	@ (800087c <MX_I2C3_Init+0x74>)
 8000844:	f001 fad6 	bl	8001df4 <HAL_I2C_Init>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800084e:	f000 fcc1 	bl	80011d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000852:	2100      	movs	r1, #0
 8000854:	4809      	ldr	r0, [pc, #36]	@ (800087c <MX_I2C3_Init+0x74>)
 8000856:	f002 f84b 	bl	80028f0 <HAL_I2CEx_ConfigAnalogFilter>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000860:	f000 fcb8 	bl	80011d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000864:	2100      	movs	r1, #0
 8000866:	4805      	ldr	r0, [pc, #20]	@ (800087c <MX_I2C3_Init+0x74>)
 8000868:	f002 f88d 	bl	8002986 <HAL_I2CEx_ConfigDigitalFilter>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000872:	f000 fcaf 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	2000013c 	.word	0x2000013c
 8000880:	40005c00 	.word	0x40005c00
 8000884:	10d19ce4 	.word	0x10d19ce4

08000888 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b0b0      	sub	sp, #192	@ 0xc0
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000890:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a4:	2288      	movs	r2, #136	@ 0x88
 80008a6:	2100      	movs	r1, #0
 80008a8:	4618      	mov	r0, r3
 80008aa:	f008 f867 	bl	800897c <memset>
  if(i2cHandle->Instance==I2C1)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4a63      	ldr	r2, [pc, #396]	@ (8000a40 <HAL_I2C_MspInit+0x1b8>)
 80008b4:	4293      	cmp	r3, r2
 80008b6:	d13c      	bne.n	8000932 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80008b8:	2340      	movs	r3, #64	@ 0x40
 80008ba:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80008bc:	2300      	movs	r3, #0
 80008be:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c4:	4618      	mov	r0, r3
 80008c6:	f002 ff0f 	bl	80036e8 <HAL_RCCEx_PeriphCLKConfig>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80008d0:	f000 fc80 	bl	80011d4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d4:	4b5b      	ldr	r3, [pc, #364]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80008d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d8:	4a5a      	ldr	r2, [pc, #360]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80008da:	f043 0302 	orr.w	r3, r3, #2
 80008de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008e0:	4b58      	ldr	r3, [pc, #352]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80008e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008e4:	f003 0302 	and.w	r3, r3, #2
 80008e8:	623b      	str	r3, [r7, #32]
 80008ea:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008ec:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008f4:	2312      	movs	r3, #18
 80008f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000900:	2303      	movs	r3, #3
 8000902:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000906:	2304      	movs	r3, #4
 8000908:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800090c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000910:	4619      	mov	r1, r3
 8000912:	484d      	ldr	r0, [pc, #308]	@ (8000a48 <HAL_I2C_MspInit+0x1c0>)
 8000914:	f000 ffa0 	bl	8001858 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000918:	4b4a      	ldr	r3, [pc, #296]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 800091a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800091c:	4a49      	ldr	r2, [pc, #292]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 800091e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000922:	6593      	str	r3, [r2, #88]	@ 0x58
 8000924:	4b47      	ldr	r3, [pc, #284]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 8000926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000928:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800092c:	61fb      	str	r3, [r7, #28]
 800092e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000930:	e082      	b.n	8000a38 <HAL_I2C_MspInit+0x1b0>
  else if(i2cHandle->Instance==I2C2)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a45      	ldr	r2, [pc, #276]	@ (8000a4c <HAL_I2C_MspInit+0x1c4>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d13c      	bne.n	80009b6 <HAL_I2C_MspInit+0x12e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800093c:	2380      	movs	r3, #128	@ 0x80
 800093e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000940:	2300      	movs	r3, #0
 8000942:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000944:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000948:	4618      	mov	r0, r3
 800094a:	f002 fecd 	bl	80036e8 <HAL_RCCEx_PeriphCLKConfig>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8000954:	f000 fc3e 	bl	80011d4 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000958:	4b3a      	ldr	r3, [pc, #232]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 800095a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095c:	4a39      	ldr	r2, [pc, #228]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 800095e:	f043 0302 	orr.w	r3, r3, #2
 8000962:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000964:	4b37      	ldr	r3, [pc, #220]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 8000966:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000968:	f003 0302 	and.w	r3, r3, #2
 800096c:	61bb      	str	r3, [r7, #24]
 800096e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000970:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000974:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000978:	2312      	movs	r3, #18
 800097a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000984:	2303      	movs	r3, #3
 8000986:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800098a:	2304      	movs	r3, #4
 800098c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000990:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000994:	4619      	mov	r1, r3
 8000996:	482c      	ldr	r0, [pc, #176]	@ (8000a48 <HAL_I2C_MspInit+0x1c0>)
 8000998:	f000 ff5e 	bl	8001858 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800099c:	4b29      	ldr	r3, [pc, #164]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 800099e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a0:	4a28      	ldr	r2, [pc, #160]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80009a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80009a8:	4b26      	ldr	r3, [pc, #152]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80009aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ac:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	697b      	ldr	r3, [r7, #20]
}
 80009b4:	e040      	b.n	8000a38 <HAL_I2C_MspInit+0x1b0>
  else if(i2cHandle->Instance==I2C3)
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a25      	ldr	r2, [pc, #148]	@ (8000a50 <HAL_I2C_MspInit+0x1c8>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d13b      	bne.n	8000a38 <HAL_I2C_MspInit+0x1b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80009c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009c4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80009c6:	2300      	movs	r3, #0
 80009c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ce:	4618      	mov	r0, r3
 80009d0:	f002 fe8a 	bl	80036e8 <HAL_RCCEx_PeriphCLKConfig>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <HAL_I2C_MspInit+0x156>
      Error_Handler();
 80009da:	f000 fbfb 	bl	80011d4 <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009de:	4b19      	ldr	r3, [pc, #100]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a18      	ldr	r2, [pc, #96]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80009e4:	f043 0304 	orr.w	r3, r3, #4
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b16      	ldr	r3, [pc, #88]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	613b      	str	r3, [r7, #16]
 80009f4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80009f6:	2303      	movs	r3, #3
 80009f8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009fc:	2312      	movs	r3, #18
 80009fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a02:	2300      	movs	r3, #0
 8000a04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000a0e:	2304      	movs	r3, #4
 8000a10:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a14:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000a18:	4619      	mov	r1, r3
 8000a1a:	480e      	ldr	r0, [pc, #56]	@ (8000a54 <HAL_I2C_MspInit+0x1cc>)
 8000a1c:	f000 ff1c 	bl	8001858 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000a20:	4b08      	ldr	r3, [pc, #32]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 8000a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a24:	4a07      	ldr	r2, [pc, #28]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 8000a26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000a2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a2c:	4b05      	ldr	r3, [pc, #20]	@ (8000a44 <HAL_I2C_MspInit+0x1bc>)
 8000a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	bf00      	nop
 8000a3a:	37c0      	adds	r7, #192	@ 0xc0
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40005400 	.word	0x40005400
 8000a44:	40021000 	.word	0x40021000
 8000a48:	48000400 	.word	0x48000400
 8000a4c:	40005800 	.word	0x40005800
 8000a50:	40005c00 	.word	0x40005c00
 8000a54:	48000800 	.word	0x48000800

08000a58 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a20      	ldr	r2, [pc, #128]	@ (8000ae8 <HAL_I2C_MspDeInit+0x90>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d110      	bne.n	8000a8c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8000a6a:	4b20      	ldr	r3, [pc, #128]	@ (8000aec <HAL_I2C_MspDeInit+0x94>)
 8000a6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a6e:	4a1f      	ldr	r2, [pc, #124]	@ (8000aec <HAL_I2C_MspDeInit+0x94>)
 8000a70:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a74:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8000a76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a7a:	481d      	ldr	r0, [pc, #116]	@ (8000af0 <HAL_I2C_MspDeInit+0x98>)
 8000a7c:	f001 f896 	bl	8001bac <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8000a80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a84:	481a      	ldr	r0, [pc, #104]	@ (8000af0 <HAL_I2C_MspDeInit+0x98>)
 8000a86:	f001 f891 	bl	8001bac <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 8000a8a:	e028      	b.n	8000ade <HAL_I2C_MspDeInit+0x86>
  else if(i2cHandle->Instance==I2C2)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a18      	ldr	r2, [pc, #96]	@ (8000af4 <HAL_I2C_MspDeInit+0x9c>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d110      	bne.n	8000ab8 <HAL_I2C_MspDeInit+0x60>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <HAL_I2C_MspDeInit+0x94>)
 8000a98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a9a:	4a14      	ldr	r2, [pc, #80]	@ (8000aec <HAL_I2C_MspDeInit+0x94>)
 8000a9c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000aa0:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8000aa2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000aa6:	4812      	ldr	r0, [pc, #72]	@ (8000af0 <HAL_I2C_MspDeInit+0x98>)
 8000aa8:	f001 f880 	bl	8001bac <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8000aac:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ab0:	480f      	ldr	r0, [pc, #60]	@ (8000af0 <HAL_I2C_MspDeInit+0x98>)
 8000ab2:	f001 f87b 	bl	8001bac <HAL_GPIO_DeInit>
}
 8000ab6:	e012      	b.n	8000ade <HAL_I2C_MspDeInit+0x86>
  else if(i2cHandle->Instance==I2C3)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a0e      	ldr	r2, [pc, #56]	@ (8000af8 <HAL_I2C_MspDeInit+0xa0>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d10d      	bne.n	8000ade <HAL_I2C_MspDeInit+0x86>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <HAL_I2C_MspDeInit+0x94>)
 8000ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ac6:	4a09      	ldr	r2, [pc, #36]	@ (8000aec <HAL_I2C_MspDeInit+0x94>)
 8000ac8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000acc:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 8000ace:	2101      	movs	r1, #1
 8000ad0:	480a      	ldr	r0, [pc, #40]	@ (8000afc <HAL_I2C_MspDeInit+0xa4>)
 8000ad2:	f001 f86b 	bl	8001bac <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 8000ad6:	2102      	movs	r1, #2
 8000ad8:	4808      	ldr	r0, [pc, #32]	@ (8000afc <HAL_I2C_MspDeInit+0xa4>)
 8000ada:	f001 f867 	bl	8001bac <HAL_GPIO_DeInit>
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40005400 	.word	0x40005400
 8000aec:	40021000 	.word	0x40021000
 8000af0:	48000400 	.word	0x48000400
 8000af4:	40005800 	.word	0x40005800
 8000af8:	40005c00 	.word	0x40005c00
 8000afc:	48000800 	.word	0x48000800

08000b00 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// Retargets printf to use UART2
int _write(int file, char *ptr, int len)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b084      	sub	sp, #16
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	60f8      	str	r0, [r7, #12]
 8000b08:	60b9      	str	r1, [r7, #8]
 8000b0a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	f04f 33ff 	mov.w	r3, #4294967295
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4804      	ldr	r0, [pc, #16]	@ (8000b28 <_write+0x28>)
 8000b18:	f003 faf0 	bl	80040fc <HAL_UART_Transmit>
  return len;
 8000b1c:	687b      	ldr	r3, [r7, #4]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	200001bc 	.word	0x200001bc

08000b2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b30:	f000 fd04 	bl	800153c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b34:	f000 f876 	bl	8000c24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b38:	f7ff fd4a 	bl	80005d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b3c:	f000 fc48 	bl	80013d0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000b40:	f7ff fde2 	bl	8000708 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000b44:	f7ff fe20 	bl	8000788 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000b48:	f7ff fe5e 	bl	8000808 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
    // --- NOW WE CREATE TASKS AND OBJECTS ---
    buttonSemHandle = osSemaphoreNew(1, 0, &buttonSem_attributes); // Max count 1, initial count 0
 8000b4c:	4a21      	ldr	r2, [pc, #132]	@ (8000bd4 <main+0xa8>)
 8000b4e:	2100      	movs	r1, #0
 8000b50:	2001      	movs	r0, #1
 8000b52:	f004 fa6a 	bl	800502a <osSemaphoreNew>
 8000b56:	4603      	mov	r3, r0
 8000b58:	4a1f      	ldr	r2, [pc, #124]	@ (8000bd8 <main+0xac>)
 8000b5a:	6013      	str	r3, [r2, #0]
    printfMutexHandle = osMutexNew(&printfMutex_attributes);
 8000b5c:	481f      	ldr	r0, [pc, #124]	@ (8000bdc <main+0xb0>)
 8000b5e:	f004 f956 	bl	8004e0e <osMutexNew>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a1e      	ldr	r2, [pc, #120]	@ (8000be0 <main+0xb4>)
 8000b66:	6013      	str	r3, [r2, #0]
    gameMutexHandle = osMutexNew(&gameMutex_attributes);
 8000b68:	481e      	ldr	r0, [pc, #120]	@ (8000be4 <main+0xb8>)
 8000b6a:	f004 f950 	bl	8004e0e <osMutexNew>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	4a1d      	ldr	r2, [pc, #116]	@ (8000be8 <main+0xbc>)
 8000b72:	6013      	str	r3, [r2, #0]
    buzzerSemHandle = osSemaphoreNew(1, 0, &buzzerSem_attributes);
 8000b74:	4a1d      	ldr	r2, [pc, #116]	@ (8000bec <main+0xc0>)
 8000b76:	2100      	movs	r1, #0
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f004 fa56 	bl	800502a <osSemaphoreNew>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf0 <main+0xc4>)
 8000b82:	6013      	str	r3, [r2, #0]

    // Create the tasks
    laserTaskHandle = osThreadNew(StartLaserTask, NULL, &laserTask_attributes);
 8000b84:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf4 <main+0xc8>)
 8000b86:	2100      	movs	r1, #0
 8000b88:	481b      	ldr	r0, [pc, #108]	@ (8000bf8 <main+0xcc>)
 8000b8a:	f004 f893 	bl	8004cb4 <osThreadNew>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	4a1a      	ldr	r2, [pc, #104]	@ (8000bfc <main+0xd0>)
 8000b92:	6013      	str	r3, [r2, #0]
    buttonTaskHandle = osThreadNew(StartButtonTask, NULL, &buttonTask_attributes);
 8000b94:	4a1a      	ldr	r2, [pc, #104]	@ (8000c00 <main+0xd4>)
 8000b96:	2100      	movs	r1, #0
 8000b98:	481a      	ldr	r0, [pc, #104]	@ (8000c04 <main+0xd8>)
 8000b9a:	f004 f88b 	bl	8004cb4 <osThreadNew>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	4a19      	ldr	r2, [pc, #100]	@ (8000c08 <main+0xdc>)
 8000ba2:	6013      	str	r3, [r2, #0]
    gameLogicTaskHandle = osThreadNew(StartGameLogicTask, NULL, &gameLogicTask_attributes);
 8000ba4:	4a19      	ldr	r2, [pc, #100]	@ (8000c0c <main+0xe0>)
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4819      	ldr	r0, [pc, #100]	@ (8000c10 <main+0xe4>)
 8000baa:	f004 f883 	bl	8004cb4 <osThreadNew>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a18      	ldr	r2, [pc, #96]	@ (8000c14 <main+0xe8>)
 8000bb2:	6013      	str	r3, [r2, #0]
    dynamicLaserTaskHandle = osThreadNew(StartDynamicLaserTask, NULL, &dynamicLaserTask_attributes); // <-- ADD THIS
 8000bb4:	4a18      	ldr	r2, [pc, #96]	@ (8000c18 <main+0xec>)
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	4818      	ldr	r0, [pc, #96]	@ (8000c1c <main+0xf0>)
 8000bba:	f004 f87b 	bl	8004cb4 <osThreadNew>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4a17      	ldr	r2, [pc, #92]	@ (8000c20 <main+0xf4>)
 8000bc2:	6013      	str	r3, [r2, #0]
      /* Start scheduler */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000bc4:	f004 f82c 	bl	8004c20 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000bc8:	f7ff fce8 	bl	800059c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000bcc:	f004 f84c 	bl	8004c68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <main+0xa4>
 8000bd4:	08009674 	.word	0x08009674
 8000bd8:	20000198 	.word	0x20000198
 8000bdc:	08009684 	.word	0x08009684
 8000be0:	2000019c 	.word	0x2000019c
 8000be4:	080096b8 	.word	0x080096b8
 8000be8:	200001a4 	.word	0x200001a4
 8000bec:	080096c8 	.word	0x080096c8
 8000bf0:	200001a8 	.word	0x200001a8
 8000bf4:	0800962c 	.word	0x0800962c
 8000bf8:	0800104d 	.word	0x0800104d
 8000bfc:	20000190 	.word	0x20000190
 8000c00:	08009650 	.word	0x08009650
 8000c04:	08000d15 	.word	0x08000d15
 8000c08:	20000194 	.word	0x20000194
 8000c0c:	08009694 	.word	0x08009694
 8000c10:	08000ea9 	.word	0x08000ea9
 8000c14:	200001a0 	.word	0x200001a0
 8000c18:	080096d8 	.word	0x080096d8
 8000c1c:	0800118d 	.word	0x0800118d
 8000c20:	200001ac 	.word	0x200001ac

08000c24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b096      	sub	sp, #88	@ 0x58
 8000c28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2a:	f107 0314 	add.w	r3, r7, #20
 8000c2e:	2244      	movs	r2, #68	@ 0x44
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f007 fea2 	bl	800897c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c38:	463b      	mov	r3, r7
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	605a      	str	r2, [r3, #4]
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	60da      	str	r2, [r3, #12]
 8000c44:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000c46:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000c4a:	f001 fef7 	bl	8002a3c <HAL_PWREx_ControlVoltageScaling>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000c54:	f000 fabe 	bl	80011d4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c60:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c62:	2310      	movs	r3, #16
 8000c64:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c66:	2302      	movs	r3, #2
 8000c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000c72:	230a      	movs	r3, #10
 8000c74:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000c76:	2307      	movs	r3, #7
 8000c78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 ff2e 	bl	8002ae8 <HAL_RCC_OscConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000c92:	f000 fa9f 	bl	80011d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c96:	230f      	movs	r3, #15
 8000c98:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000caa:	463b      	mov	r3, r7
 8000cac:	2104      	movs	r1, #4
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f002 faf6 	bl	80032a0 <HAL_RCC_ClockConfig>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cba:	f000 fa8b 	bl	80011d4 <Error_Handler>
  }
}
 8000cbe:	bf00      	nop
 8000cc0:	3758      	adds	r7, #88	@ 0x58
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
	...

08000cc8 <HAL_GPIO_EXTI_Callback>:

/**
  * @brief  External Line Interrupt Callback. This is the ISR.
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	80fb      	strh	r3, [r7, #6]
  // 1. Check Blue Button (PC13) -> Start / Reset
  if(GPIO_Pin == GPIO_PIN_13)
 8000cd2:	88fb      	ldrh	r3, [r7, #6]
 8000cd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000cd8:	d108      	bne.n	8000cec <HAL_GPIO_EXTI_Callback+0x24>
  {
    lastButtonPressed = 1; // 1 = Blue Button
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0x44>)
 8000cdc:	2201      	movs	r2, #1
 8000cde:	601a      	str	r2, [r3, #0]
    osSemaphoreRelease(buttonSemHandle);
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0x48>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f004 fa7b 	bl	80051e0 <osSemaphoreRelease>
  else if(GPIO_Pin == GPIO_PIN_0)
  {
    lastButtonPressed = 2; // 2 = External Button
    osSemaphoreRelease(buttonSemHandle);
  }
}
 8000cea:	e00a      	b.n	8000d02 <HAL_GPIO_EXTI_Callback+0x3a>
  else if(GPIO_Pin == GPIO_PIN_0)
 8000cec:	88fb      	ldrh	r3, [r7, #6]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d107      	bne.n	8000d02 <HAL_GPIO_EXTI_Callback+0x3a>
    lastButtonPressed = 2; // 2 = External Button
 8000cf2:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <HAL_GPIO_EXTI_Callback+0x44>)
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	601a      	str	r2, [r3, #0]
    osSemaphoreRelease(buttonSemHandle);
 8000cf8:	4b05      	ldr	r3, [pc, #20]	@ (8000d10 <HAL_GPIO_EXTI_Callback+0x48>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f004 fa6f 	bl	80051e0 <osSemaphoreRelease>
}
 8000d02:	bf00      	nop
 8000d04:	3708      	adds	r7, #8
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	200001b4 	.word	0x200001b4
 8000d10:	20000198 	.word	0x20000198

08000d14 <StartButtonTask>:
  */
/**
  * @brief Function implementing the buttonTask thread.
  */
void StartButtonTask(void *argument)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartButtonTask */
  for(;;)
  {
    // Wait for ANY button press (Semaphore released by ISR)
    if (osSemaphoreAcquire(buttonSemHandle, osWaitForever) == osOK)
 8000d1c:	4b57      	ldr	r3, [pc, #348]	@ (8000e7c <StartButtonTask+0x168>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f04f 31ff 	mov.w	r1, #4294967295
 8000d24:	4618      	mov	r0, r3
 8000d26:	f004 fa09 	bl	800513c <osSemaphoreAcquire>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d1f5      	bne.n	8000d1c <StartButtonTask+0x8>
    {
      // Simple mechanical debounce (waits for the spring inside the button to settle)
      // We keep this because all physical buttons bounce a little.
      osDelay(50);
 8000d30:	2032      	movs	r0, #50	@ 0x32
 8000d32:	f004 f851 	bl	8004dd8 <osDelay>

      // --- NOISE FILTER REMOVED ---
      // We assume if the semaphore was released, it was a real press.

      // Lock the game state
      if (osMutexAcquire(gameMutexHandle, osWaitForever) == osOK)
 8000d36:	4b52      	ldr	r3, [pc, #328]	@ (8000e80 <StartButtonTask+0x16c>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f04f 31ff 	mov.w	r1, #4294967295
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f004 f8eb 	bl	8004f1a <osMutexAcquire>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	f040 8092 	bne.w	8000e70 <StartButtonTask+0x15c>
      {
        // ------------------------------------------
        // LOGIC FOR BLUE BUTTON (START / RESET)
        // ------------------------------------------
        if (lastButtonPressed == 1)
 8000d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8000e84 <StartButtonTask+0x170>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2b01      	cmp	r3, #1
 8000d52:	d158      	bne.n	8000e06 <StartButtonTask+0xf2>
        {
          // If Game is Idle (0) -> START IT
          if (gameRunning == 0)
 8000d54:	4b4c      	ldr	r3, [pc, #304]	@ (8000e88 <StartButtonTask+0x174>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d12b      	bne.n	8000db4 <StartButtonTask+0xa0>
          {
            gameRunning = 1;
 8000d5c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e88 <StartButtonTask+0x174>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	601a      	str	r2, [r3, #0]
            gameTimer = 60;
 8000d62:	4b4a      	ldr	r3, [pc, #296]	@ (8000e8c <StartButtonTask+0x178>)
 8000d64:	223c      	movs	r2, #60	@ 0x3c
 8000d66:	601a      	str	r2, [r3, #0]

            // Turn ON Lasers
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d6e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d72:	f001 f80f 	bl	8001d94 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d80:	f001 f808 	bl	8001d94 <HAL_GPIO_WritePin>

            // Silence Buzzer
            HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2110      	movs	r1, #16
 8000d88:	4841      	ldr	r0, [pc, #260]	@ (8000e90 <StartButtonTask+0x17c>)
 8000d8a:	f001 f803 	bl	8001d94 <HAL_GPIO_WritePin>

            if (osMutexAcquire(printfMutexHandle, osWaitForever) == osOK) {
 8000d8e:	4b41      	ldr	r3, [pc, #260]	@ (8000e94 <StartButtonTask+0x180>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f04f 31ff 	mov.w	r1, #4294967295
 8000d96:	4618      	mov	r0, r3
 8000d98:	f004 f8bf 	bl	8004f1a <osMutexAcquire>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d161      	bne.n	8000e66 <StartButtonTask+0x152>
              printf("\r\n--- GAME START! --- \r\n");
 8000da2:	483d      	ldr	r0, [pc, #244]	@ (8000e98 <StartButtonTask+0x184>)
 8000da4:	f007 fd0a 	bl	80087bc <puts>
              osMutexRelease(printfMutexHandle);
 8000da8:	4b3a      	ldr	r3, [pc, #232]	@ (8000e94 <StartButtonTask+0x180>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4618      	mov	r0, r3
 8000dae:	f004 f8ff 	bl	8004fb0 <osMutexRelease>
 8000db2:	e058      	b.n	8000e66 <StartButtonTask+0x152>
            }
          }
          // If Game is Running -> RESET IT
          else
          {
            gameRunning = 0;
 8000db4:	4b34      	ldr	r3, [pc, #208]	@ (8000e88 <StartButtonTask+0x174>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dc4:	f000 ffe6 	bl	8001d94 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd2:	f000 ffdf 	bl	8001d94 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2110      	movs	r1, #16
 8000dda:	482d      	ldr	r0, [pc, #180]	@ (8000e90 <StartButtonTask+0x17c>)
 8000ddc:	f000 ffda 	bl	8001d94 <HAL_GPIO_WritePin>

            if (osMutexAcquire(printfMutexHandle, osWaitForever) == osOK) {
 8000de0:	4b2c      	ldr	r3, [pc, #176]	@ (8000e94 <StartButtonTask+0x180>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f04f 31ff 	mov.w	r1, #4294967295
 8000de8:	4618      	mov	r0, r3
 8000dea:	f004 f896 	bl	8004f1a <osMutexAcquire>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d138      	bne.n	8000e66 <StartButtonTask+0x152>
              printf("\r\n--- GAME RESET. ---\r\n");
 8000df4:	4829      	ldr	r0, [pc, #164]	@ (8000e9c <StartButtonTask+0x188>)
 8000df6:	f007 fce1 	bl	80087bc <puts>
              osMutexRelease(printfMutexHandle);
 8000dfa:	4b26      	ldr	r3, [pc, #152]	@ (8000e94 <StartButtonTask+0x180>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f004 f8d6 	bl	8004fb0 <osMutexRelease>
 8000e04:	e02f      	b.n	8000e66 <StartButtonTask+0x152>
        }

        // ------------------------------------------
        // LOGIC FOR EXTERNAL BUTTON (WIN)
        // ------------------------------------------
        else if (lastButtonPressed == 2)
 8000e06:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <StartButtonTask+0x170>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d12b      	bne.n	8000e66 <StartButtonTask+0x152>
        {
          // Only win if game is running
          if (gameRunning == 1)
 8000e0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e88 <StartButtonTask+0x174>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	d127      	bne.n	8000e66 <StartButtonTask+0x152>
          {
            gameRunning = 3; // 3 = Win
 8000e16:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <StartButtonTask+0x174>)
 8000e18:	2203      	movs	r2, #3
 8000e1a:	601a      	str	r2, [r3, #0]

            // Turn OFF Lasers
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e26:	f000 ffb5 	bl	8001d94 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e34:	f000 ffae 	bl	8001d94 <HAL_GPIO_WritePin>

            // WAKE UP BUZZER
            osSemaphoreRelease(buzzerSemHandle);
 8000e38:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <StartButtonTask+0x18c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f004 f9cf 	bl	80051e0 <osSemaphoreRelease>

            if (osMutexAcquire(printfMutexHandle, osWaitForever) == osOK) {
 8000e42:	4b14      	ldr	r3, [pc, #80]	@ (8000e94 <StartButtonTask+0x180>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f04f 31ff 	mov.w	r1, #4294967295
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f004 f865 	bl	8004f1a <osMutexAcquire>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d107      	bne.n	8000e66 <StartButtonTask+0x152>
              printf("\r\n--- YOU WIN! ---\r\n");
 8000e56:	4813      	ldr	r0, [pc, #76]	@ (8000ea4 <StartButtonTask+0x190>)
 8000e58:	f007 fcb0 	bl	80087bc <puts>
              osMutexRelease(printfMutexHandle);
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e94 <StartButtonTask+0x180>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4618      	mov	r0, r3
 8000e62:	f004 f8a5 	bl	8004fb0 <osMutexRelease>
            }
          }
        }

        osMutexRelease(gameMutexHandle);
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <StartButtonTask+0x16c>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f004 f8a0 	bl	8004fb0 <osMutexRelease>
      }

      // Long delay to prevent double-clicks
      osDelay(300);
 8000e70:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000e74:	f003 ffb0 	bl	8004dd8 <osDelay>
    if (osSemaphoreAcquire(buttonSemHandle, osWaitForever) == osOK)
 8000e78:	e750      	b.n	8000d1c <StartButtonTask+0x8>
 8000e7a:	bf00      	nop
 8000e7c:	20000198 	.word	0x20000198
 8000e80:	200001a4 	.word	0x200001a4
 8000e84:	200001b4 	.word	0x200001b4
 8000e88:	200001b0 	.word	0x200001b0
 8000e8c:	20000000 	.word	0x20000000
 8000e90:	48000400 	.word	0x48000400
 8000e94:	2000019c 	.word	0x2000019c
 8000e98:	08009538 	.word	0x08009538
 8000e9c:	08009550 	.word	0x08009550
 8000ea0:	200001a8 	.word	0x200001a8
 8000ea4:	08009568 	.word	0x08009568

08000ea8 <StartGameLogicTask>:
}
/**
  * @brief Function implementing the gameLogicTask thread.
  */
void StartGameLogicTask(void *argument)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGameLogicTask */
  for(;;)
  {
    osDelay(1000);
 8000eb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eb4:	f003 ff90 	bl	8004dd8 <osDelay>

    if (osMutexAcquire(gameMutexHandle, osWaitForever) == osOK)
 8000eb8:	4b3f      	ldr	r3, [pc, #252]	@ (8000fb8 <StartGameLogicTask+0x110>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f004 f82a 	bl	8004f1a <osMutexAcquire>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1f1      	bne.n	8000eb0 <StartGameLogicTask+0x8>
    {
      if (gameRunning == 1)
 8000ecc:	4b3b      	ldr	r3, [pc, #236]	@ (8000fbc <StartGameLogicTask+0x114>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d16a      	bne.n	8000faa <StartGameLogicTask+0x102>
      {
        gameTimer--;
 8000ed4:	4b3a      	ldr	r3, [pc, #232]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	4a39      	ldr	r2, [pc, #228]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000edc:	6013      	str	r3, [r2, #0]

        if (osMutexAcquire(printfMutexHandle, osWaitForever) == osOK) {
 8000ede:	4b39      	ldr	r3, [pc, #228]	@ (8000fc4 <StartGameLogicTask+0x11c>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f004 f817 	bl	8004f1a <osMutexAcquire>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d10a      	bne.n	8000f08 <StartGameLogicTask+0x60>
          printf("Time remaining: %d\r\n", gameTimer);
 8000ef2:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4833      	ldr	r0, [pc, #204]	@ (8000fc8 <StartGameLogicTask+0x120>)
 8000efa:	f007 fbf7 	bl	80086ec <iprintf>
          osMutexRelease(printfMutexHandle);
 8000efe:	4b31      	ldr	r3, [pc, #196]	@ (8000fc4 <StartGameLogicTask+0x11c>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f004 f854 	bl	8004fb0 <osMutexRelease>
        }

        // Audible Cues
        if (gameTimer == 50 || gameTimer == 40 || gameTimer == 30 || gameTimer == 20) {
 8000f08:	4b2d      	ldr	r3, [pc, #180]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b32      	cmp	r3, #50	@ 0x32
 8000f0e:	d00b      	beq.n	8000f28 <StartGameLogicTask+0x80>
 8000f10:	4b2b      	ldr	r3, [pc, #172]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b28      	cmp	r3, #40	@ 0x28
 8000f16:	d007      	beq.n	8000f28 <StartGameLogicTask+0x80>
 8000f18:	4b29      	ldr	r3, [pc, #164]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b1e      	cmp	r3, #30
 8000f1e:	d003      	beq.n	8000f28 <StartGameLogicTask+0x80>
 8000f20:	4b27      	ldr	r3, [pc, #156]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	2b14      	cmp	r3, #20
 8000f26:	d10d      	bne.n	8000f44 <StartGameLogicTask+0x9c>
          HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2110      	movs	r1, #16
 8000f2c:	4827      	ldr	r0, [pc, #156]	@ (8000fcc <StartGameLogicTask+0x124>)
 8000f2e:	f000 ff31 	bl	8001d94 <HAL_GPIO_WritePin>
          osDelay(200);
 8000f32:	20c8      	movs	r0, #200	@ 0xc8
 8000f34:	f003 ff50 	bl	8004dd8 <osDelay>
          HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2110      	movs	r1, #16
 8000f3c:	4823      	ldr	r0, [pc, #140]	@ (8000fcc <StartGameLogicTask+0x124>)
 8000f3e:	f000 ff29 	bl	8001d94 <HAL_GPIO_WritePin>
 8000f42:	e014      	b.n	8000f6e <StartGameLogicTask+0xc6>
        }
        else if (gameTimer <= 10 && gameTimer > 0) {
 8000f44:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b0a      	cmp	r3, #10
 8000f4a:	dc10      	bgt.n	8000f6e <StartGameLogicTask+0xc6>
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	dd0c      	ble.n	8000f6e <StartGameLogicTask+0xc6>
          HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_SET);
 8000f54:	2201      	movs	r2, #1
 8000f56:	2110      	movs	r1, #16
 8000f58:	481c      	ldr	r0, [pc, #112]	@ (8000fcc <StartGameLogicTask+0x124>)
 8000f5a:	f000 ff1b 	bl	8001d94 <HAL_GPIO_WritePin>
          osDelay(50);
 8000f5e:	2032      	movs	r0, #50	@ 0x32
 8000f60:	f003 ff3a 	bl	8004dd8 <osDelay>
          HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	2110      	movs	r1, #16
 8000f68:	4818      	ldr	r0, [pc, #96]	@ (8000fcc <StartGameLogicTask+0x124>)
 8000f6a:	f000 ff13 	bl	8001d94 <HAL_GPIO_WritePin>
        }

        if (gameTimer <= 0)
 8000f6e:	4b14      	ldr	r3, [pc, #80]	@ (8000fc0 <StartGameLogicTask+0x118>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	dc19      	bgt.n	8000faa <StartGameLogicTask+0x102>
        {
          gameRunning = 2; // Lost
 8000f76:	4b11      	ldr	r3, [pc, #68]	@ (8000fbc <StartGameLogicTask+0x114>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	601a      	str	r2, [r3, #0]
          osSemaphoreRelease(buzzerSemHandle);
 8000f7c:	4b14      	ldr	r3, [pc, #80]	@ (8000fd0 <StartGameLogicTask+0x128>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f004 f92d 	bl	80051e0 <osSemaphoreRelease>

          if (osMutexAcquire(printfMutexHandle, osWaitForever) == osOK) {
 8000f86:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc4 <StartGameLogicTask+0x11c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f04f 31ff 	mov.w	r1, #4294967295
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f003 ffc3 	bl	8004f1a <osMutexAcquire>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d107      	bne.n	8000faa <StartGameLogicTask+0x102>
            printf("\r\n--- TIME'S UP! YOU LOSE! --- \r\n");
 8000f9a:	480e      	ldr	r0, [pc, #56]	@ (8000fd4 <StartGameLogicTask+0x12c>)
 8000f9c:	f007 fc0e 	bl	80087bc <puts>
            osMutexRelease(printfMutexHandle);
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <StartGameLogicTask+0x11c>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f004 f803 	bl	8004fb0 <osMutexRelease>
          }
        }
      }
      osMutexRelease(gameMutexHandle);
 8000faa:	4b03      	ldr	r3, [pc, #12]	@ (8000fb8 <StartGameLogicTask+0x110>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f003 fffe 	bl	8004fb0 <osMutexRelease>
    osDelay(1000);
 8000fb4:	e77c      	b.n	8000eb0 <StartGameLogicTask+0x8>
 8000fb6:	bf00      	nop
 8000fb8:	200001a4 	.word	0x200001a4
 8000fbc:	200001b0 	.word	0x200001b0
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	2000019c 	.word	0x2000019c
 8000fc8:	0800957c 	.word	0x0800957c
 8000fcc:	48000400 	.word	0x48000400
 8000fd0:	200001a8 	.word	0x200001a8
 8000fd4:	08009594 	.word	0x08009594

08000fd8 <read_ldr_from_bus>:

/**
 * @brief Helper function to read AIN1 from a specific I2C bus
 */
int read_ldr_from_bus(I2C_HandleTypeDef *hi2c)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t i2c_data_buffer[2];

    i2c_data_buffer[0] = PCF_READ_AIN1;
 8000fe0:	2305      	movs	r3, #5
 8000fe2:	733b      	strb	r3, [r7, #12]
    status = HAL_I2C_Master_Transmit(hi2c, PCF_MODULE_ADDRESS, i2c_data_buffer, 1, 100);
 8000fe4:	f107 020c 	add.w	r2, r7, #12
 8000fe8:	2364      	movs	r3, #100	@ 0x64
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2301      	movs	r3, #1
 8000fee:	2190      	movs	r1, #144	@ 0x90
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 ffc9 	bl	8001f88 <HAL_I2C_Master_Transmit>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK) {
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d008      	beq.n	8001012 <read_ldr_from_bus+0x3a>
    	HAL_I2C_DeInit(hi2c);
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 ff92 	bl	8001f2a <HAL_I2C_DeInit>
    	HAL_I2C_Init(hi2c);
 8001006:	6878      	ldr	r0, [r7, #4]
 8001008:	f000 fef4 	bl	8001df4 <HAL_I2C_Init>
    	return -1;
 800100c:	f04f 33ff 	mov.w	r3, #4294967295
 8001010:	e017      	b.n	8001042 <read_ldr_from_bus+0x6a>
    }

    status = HAL_I2C_Master_Receive(hi2c, PCF_MODULE_ADDRESS, i2c_data_buffer, 2, 100);
 8001012:	f107 020c 	add.w	r2, r7, #12
 8001016:	2364      	movs	r3, #100	@ 0x64
 8001018:	9300      	str	r3, [sp, #0]
 800101a:	2302      	movs	r3, #2
 800101c:	2190      	movs	r1, #144	@ 0x90
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f001 f8ca 	bl	80021b8 <HAL_I2C_Master_Receive>
 8001024:	4603      	mov	r3, r0
 8001026:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d008      	beq.n	8001040 <read_ldr_from_bus+0x68>
    	HAL_I2C_DeInit(hi2c);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 ff7b 	bl	8001f2a <HAL_I2C_DeInit>
    	HAL_I2C_Init(hi2c);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f000 fedd 	bl	8001df4 <HAL_I2C_Init>
    	return -1;
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	e000      	b.n	8001042 <read_ldr_from_bus+0x6a>
    }

    return i2c_data_buffer[1];
 8001040:	7b7b      	ldrb	r3, [r7, #13]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <StartLaserTask>:

void StartLaserTask(void *argument)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b086      	sub	sp, #24
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  int ldr1_val, ldr2_val, ldr3_val;
  uint8_t beam_broken = 0;
 8001054:	2300      	movs	r3, #0
 8001056:	74fb      	strb	r3, [r7, #19]

  for(;;)
  {
    if (gameRunning == 1)
 8001058:	4b42      	ldr	r3, [pc, #264]	@ (8001164 <StartLaserTask+0x118>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	2b01      	cmp	r3, #1
 800105e:	d178      	bne.n	8001152 <StartLaserTask+0x106>
    {
      beam_broken = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	74fb      	strb	r3, [r7, #19]

      ldr1_val = read_ldr_from_bus(&hi2c1);
 8001064:	4840      	ldr	r0, [pc, #256]	@ (8001168 <StartLaserTask+0x11c>)
 8001066:	f7ff ffb7 	bl	8000fd8 <read_ldr_from_bus>
 800106a:	60f8      	str	r0, [r7, #12]
      ldr2_val = read_ldr_from_bus(&hi2c2);
 800106c:	483f      	ldr	r0, [pc, #252]	@ (800116c <StartLaserTask+0x120>)
 800106e:	f7ff ffb3 	bl	8000fd8 <read_ldr_from_bus>
 8001072:	60b8      	str	r0, [r7, #8]

      if (isLaser3Active == 1) {
 8001074:	4b3e      	ldr	r3, [pc, #248]	@ (8001170 <StartLaserTask+0x124>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d104      	bne.n	8001086 <StartLaserTask+0x3a>
        ldr3_val = read_ldr_from_bus(&hi2c3);
 800107c:	483d      	ldr	r0, [pc, #244]	@ (8001174 <StartLaserTask+0x128>)
 800107e:	f7ff ffab 	bl	8000fd8 <read_ldr_from_bus>
 8001082:	6178      	str	r0, [r7, #20]
 8001084:	e001      	b.n	800108a <StartLaserTask+0x3e>
      } else {
    	ldr3_val = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	617b      	str	r3, [r7, #20]
      }

      if ( (ldr1_val == -1 || ldr1_val > 40) ||
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001090:	d014      	beq.n	80010bc <StartLaserTask+0x70>
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	2b28      	cmp	r3, #40	@ 0x28
 8001096:	dc11      	bgt.n	80010bc <StartLaserTask+0x70>
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800109e:	d00d      	beq.n	80010bc <StartLaserTask+0x70>
           (ldr2_val == -1 || ldr2_val > 40) ||
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	2b28      	cmp	r3, #40	@ 0x28
 80010a4:	dc0a      	bgt.n	80010bc <StartLaserTask+0x70>
           (isLaser3Active == 1 && (ldr3_val == -1 || ldr3_val > 40)) )
 80010a6:	4b32      	ldr	r3, [pc, #200]	@ (8001170 <StartLaserTask+0x124>)
 80010a8:	681b      	ldr	r3, [r3, #0]
           (ldr2_val == -1 || ldr2_val > 40) ||
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d10e      	bne.n	80010cc <StartLaserTask+0x80>
           (isLaser3Active == 1 && (ldr3_val == -1 || ldr3_val > 40)) )
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010b4:	d002      	beq.n	80010bc <StartLaserTask+0x70>
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	2b28      	cmp	r3, #40	@ 0x28
 80010ba:	dd07      	ble.n	80010cc <StartLaserTask+0x80>
      {
        beam_broken = 1;
 80010bc:	2301      	movs	r3, #1
 80010be:	74fb      	strb	r3, [r7, #19]
        HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_SET);
 80010c0:	2201      	movs	r2, #1
 80010c2:	2110      	movs	r1, #16
 80010c4:	482c      	ldr	r0, [pc, #176]	@ (8001178 <StartLaserTask+0x12c>)
 80010c6:	f000 fe65 	bl	8001d94 <HAL_GPIO_WritePin>
 80010ca:	e006      	b.n	80010da <StartLaserTask+0x8e>
      }
      else {
        beam_broken = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	74fb      	strb	r3, [r7, #19]
        HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2110      	movs	r1, #16
 80010d4:	4828      	ldr	r0, [pc, #160]	@ (8001178 <StartLaserTask+0x12c>)
 80010d6:	f000 fe5d 	bl	8001d94 <HAL_GPIO_WritePin>
      }

      if (beam_broken == 1)
 80010da:	7cfb      	ldrb	r3, [r7, #19]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d13d      	bne.n	800115c <StartLaserTask+0x110>
      {
          if (osMutexAcquire(gameMutexHandle, osWaitForever) == osOK)
 80010e0:	4b26      	ldr	r3, [pc, #152]	@ (800117c <StartLaserTask+0x130>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f04f 31ff 	mov.w	r1, #4294967295
 80010e8:	4618      	mov	r0, r3
 80010ea:	f003 ff16 	bl	8004f1a <osMutexAcquire>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d129      	bne.n	8001148 <StartLaserTask+0xfc>
          {
            if (gameRunning == 1) {
 80010f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <StartLaserTask+0x118>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d120      	bne.n	800113e <StartLaserTask+0xf2>
              gameTimer -= 10;
 80010fc:	4b20      	ldr	r3, [pc, #128]	@ (8001180 <StartLaserTask+0x134>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	3b0a      	subs	r3, #10
 8001102:	4a1f      	ldr	r2, [pc, #124]	@ (8001180 <StartLaserTask+0x134>)
 8001104:	6013      	str	r3, [r2, #0]
              if (gameTimer < 0) gameTimer = 0;
 8001106:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <StartLaserTask+0x134>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	da02      	bge.n	8001114 <StartLaserTask+0xc8>
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <StartLaserTask+0x134>)
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
              if (osMutexAcquire(printfMutexHandle, osWaitForever) == osOK) {
 8001114:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <StartLaserTask+0x138>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f04f 31ff 	mov.w	r1, #4294967295
 800111c:	4618      	mov	r0, r3
 800111e:	f003 fefc 	bl	8004f1a <osMutexAcquire>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d10a      	bne.n	800113e <StartLaserTask+0xf2>
                printf("!!! BEAM BROKEN! (LDRs: %d, %d, %d) -10 SECONDS !!!\r\n", ldr1_val, ldr2_val, ldr3_val);
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	68f9      	ldr	r1, [r7, #12]
 800112e:	4816      	ldr	r0, [pc, #88]	@ (8001188 <StartLaserTask+0x13c>)
 8001130:	f007 fadc 	bl	80086ec <iprintf>
                osMutexRelease(printfMutexHandle);
 8001134:	4b13      	ldr	r3, [pc, #76]	@ (8001184 <StartLaserTask+0x138>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4618      	mov	r0, r3
 800113a:	f003 ff39 	bl	8004fb0 <osMutexRelease>
              }
            }
            osMutexRelease(gameMutexHandle);
 800113e:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <StartLaserTask+0x130>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	4618      	mov	r0, r3
 8001144:	f003 ff34 	bl	8004fb0 <osMutexRelease>
          }
          osDelay(1000);
 8001148:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800114c:	f003 fe44 	bl	8004dd8 <osDelay>
 8001150:	e004      	b.n	800115c <StartLaserTask+0x110>
      }
    }
    else {
      HAL_GPIO_WritePin(BUZZER_PIN_GPIO_Port, BUZZER_PIN_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	2110      	movs	r1, #16
 8001156:	4808      	ldr	r0, [pc, #32]	@ (8001178 <StartLaserTask+0x12c>)
 8001158:	f000 fe1c 	bl	8001d94 <HAL_GPIO_WritePin>
    }
    osDelay(200);
 800115c:	20c8      	movs	r0, #200	@ 0xc8
 800115e:	f003 fe3b 	bl	8004dd8 <osDelay>
    if (gameRunning == 1)
 8001162:	e779      	b.n	8001058 <StartLaserTask+0xc>
 8001164:	200001b0 	.word	0x200001b0
 8001168:	20000094 	.word	0x20000094
 800116c:	200000e8 	.word	0x200000e8
 8001170:	20000004 	.word	0x20000004
 8001174:	2000013c 	.word	0x2000013c
 8001178:	48000400 	.word	0x48000400
 800117c:	200001a4 	.word	0x200001a4
 8001180:	20000000 	.word	0x20000000
 8001184:	2000019c 	.word	0x2000019c
 8001188:	080095b8 	.word	0x080095b8

0800118c <StartDynamicLaserTask>:
}
/**
  * @brief Function implementing the dynamicLaserTask thread.
  */
void StartDynamicLaserTask(void *argument)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDynamicLaserTask */
  for(;;)
  {
    isLaser3Active = 1;
 8001194:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <StartDynamicLaserTask+0x44>)
 8001196:	2201      	movs	r2, #1
 8001198:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a4:	f000 fdf6 	bl	8001d94 <HAL_GPIO_WritePin>
    osDelay(3000);
 80011a8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80011ac:	f003 fe14 	bl	8004dd8 <osDelay>

    isLaser3Active = 0;
 80011b0:	4b07      	ldr	r3, [pc, #28]	@ (80011d0 <StartDynamicLaserTask+0x44>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c0:	f000 fde8 	bl	8001d94 <HAL_GPIO_WritePin>
    osDelay(3000);
 80011c4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80011c8:	f003 fe06 	bl	8004dd8 <osDelay>
    isLaser3Active = 1;
 80011cc:	bf00      	nop
 80011ce:	e7e1      	b.n	8001194 <StartDynamicLaserTask+0x8>
 80011d0:	20000004 	.word	0x20000004

080011d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d8:	b672      	cpsid	i
}
 80011da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <Error_Handler+0x8>

080011e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <HAL_MspInit+0x4c>)
 80011e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ea:	4a10      	ldr	r2, [pc, #64]	@ (800122c <HAL_MspInit+0x4c>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <HAL_MspInit+0x4c>)
 80011f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	607b      	str	r3, [r7, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <HAL_MspInit+0x4c>)
 8001200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001202:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <HAL_MspInit+0x4c>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001208:	6593      	str	r3, [r2, #88]	@ 0x58
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <HAL_MspInit+0x4c>)
 800120c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800120e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001212:	603b      	str	r3, [r7, #0]
 8001214:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	210f      	movs	r1, #15
 800121a:	f06f 0001 	mvn.w	r0, #1
 800121e:	f000 fae4 	bl	80017ea <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001222:	bf00      	nop
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000

08001230 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001234:	bf00      	nop
 8001236:	e7fd      	b.n	8001234 <NMI_Handler+0x4>

08001238 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800123c:	bf00      	nop
 800123e:	e7fd      	b.n	800123c <HardFault_Handler+0x4>

08001240 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001244:	bf00      	nop
 8001246:	e7fd      	b.n	8001244 <MemManage_Handler+0x4>

08001248 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800124c:	bf00      	nop
 800124e:	e7fd      	b.n	800124c <BusFault_Handler+0x4>

08001250 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001254:	bf00      	nop
 8001256:	e7fd      	b.n	8001254 <UsageFault_Handler+0x4>

08001258 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800125c:	bf00      	nop
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001266:	b580      	push	{r7, lr}
 8001268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800126a:	f000 f9c3 	bl	80015f4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800126e:	f006 f801 	bl	8007274 <xTaskGetSchedulerState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d001      	beq.n	800127c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001278:	f006 fef6 	bl	8008068 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800127c:	bf00      	nop
 800127e:	bd80      	pop	{r7, pc}

08001280 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(External_Button_Pin);
 8001284:	2001      	movs	r0, #1
 8001286:	f000 fd9d 	bl	8001dc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800128a:	bf00      	nop
 800128c:	bd80      	pop	{r7, pc}

0800128e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001292:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001296:	f000 fd95 	bl	8001dc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}

0800129e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b086      	sub	sp, #24
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	60f8      	str	r0, [r7, #12]
 80012a6:	60b9      	str	r1, [r7, #8]
 80012a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	e00a      	b.n	80012c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012b0:	f3af 8000 	nop.w
 80012b4:	4601      	mov	r1, r0
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	60ba      	str	r2, [r7, #8]
 80012bc:	b2ca      	uxtb	r2, r1
 80012be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	3301      	adds	r3, #1
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	dbf0      	blt.n	80012b0 <_read+0x12>
  }

  return len;
 80012ce:	687b      	ldr	r3, [r7, #4]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3718      	adds	r7, #24
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001300:	605a      	str	r2, [r3, #4]
  return 0;
 8001302:	2300      	movs	r3, #0
}
 8001304:	4618      	mov	r0, r3
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <_isatty>:

int _isatty(int file)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001318:	2301      	movs	r3, #1
}
 800131a:	4618      	mov	r0, r3
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001326:	b480      	push	{r7}
 8001328:	b085      	sub	sp, #20
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001348:	4a14      	ldr	r2, [pc, #80]	@ (800139c <_sbrk+0x5c>)
 800134a:	4b15      	ldr	r3, [pc, #84]	@ (80013a0 <_sbrk+0x60>)
 800134c:	1ad3      	subs	r3, r2, r3
 800134e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001354:	4b13      	ldr	r3, [pc, #76]	@ (80013a4 <_sbrk+0x64>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d102      	bne.n	8001362 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800135c:	4b11      	ldr	r3, [pc, #68]	@ (80013a4 <_sbrk+0x64>)
 800135e:	4a12      	ldr	r2, [pc, #72]	@ (80013a8 <_sbrk+0x68>)
 8001360:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001362:	4b10      	ldr	r3, [pc, #64]	@ (80013a4 <_sbrk+0x64>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	4413      	add	r3, r2
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	429a      	cmp	r2, r3
 800136e:	d207      	bcs.n	8001380 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001370:	f007 fb52 	bl	8008a18 <__errno>
 8001374:	4603      	mov	r3, r0
 8001376:	220c      	movs	r2, #12
 8001378:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800137a:	f04f 33ff 	mov.w	r3, #4294967295
 800137e:	e009      	b.n	8001394 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001380:	4b08      	ldr	r3, [pc, #32]	@ (80013a4 <_sbrk+0x64>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001386:	4b07      	ldr	r3, [pc, #28]	@ (80013a4 <_sbrk+0x64>)
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4413      	add	r3, r2
 800138e:	4a05      	ldr	r2, [pc, #20]	@ (80013a4 <_sbrk+0x64>)
 8001390:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001392:	68fb      	ldr	r3, [r7, #12]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20018000 	.word	0x20018000
 80013a0:	00000400 	.word	0x00000400
 80013a4:	200001b8 	.word	0x200001b8
 80013a8:	200030e8 	.word	0x200030e8

080013ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <SystemInit+0x20>)
 80013b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013b6:	4a05      	ldr	r2, [pc, #20]	@ (80013cc <SystemInit+0x20>)
 80013b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000ed00 	.word	0xe000ed00

080013d0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013d4:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013d6:	4a15      	ldr	r2, [pc, #84]	@ (800142c <MX_USART2_UART_Init+0x5c>)
 80013d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013e2:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013f6:	220c      	movs	r2, #12
 80013f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001400:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 8001402:	2200      	movs	r2, #0
 8001404:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001406:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 8001408:	2200      	movs	r2, #0
 800140a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001412:	4805      	ldr	r0, [pc, #20]	@ (8001428 <MX_USART2_UART_Init+0x58>)
 8001414:	f002 fe24 	bl	8004060 <HAL_UART_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800141e:	f7ff fed9 	bl	80011d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001422:	bf00      	nop
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	200001bc 	.word	0x200001bc
 800142c:	40004400 	.word	0x40004400

08001430 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b0ac      	sub	sp, #176	@ 0xb0
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001438:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]
 8001446:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	2288      	movs	r2, #136	@ 0x88
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f007 fa93 	bl	800897c <memset>
  if(uartHandle->Instance==USART2)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a21      	ldr	r2, [pc, #132]	@ (80014e0 <HAL_UART_MspInit+0xb0>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d13b      	bne.n	80014d8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001460:	2302      	movs	r3, #2
 8001462:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001464:	2300      	movs	r3, #0
 8001466:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	4618      	mov	r0, r3
 800146e:	f002 f93b 	bl	80036e8 <HAL_RCCEx_PeriphCLKConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001478:	f7ff feac 	bl	80011d4 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800147c:	4b19      	ldr	r3, [pc, #100]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 800147e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001480:	4a18      	ldr	r2, [pc, #96]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 8001482:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001486:	6593      	str	r3, [r2, #88]	@ 0x58
 8001488:	4b16      	ldr	r3, [pc, #88]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 800148a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800148c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001494:	4b13      	ldr	r3, [pc, #76]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 8001496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001498:	4a12      	ldr	r2, [pc, #72]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 800149a:	f043 0301 	orr.w	r3, r3, #1
 800149e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a0:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <HAL_UART_MspInit+0xb4>)
 80014a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014ac:	230c      	movs	r3, #12
 80014ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b2:	2302      	movs	r3, #2
 80014b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014be:	2303      	movs	r3, #3
 80014c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014c4:	2307      	movs	r3, #7
 80014c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80014ce:	4619      	mov	r1, r3
 80014d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014d4:	f000 f9c0 	bl	8001858 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014d8:	bf00      	nop
 80014da:	37b0      	adds	r7, #176	@ 0xb0
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40004400 	.word	0x40004400
 80014e4:	40021000 	.word	0x40021000

080014e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80014e8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001520 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80014ec:	f7ff ff5e 	bl	80013ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014f0:	480c      	ldr	r0, [pc, #48]	@ (8001524 <LoopForever+0x6>)
  ldr r1, =_edata
 80014f2:	490d      	ldr	r1, [pc, #52]	@ (8001528 <LoopForever+0xa>)
  ldr r2, =_sidata
 80014f4:	4a0d      	ldr	r2, [pc, #52]	@ (800152c <LoopForever+0xe>)
  movs r3, #0
 80014f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f8:	e002      	b.n	8001500 <LoopCopyDataInit>

080014fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fe:	3304      	adds	r3, #4

08001500 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001500:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001502:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001504:	d3f9      	bcc.n	80014fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001506:	4a0a      	ldr	r2, [pc, #40]	@ (8001530 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001508:	4c0a      	ldr	r4, [pc, #40]	@ (8001534 <LoopForever+0x16>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800150c:	e001      	b.n	8001512 <LoopFillZerobss>

0800150e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001510:	3204      	adds	r2, #4

08001512 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001512:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001514:	d3fb      	bcc.n	800150e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001516:	f007 fa85 	bl	8008a24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800151a:	f7ff fb07 	bl	8000b2c <main>

0800151e <LoopForever>:

LoopForever:
    b LoopForever
 800151e:	e7fe      	b.n	800151e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001520:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001524:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001528:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800152c:	08009788 	.word	0x08009788
  ldr r2, =_sbss
 8001530:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001534:	200030e4 	.word	0x200030e4

08001538 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001538:	e7fe      	b.n	8001538 <ADC1_2_IRQHandler>
	...

0800153c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001542:	2300      	movs	r3, #0
 8001544:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001546:	4b0c      	ldr	r3, [pc, #48]	@ (8001578 <HAL_Init+0x3c>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a0b      	ldr	r2, [pc, #44]	@ (8001578 <HAL_Init+0x3c>)
 800154c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001550:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001552:	2003      	movs	r0, #3
 8001554:	f000 f93e 	bl	80017d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001558:	200f      	movs	r0, #15
 800155a:	f000 f80f 	bl	800157c <HAL_InitTick>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d002      	beq.n	800156a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	71fb      	strb	r3, [r7, #7]
 8001568:	e001      	b.n	800156e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800156a:	f7ff fe39 	bl	80011e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800156e:	79fb      	ldrb	r3, [r7, #7]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3708      	adds	r7, #8
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40022000 	.word	0x40022000

0800157c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001584:	2300      	movs	r3, #0
 8001586:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001588:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <HAL_InitTick+0x6c>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d023      	beq.n	80015d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001590:	4b16      	ldr	r3, [pc, #88]	@ (80015ec <HAL_InitTick+0x70>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <HAL_InitTick+0x6c>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159e:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 f949 	bl	800183e <HAL_SYSTICK_Config>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d10f      	bne.n	80015d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	d809      	bhi.n	80015cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b8:	2200      	movs	r2, #0
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295
 80015c0:	f000 f913 	bl	80017ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015c4:	4a0a      	ldr	r2, [pc, #40]	@ (80015f0 <HAL_InitTick+0x74>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6013      	str	r3, [r2, #0]
 80015ca:	e007      	b.n	80015dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	73fb      	strb	r3, [r7, #15]
 80015d0:	e004      	b.n	80015dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
 80015d4:	73fb      	strb	r3, [r7, #15]
 80015d6:	e001      	b.n	80015dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3710      	adds	r7, #16
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	20000010 	.word	0x20000010
 80015ec:	20000008 	.word	0x20000008
 80015f0:	2000000c 	.word	0x2000000c

080015f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <HAL_IncTick+0x20>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b06      	ldr	r3, [pc, #24]	@ (8001618 <HAL_IncTick+0x24>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4413      	add	r3, r2
 8001604:	4a04      	ldr	r2, [pc, #16]	@ (8001618 <HAL_IncTick+0x24>)
 8001606:	6013      	str	r3, [r2, #0]
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	20000010 	.word	0x20000010
 8001618:	20000244 	.word	0x20000244

0800161c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  return uwTick;
 8001620:	4b03      	ldr	r3, [pc, #12]	@ (8001630 <HAL_GetTick+0x14>)
 8001622:	681b      	ldr	r3, [r3, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000244 	.word	0x20000244

08001634 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f003 0307 	and.w	r3, r3, #7
 8001642:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001644:	4b0c      	ldr	r3, [pc, #48]	@ (8001678 <__NVIC_SetPriorityGrouping+0x44>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001650:	4013      	ands	r3, r2
 8001652:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800165c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001660:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001666:	4a04      	ldr	r2, [pc, #16]	@ (8001678 <__NVIC_SetPriorityGrouping+0x44>)
 8001668:	68bb      	ldr	r3, [r7, #8]
 800166a:	60d3      	str	r3, [r2, #12]
}
 800166c:	bf00      	nop
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001680:	4b04      	ldr	r3, [pc, #16]	@ (8001694 <__NVIC_GetPriorityGrouping+0x18>)
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	0a1b      	lsrs	r3, r3, #8
 8001686:	f003 0307 	and.w	r3, r3, #7
}
 800168a:	4618      	mov	r0, r3
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	db0b      	blt.n	80016c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	f003 021f 	and.w	r2, r3, #31
 80016b0:	4907      	ldr	r1, [pc, #28]	@ (80016d0 <__NVIC_EnableIRQ+0x38>)
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	095b      	lsrs	r3, r3, #5
 80016b8:	2001      	movs	r0, #1
 80016ba:	fa00 f202 	lsl.w	r2, r0, r2
 80016be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016c2:	bf00      	nop
 80016c4:	370c      	adds	r7, #12
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	e000e100 	.word	0xe000e100

080016d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	4603      	mov	r3, r0
 80016dc:	6039      	str	r1, [r7, #0]
 80016de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	db0a      	blt.n	80016fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	b2da      	uxtb	r2, r3
 80016ec:	490c      	ldr	r1, [pc, #48]	@ (8001720 <__NVIC_SetPriority+0x4c>)
 80016ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f2:	0112      	lsls	r2, r2, #4
 80016f4:	b2d2      	uxtb	r2, r2
 80016f6:	440b      	add	r3, r1
 80016f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016fc:	e00a      	b.n	8001714 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	b2da      	uxtb	r2, r3
 8001702:	4908      	ldr	r1, [pc, #32]	@ (8001724 <__NVIC_SetPriority+0x50>)
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	3b04      	subs	r3, #4
 800170c:	0112      	lsls	r2, r2, #4
 800170e:	b2d2      	uxtb	r2, r2
 8001710:	440b      	add	r3, r1
 8001712:	761a      	strb	r2, [r3, #24]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	e000e100 	.word	0xe000e100
 8001724:	e000ed00 	.word	0xe000ed00

08001728 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001728:	b480      	push	{r7}
 800172a:	b089      	sub	sp, #36	@ 0x24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	f1c3 0307 	rsb	r3, r3, #7
 8001742:	2b04      	cmp	r3, #4
 8001744:	bf28      	it	cs
 8001746:	2304      	movcs	r3, #4
 8001748:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	3304      	adds	r3, #4
 800174e:	2b06      	cmp	r3, #6
 8001750:	d902      	bls.n	8001758 <NVIC_EncodePriority+0x30>
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	3b03      	subs	r3, #3
 8001756:	e000      	b.n	800175a <NVIC_EncodePriority+0x32>
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800175c:	f04f 32ff 	mov.w	r2, #4294967295
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	43da      	mvns	r2, r3
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	401a      	ands	r2, r3
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001770:	f04f 31ff 	mov.w	r1, #4294967295
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	fa01 f303 	lsl.w	r3, r1, r3
 800177a:	43d9      	mvns	r1, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001780:	4313      	orrs	r3, r2
         );
}
 8001782:	4618      	mov	r0, r3
 8001784:	3724      	adds	r7, #36	@ 0x24
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
	...

08001790 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	3b01      	subs	r3, #1
 800179c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017a0:	d301      	bcc.n	80017a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017a2:	2301      	movs	r3, #1
 80017a4:	e00f      	b.n	80017c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a6:	4a0a      	ldr	r2, [pc, #40]	@ (80017d0 <SysTick_Config+0x40>)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3b01      	subs	r3, #1
 80017ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ae:	210f      	movs	r1, #15
 80017b0:	f04f 30ff 	mov.w	r0, #4294967295
 80017b4:	f7ff ff8e 	bl	80016d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b8:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <SysTick_Config+0x40>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017be:	4b04      	ldr	r3, [pc, #16]	@ (80017d0 <SysTick_Config+0x40>)
 80017c0:	2207      	movs	r2, #7
 80017c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	e000e010 	.word	0xe000e010

080017d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff ff29 	bl	8001634 <__NVIC_SetPriorityGrouping>
}
 80017e2:	bf00      	nop
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b086      	sub	sp, #24
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	60b9      	str	r1, [r7, #8]
 80017f4:	607a      	str	r2, [r7, #4]
 80017f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80017fc:	f7ff ff3e 	bl	800167c <__NVIC_GetPriorityGrouping>
 8001800:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001802:	687a      	ldr	r2, [r7, #4]
 8001804:	68b9      	ldr	r1, [r7, #8]
 8001806:	6978      	ldr	r0, [r7, #20]
 8001808:	f7ff ff8e 	bl	8001728 <NVIC_EncodePriority>
 800180c:	4602      	mov	r2, r0
 800180e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ff5d 	bl	80016d4 <__NVIC_SetPriority>
}
 800181a:	bf00      	nop
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	4603      	mov	r3, r0
 800182a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800182c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff31 	bl	8001698 <__NVIC_EnableIRQ>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f7ff ffa2 	bl	8001790 <SysTick_Config>
 800184c:	4603      	mov	r3, r0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001858:	b480      	push	{r7}
 800185a:	b087      	sub	sp, #28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001866:	e17f      	b.n	8001b68 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	2101      	movs	r1, #1
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	fa01 f303 	lsl.w	r3, r1, r3
 8001874:	4013      	ands	r3, r2
 8001876:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	f000 8171 	beq.w	8001b62 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f003 0303 	and.w	r3, r3, #3
 8001888:	2b01      	cmp	r3, #1
 800188a:	d005      	beq.n	8001898 <HAL_GPIO_Init+0x40>
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d130      	bne.n	80018fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	2203      	movs	r2, #3
 80018a4:	fa02 f303 	lsl.w	r3, r2, r3
 80018a8:	43db      	mvns	r3, r3
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	4013      	ands	r3, r2
 80018ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	68da      	ldr	r2, [r3, #12]
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	4313      	orrs	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ce:	2201      	movs	r2, #1
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	693a      	ldr	r2, [r7, #16]
 80018da:	4013      	ands	r3, r2
 80018dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	091b      	lsrs	r3, r3, #4
 80018e4:	f003 0201 	and.w	r2, r3, #1
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	fa02 f303 	lsl.w	r3, r2, r3
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	693a      	ldr	r2, [r7, #16]
 80018f8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f003 0303 	and.w	r3, r3, #3
 8001902:	2b03      	cmp	r3, #3
 8001904:	d118      	bne.n	8001938 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800190c:	2201      	movs	r2, #1
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	43db      	mvns	r3, r3
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	08db      	lsrs	r3, r3, #3
 8001922:	f003 0201 	and.w	r2, r3, #1
 8001926:	697b      	ldr	r3, [r7, #20]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4313      	orrs	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 0303 	and.w	r3, r3, #3
 8001940:	2b03      	cmp	r3, #3
 8001942:	d017      	beq.n	8001974 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	005b      	lsls	r3, r3, #1
 800194e:	2203      	movs	r2, #3
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	fa02 f303 	lsl.w	r3, r2, r3
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	4313      	orrs	r3, r2
 800196c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 0303 	and.w	r3, r3, #3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d123      	bne.n	80019c8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	08da      	lsrs	r2, r3, #3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3208      	adds	r2, #8
 8001988:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	220f      	movs	r2, #15
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	43db      	mvns	r3, r3
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4013      	ands	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	691a      	ldr	r2, [r3, #16]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	f003 0307 	and.w	r3, r3, #7
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	693a      	ldr	r2, [r7, #16]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	08da      	lsrs	r2, r3, #3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3208      	adds	r2, #8
 80019c2:	6939      	ldr	r1, [r7, #16]
 80019c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	2203      	movs	r2, #3
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	43db      	mvns	r3, r3
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	4013      	ands	r3, r2
 80019de:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 0203 	and.w	r2, r3, #3
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	005b      	lsls	r3, r3, #1
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	f000 80ac 	beq.w	8001b62 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	4b5f      	ldr	r3, [pc, #380]	@ (8001b88 <HAL_GPIO_Init+0x330>)
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0e:	4a5e      	ldr	r2, [pc, #376]	@ (8001b88 <HAL_GPIO_Init+0x330>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a16:	4b5c      	ldr	r3, [pc, #368]	@ (8001b88 <HAL_GPIO_Init+0x330>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a22:	4a5a      	ldr	r2, [pc, #360]	@ (8001b8c <HAL_GPIO_Init+0x334>)
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	089b      	lsrs	r3, r3, #2
 8001a28:	3302      	adds	r3, #2
 8001a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	220f      	movs	r2, #15
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	693a      	ldr	r2, [r7, #16]
 8001a42:	4013      	ands	r3, r2
 8001a44:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001a4c:	d025      	beq.n	8001a9a <HAL_GPIO_Init+0x242>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a4f      	ldr	r2, [pc, #316]	@ (8001b90 <HAL_GPIO_Init+0x338>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d01f      	beq.n	8001a96 <HAL_GPIO_Init+0x23e>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a4e      	ldr	r2, [pc, #312]	@ (8001b94 <HAL_GPIO_Init+0x33c>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d019      	beq.n	8001a92 <HAL_GPIO_Init+0x23a>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a4d      	ldr	r2, [pc, #308]	@ (8001b98 <HAL_GPIO_Init+0x340>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d013      	beq.n	8001a8e <HAL_GPIO_Init+0x236>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a4c      	ldr	r2, [pc, #304]	@ (8001b9c <HAL_GPIO_Init+0x344>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d00d      	beq.n	8001a8a <HAL_GPIO_Init+0x232>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a4b      	ldr	r2, [pc, #300]	@ (8001ba0 <HAL_GPIO_Init+0x348>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d007      	beq.n	8001a86 <HAL_GPIO_Init+0x22e>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a4a      	ldr	r2, [pc, #296]	@ (8001ba4 <HAL_GPIO_Init+0x34c>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d101      	bne.n	8001a82 <HAL_GPIO_Init+0x22a>
 8001a7e:	2306      	movs	r3, #6
 8001a80:	e00c      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a82:	2307      	movs	r3, #7
 8001a84:	e00a      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a86:	2305      	movs	r3, #5
 8001a88:	e008      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e004      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a92:	2302      	movs	r3, #2
 8001a94:	e002      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <HAL_GPIO_Init+0x244>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	697a      	ldr	r2, [r7, #20]
 8001a9e:	f002 0203 	and.w	r2, r2, #3
 8001aa2:	0092      	lsls	r2, r2, #2
 8001aa4:	4093      	lsls	r3, r2
 8001aa6:	693a      	ldr	r2, [r7, #16]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001aac:	4937      	ldr	r1, [pc, #220]	@ (8001b8c <HAL_GPIO_Init+0x334>)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	089b      	lsrs	r3, r3, #2
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	693a      	ldr	r2, [r7, #16]
 8001ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001aba:	4b3b      	ldr	r3, [pc, #236]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ade:	4a32      	ldr	r2, [pc, #200]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ae4:	4b30      	ldr	r3, [pc, #192]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	4013      	ands	r3, r2
 8001af2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b00:	693a      	ldr	r2, [r7, #16]
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b08:	4a27      	ldr	r2, [pc, #156]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001b0a:	693b      	ldr	r3, [r7, #16]
 8001b0c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b0e:	4b26      	ldr	r3, [pc, #152]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	43db      	mvns	r3, r3
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b32:	4a1d      	ldr	r2, [pc, #116]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b38:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b5c:	4a12      	ldr	r2, [pc, #72]	@ (8001ba8 <HAL_GPIO_Init+0x350>)
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f47f ae78 	bne.w	8001868 <HAL_GPIO_Init+0x10>
  }
}
 8001b78:	bf00      	nop
 8001b7a:	bf00      	nop
 8001b7c:	371c      	adds	r7, #28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40010000 	.word	0x40010000
 8001b90:	48000400 	.word	0x48000400
 8001b94:	48000800 	.word	0x48000800
 8001b98:	48000c00 	.word	0x48000c00
 8001b9c:	48001000 	.word	0x48001000
 8001ba0:	48001400 	.word	0x48001400
 8001ba4:	48001800 	.word	0x48001800
 8001ba8:	40010400 	.word	0x40010400

08001bac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b087      	sub	sp, #28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8001bba:	e0cd      	b.n	8001d58 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8001bca:	693b      	ldr	r3, [r7, #16]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	f000 80c0 	beq.w	8001d52 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8001bd2:	4a68      	ldr	r2, [pc, #416]	@ (8001d74 <HAL_GPIO_DeInit+0x1c8>)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	089b      	lsrs	r3, r3, #2
 8001bd8:	3302      	adds	r3, #2
 8001bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bde:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	f003 0303 	and.w	r3, r3, #3
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	220f      	movs	r2, #15
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	68fa      	ldr	r2, [r7, #12]
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001bfa:	d025      	beq.n	8001c48 <HAL_GPIO_DeInit+0x9c>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	4a5e      	ldr	r2, [pc, #376]	@ (8001d78 <HAL_GPIO_DeInit+0x1cc>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d01f      	beq.n	8001c44 <HAL_GPIO_DeInit+0x98>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a5d      	ldr	r2, [pc, #372]	@ (8001d7c <HAL_GPIO_DeInit+0x1d0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d019      	beq.n	8001c40 <HAL_GPIO_DeInit+0x94>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a5c      	ldr	r2, [pc, #368]	@ (8001d80 <HAL_GPIO_DeInit+0x1d4>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d013      	beq.n	8001c3c <HAL_GPIO_DeInit+0x90>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a5b      	ldr	r2, [pc, #364]	@ (8001d84 <HAL_GPIO_DeInit+0x1d8>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d00d      	beq.n	8001c38 <HAL_GPIO_DeInit+0x8c>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a5a      	ldr	r2, [pc, #360]	@ (8001d88 <HAL_GPIO_DeInit+0x1dc>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d007      	beq.n	8001c34 <HAL_GPIO_DeInit+0x88>
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4a59      	ldr	r2, [pc, #356]	@ (8001d8c <HAL_GPIO_DeInit+0x1e0>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d101      	bne.n	8001c30 <HAL_GPIO_DeInit+0x84>
 8001c2c:	2306      	movs	r3, #6
 8001c2e:	e00c      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c30:	2307      	movs	r3, #7
 8001c32:	e00a      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c34:	2305      	movs	r3, #5
 8001c36:	e008      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c38:	2304      	movs	r3, #4
 8001c3a:	e006      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	e004      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c40:	2302      	movs	r3, #2
 8001c42:	e002      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c44:	2301      	movs	r3, #1
 8001c46:	e000      	b.n	8001c4a <HAL_GPIO_DeInit+0x9e>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	f002 0203 	and.w	r2, r2, #3
 8001c50:	0092      	lsls	r2, r2, #2
 8001c52:	4093      	lsls	r3, r2
 8001c54:	68fa      	ldr	r2, [r7, #12]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d132      	bne.n	8001cc0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001c5a:	4b4d      	ldr	r3, [pc, #308]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	43db      	mvns	r3, r3
 8001c62:	494b      	ldr	r1, [pc, #300]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c64:	4013      	ands	r3, r2
 8001c66:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001c68:	4b49      	ldr	r3, [pc, #292]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	43db      	mvns	r3, r3
 8001c70:	4947      	ldr	r1, [pc, #284]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c72:	4013      	ands	r3, r2
 8001c74:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8001c76:	4b46      	ldr	r3, [pc, #280]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	4944      	ldr	r1, [pc, #272]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8001c84:	4b42      	ldr	r3, [pc, #264]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	4940      	ldr	r1, [pc, #256]	@ (8001d90 <HAL_GPIO_DeInit+0x1e4>)
 8001c8e:	4013      	ands	r3, r2
 8001c90:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	f003 0303 	and.w	r3, r3, #3
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	220f      	movs	r2, #15
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001ca2:	4a34      	ldr	r2, [pc, #208]	@ (8001d74 <HAL_GPIO_DeInit+0x1c8>)
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	089b      	lsrs	r3, r3, #2
 8001ca8:	3302      	adds	r3, #2
 8001caa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	43da      	mvns	r2, r3
 8001cb2:	4830      	ldr	r0, [pc, #192]	@ (8001d74 <HAL_GPIO_DeInit+0x1c8>)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	089b      	lsrs	r3, r3, #2
 8001cb8:	400a      	ands	r2, r1
 8001cba:	3302      	adds	r3, #2
 8001cbc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	2103      	movs	r1, #3
 8001cca:	fa01 f303 	lsl.w	r3, r1, r3
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	08da      	lsrs	r2, r3, #3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3208      	adds	r2, #8
 8001cdc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	220f      	movs	r2, #15
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	08d2      	lsrs	r2, r2, #3
 8001cf4:	4019      	ands	r1, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	3208      	adds	r2, #8
 8001cfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	2103      	movs	r1, #3
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	401a      	ands	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	401a      	ands	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2103      	movs	r1, #3
 8001d32:	fa01 f303 	lsl.w	r3, r1, r3
 8001d36:	43db      	mvns	r3, r3
 8001d38:	401a      	ands	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d42:	2101      	movs	r1, #1
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	fa01 f303 	lsl.w	r3, r1, r3
 8001d4a:	43db      	mvns	r3, r3
 8001d4c:	401a      	ands	r2, r3
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	3301      	adds	r3, #1
 8001d56:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	f47f af2b 	bne.w	8001bbc <HAL_GPIO_DeInit+0x10>
  }
}
 8001d66:	bf00      	nop
 8001d68:	bf00      	nop
 8001d6a:	371c      	adds	r7, #28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	40010000 	.word	0x40010000
 8001d78:	48000400 	.word	0x48000400
 8001d7c:	48000800 	.word	0x48000800
 8001d80:	48000c00 	.word	0x48000c00
 8001d84:	48001000 	.word	0x48001000
 8001d88:	48001400 	.word	0x48001400
 8001d8c:	48001800 	.word	0x48001800
 8001d90:	40010400 	.word	0x40010400

08001d94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	807b      	strh	r3, [r7, #2]
 8001da0:	4613      	mov	r3, r2
 8001da2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001da4:	787b      	ldrb	r3, [r7, #1]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001daa:	887a      	ldrh	r2, [r7, #2]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001db0:	e002      	b.n	8001db8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001db2:	887a      	ldrh	r2, [r7, #2]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001dce:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001dd0:	695a      	ldr	r2, [r3, #20]
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d006      	beq.n	8001de8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001dda:	4a05      	ldr	r2, [pc, #20]	@ (8001df0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ddc:	88fb      	ldrh	r3, [r7, #6]
 8001dde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001de0:	88fb      	ldrh	r3, [r7, #6]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe ff70 	bl	8000cc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40010400 	.word	0x40010400

08001df4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e08d      	b.n	8001f22 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e0c:	b2db      	uxtb	r3, r3
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d106      	bne.n	8001e20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7fe fd34 	bl	8000888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2224      	movs	r2, #36	@ 0x24
 8001e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f022 0201 	bic.w	r2, r2, #1
 8001e36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685a      	ldr	r2, [r3, #4]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68db      	ldr	r3, [r3, #12]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d107      	bne.n	8001e6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e6a:	609a      	str	r2, [r3, #8]
 8001e6c:	e006      	b.n	8001e7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d108      	bne.n	8001e96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e92:	605a      	str	r2, [r3, #4]
 8001e94:	e007      	b.n	8001ea6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	685a      	ldr	r2, [r3, #4]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ea4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	6812      	ldr	r2, [r2, #0]
 8001eb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001eb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68da      	ldr	r2, [r3, #12]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ec8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	691a      	ldr	r2, [r3, #16]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	699b      	ldr	r3, [r3, #24]
 8001eda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	69d9      	ldr	r1, [r3, #28]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a1a      	ldr	r2, [r3, #32]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f042 0201 	orr.w	r2, r2, #1
 8001f02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2220      	movs	r2, #32
 8001f0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f20:	2300      	movs	r3, #0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e021      	b.n	8001f80 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2224      	movs	r2, #36	@ 0x24
 8001f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0201 	bic.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f7fe fd7f 	bl	8000a58 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2200      	movs	r2, #0
 8001f64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8001f7e:	2300      	movs	r3, #0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af02      	add	r7, sp, #8
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	607a      	str	r2, [r7, #4]
 8001f92:	461a      	mov	r2, r3
 8001f94:	460b      	mov	r3, r1
 8001f96:	817b      	strh	r3, [r7, #10]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	2b20      	cmp	r3, #32
 8001fa6:	f040 80fd 	bne.w	80021a4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001fb0:	2b01      	cmp	r3, #1
 8001fb2:	d101      	bne.n	8001fb8 <HAL_I2C_Master_Transmit+0x30>
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	e0f6      	b.n	80021a6 <HAL_I2C_Master_Transmit+0x21e>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fc0:	f7ff fb2c 	bl	800161c <HAL_GetTick>
 8001fc4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	2319      	movs	r3, #25
 8001fcc:	2201      	movs	r2, #1
 8001fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f000 fa0a 	bl	80023ec <I2C_WaitOnFlagUntilTimeout>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e0e1      	b.n	80021a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2221      	movs	r2, #33	@ 0x21
 8001fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2210      	movs	r2, #16
 8001fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	893a      	ldrh	r2, [r7, #8]
 8002002:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2200      	movs	r2, #0
 8002008:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800200e:	b29b      	uxth	r3, r3
 8002010:	2bff      	cmp	r3, #255	@ 0xff
 8002012:	d906      	bls.n	8002022 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	22ff      	movs	r2, #255	@ 0xff
 8002018:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800201a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800201e:	617b      	str	r3, [r7, #20]
 8002020:	e007      	b.n	8002032 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002026:	b29a      	uxth	r2, r3
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800202c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002030:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002036:	2b00      	cmp	r3, #0
 8002038:	d024      	beq.n	8002084 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800203e:	781a      	ldrb	r2, [r3, #0]
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204a:	1c5a      	adds	r2, r3, #1
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002054:	b29b      	uxth	r3, r3
 8002056:	3b01      	subs	r3, #1
 8002058:	b29a      	uxth	r2, r3
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002062:	3b01      	subs	r3, #1
 8002064:	b29a      	uxth	r2, r3
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800206e:	b2db      	uxtb	r3, r3
 8002070:	3301      	adds	r3, #1
 8002072:	b2da      	uxtb	r2, r3
 8002074:	8979      	ldrh	r1, [r7, #10]
 8002076:	4b4e      	ldr	r3, [pc, #312]	@ (80021b0 <HAL_I2C_Master_Transmit+0x228>)
 8002078:	9300      	str	r3, [sp, #0]
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f000 fc05 	bl	800288c <I2C_TransferConfig>
 8002082:	e066      	b.n	8002152 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002088:	b2da      	uxtb	r2, r3
 800208a:	8979      	ldrh	r1, [r7, #10]
 800208c:	4b48      	ldr	r3, [pc, #288]	@ (80021b0 <HAL_I2C_Master_Transmit+0x228>)
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	68f8      	ldr	r0, [r7, #12]
 8002094:	f000 fbfa 	bl	800288c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002098:	e05b      	b.n	8002152 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	6a39      	ldr	r1, [r7, #32]
 800209e:	68f8      	ldr	r0, [r7, #12]
 80020a0:	f000 f9fd 	bl	800249e <I2C_WaitOnTXISFlagUntilTimeout>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e07b      	b.n	80021a6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b2:	781a      	ldrb	r2, [r3, #0]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	3b01      	subs	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020d6:	3b01      	subs	r3, #1
 80020d8:	b29a      	uxth	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d034      	beq.n	8002152 <HAL_I2C_Master_Transmit+0x1ca>
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d130      	bne.n	8002152 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	6a3b      	ldr	r3, [r7, #32]
 80020f6:	2200      	movs	r2, #0
 80020f8:	2180      	movs	r1, #128	@ 0x80
 80020fa:	68f8      	ldr	r0, [r7, #12]
 80020fc:	f000 f976 	bl	80023ec <I2C_WaitOnFlagUntilTimeout>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e04d      	b.n	80021a6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800210e:	b29b      	uxth	r3, r3
 8002110:	2bff      	cmp	r3, #255	@ 0xff
 8002112:	d90e      	bls.n	8002132 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	22ff      	movs	r2, #255	@ 0xff
 8002118:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800211e:	b2da      	uxtb	r2, r3
 8002120:	8979      	ldrh	r1, [r7, #10]
 8002122:	2300      	movs	r3, #0
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f000 fbae 	bl	800288c <I2C_TransferConfig>
 8002130:	e00f      	b.n	8002152 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002136:	b29a      	uxth	r2, r3
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002140:	b2da      	uxtb	r2, r3
 8002142:	8979      	ldrh	r1, [r7, #10]
 8002144:	2300      	movs	r3, #0
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	f000 fb9d 	bl	800288c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002156:	b29b      	uxth	r3, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d19e      	bne.n	800209a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	6a39      	ldr	r1, [r7, #32]
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 f9e3 	bl	800252c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002166:	4603      	mov	r3, r0
 8002168:	2b00      	cmp	r3, #0
 800216a:	d001      	beq.n	8002170 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e01a      	b.n	80021a6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2220      	movs	r2, #32
 8002176:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6859      	ldr	r1, [r3, #4]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	4b0c      	ldr	r3, [pc, #48]	@ (80021b4 <HAL_I2C_Master_Transmit+0x22c>)
 8002184:	400b      	ands	r3, r1
 8002186:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2220      	movs	r2, #32
 800218c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2200      	movs	r2, #0
 800219c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	e000      	b.n	80021a6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80021a4:	2302      	movs	r3, #2
  }
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3718      	adds	r7, #24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	80002000 	.word	0x80002000
 80021b4:	fe00e800 	.word	0xfe00e800

080021b8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af02      	add	r7, sp, #8
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	607a      	str	r2, [r7, #4]
 80021c2:	461a      	mov	r2, r3
 80021c4:	460b      	mov	r3, r1
 80021c6:	817b      	strh	r3, [r7, #10]
 80021c8:	4613      	mov	r3, r2
 80021ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b20      	cmp	r3, #32
 80021d6:	f040 80db 	bne.w	8002390 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <HAL_I2C_Master_Receive+0x30>
 80021e4:	2302      	movs	r3, #2
 80021e6:	e0d4      	b.n	8002392 <HAL_I2C_Master_Receive+0x1da>
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2201      	movs	r2, #1
 80021ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021f0:	f7ff fa14 	bl	800161c <HAL_GetTick>
 80021f4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	9300      	str	r3, [sp, #0]
 80021fa:	2319      	movs	r3, #25
 80021fc:	2201      	movs	r2, #1
 80021fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f000 f8f2 	bl	80023ec <I2C_WaitOnFlagUntilTimeout>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e0bf      	b.n	8002392 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2222      	movs	r2, #34	@ 0x22
 8002216:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	2210      	movs	r2, #16
 800221e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	893a      	ldrh	r2, [r7, #8]
 8002232:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2200      	movs	r2, #0
 8002238:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800223e:	b29b      	uxth	r3, r3
 8002240:	2bff      	cmp	r3, #255	@ 0xff
 8002242:	d90e      	bls.n	8002262 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2201      	movs	r2, #1
 8002248:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800224e:	b2da      	uxtb	r2, r3
 8002250:	8979      	ldrh	r1, [r7, #10]
 8002252:	4b52      	ldr	r3, [pc, #328]	@ (800239c <HAL_I2C_Master_Receive+0x1e4>)
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800225a:	68f8      	ldr	r0, [r7, #12]
 800225c:	f000 fb16 	bl	800288c <I2C_TransferConfig>
 8002260:	e06d      	b.n	800233e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002266:	b29a      	uxth	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002270:	b2da      	uxtb	r2, r3
 8002272:	8979      	ldrh	r1, [r7, #10]
 8002274:	4b49      	ldr	r3, [pc, #292]	@ (800239c <HAL_I2C_Master_Receive+0x1e4>)
 8002276:	9300      	str	r3, [sp, #0]
 8002278:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 fb05 	bl	800288c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002282:	e05c      	b.n	800233e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	6a39      	ldr	r1, [r7, #32]
 8002288:	68f8      	ldr	r0, [r7, #12]
 800228a:	f000 f993 	bl	80025b4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e07c      	b.n	8002392 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	1c5a      	adds	r2, r3, #1
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b4:	3b01      	subs	r3, #1
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	3b01      	subs	r3, #1
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d034      	beq.n	800233e <HAL_I2C_Master_Receive+0x186>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d130      	bne.n	800233e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	6a3b      	ldr	r3, [r7, #32]
 80022e2:	2200      	movs	r2, #0
 80022e4:	2180      	movs	r1, #128	@ 0x80
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f000 f880 	bl	80023ec <I2C_WaitOnFlagUntilTimeout>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e04d      	b.n	8002392 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	2bff      	cmp	r3, #255	@ 0xff
 80022fe:	d90e      	bls.n	800231e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	22ff      	movs	r2, #255	@ 0xff
 8002304:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800230a:	b2da      	uxtb	r2, r3
 800230c:	8979      	ldrh	r1, [r7, #10]
 800230e:	2300      	movs	r3, #0
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 fab8 	bl	800288c <I2C_TransferConfig>
 800231c:	e00f      	b.n	800233e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002322:	b29a      	uxth	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800232c:	b2da      	uxtb	r2, r3
 800232e:	8979      	ldrh	r1, [r7, #10]
 8002330:	2300      	movs	r3, #0
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f000 faa7 	bl	800288c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002342:	b29b      	uxth	r3, r3
 8002344:	2b00      	cmp	r3, #0
 8002346:	d19d      	bne.n	8002284 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002348:	697a      	ldr	r2, [r7, #20]
 800234a:	6a39      	ldr	r1, [r7, #32]
 800234c:	68f8      	ldr	r0, [r7, #12]
 800234e:	f000 f8ed 	bl	800252c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d001      	beq.n	800235c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e01a      	b.n	8002392 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	2220      	movs	r2, #32
 8002362:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6859      	ldr	r1, [r3, #4]
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b0c      	ldr	r3, [pc, #48]	@ (80023a0 <HAL_I2C_Master_Receive+0x1e8>)
 8002370:	400b      	ands	r3, r1
 8002372:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2220      	movs	r2, #32
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800238c:	2300      	movs	r3, #0
 800238e:	e000      	b.n	8002392 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002390:	2302      	movs	r3, #2
  }
}
 8002392:	4618      	mov	r0, r3
 8002394:	3718      	adds	r7, #24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	80002400 	.word	0x80002400
 80023a0:	fe00e800 	.word	0xfe00e800

080023a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	699b      	ldr	r3, [r3, #24]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	d103      	bne.n	80023c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2200      	movs	r2, #0
 80023c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d007      	beq.n	80023e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	699a      	ldr	r2, [r3, #24]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f042 0201 	orr.w	r2, r2, #1
 80023de:	619a      	str	r2, [r3, #24]
  }
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	60f8      	str	r0, [r7, #12]
 80023f4:	60b9      	str	r1, [r7, #8]
 80023f6:	603b      	str	r3, [r7, #0]
 80023f8:	4613      	mov	r3, r2
 80023fa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023fc:	e03b      	b.n	8002476 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023fe:	69ba      	ldr	r2, [r7, #24]
 8002400:	6839      	ldr	r1, [r7, #0]
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 f962 	bl	80026cc <I2C_IsErrorOccurred>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e041      	b.n	8002496 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002418:	d02d      	beq.n	8002476 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800241a:	f7ff f8ff 	bl	800161c <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	429a      	cmp	r2, r3
 8002428:	d302      	bcc.n	8002430 <I2C_WaitOnFlagUntilTimeout+0x44>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d122      	bne.n	8002476 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	699a      	ldr	r2, [r3, #24]
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	4013      	ands	r3, r2
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	429a      	cmp	r2, r3
 800243e:	bf0c      	ite	eq
 8002440:	2301      	moveq	r3, #1
 8002442:	2300      	movne	r3, #0
 8002444:	b2db      	uxtb	r3, r3
 8002446:	461a      	mov	r2, r3
 8002448:	79fb      	ldrb	r3, [r7, #7]
 800244a:	429a      	cmp	r2, r3
 800244c:	d113      	bne.n	8002476 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	f043 0220 	orr.w	r2, r3, #32
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2220      	movs	r2, #32
 800245e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e00f      	b.n	8002496 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	699a      	ldr	r2, [r3, #24]
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	4013      	ands	r3, r2
 8002480:	68ba      	ldr	r2, [r7, #8]
 8002482:	429a      	cmp	r2, r3
 8002484:	bf0c      	ite	eq
 8002486:	2301      	moveq	r3, #1
 8002488:	2300      	movne	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	79fb      	ldrb	r3, [r7, #7]
 8002490:	429a      	cmp	r2, r3
 8002492:	d0b4      	beq.n	80023fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800249e:	b580      	push	{r7, lr}
 80024a0:	b084      	sub	sp, #16
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	60f8      	str	r0, [r7, #12]
 80024a6:	60b9      	str	r1, [r7, #8]
 80024a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024aa:	e033      	b.n	8002514 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	68b9      	ldr	r1, [r7, #8]
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 f90b 	bl	80026cc <I2C_IsErrorOccurred>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e031      	b.n	8002524 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024c6:	d025      	beq.n	8002514 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024c8:	f7ff f8a8 	bl	800161c <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d302      	bcc.n	80024de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d11a      	bne.n	8002514 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d013      	beq.n	8002514 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f0:	f043 0220 	orr.w	r2, r3, #32
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e007      	b.n	8002524 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	699b      	ldr	r3, [r3, #24]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b02      	cmp	r3, #2
 8002520:	d1c4      	bne.n	80024ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002522:	2300      	movs	r3, #0
}
 8002524:	4618      	mov	r0, r3
 8002526:	3710      	adds	r7, #16
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002538:	e02f      	b.n	800259a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	68b9      	ldr	r1, [r7, #8]
 800253e:	68f8      	ldr	r0, [r7, #12]
 8002540:	f000 f8c4 	bl	80026cc <I2C_IsErrorOccurred>
 8002544:	4603      	mov	r3, r0
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e02d      	b.n	80025aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254e:	f7ff f865 	bl	800161c <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	68ba      	ldr	r2, [r7, #8]
 800255a:	429a      	cmp	r2, r3
 800255c:	d302      	bcc.n	8002564 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d11a      	bne.n	800259a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699b      	ldr	r3, [r3, #24]
 800256a:	f003 0320 	and.w	r3, r3, #32
 800256e:	2b20      	cmp	r3, #32
 8002570:	d013      	beq.n	800259a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002576:	f043 0220 	orr.w	r2, r3, #32
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2220      	movs	r2, #32
 8002582:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e007      	b.n	80025aa <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	f003 0320 	and.w	r3, r3, #32
 80025a4:	2b20      	cmp	r3, #32
 80025a6:	d1c8      	bne.n	800253a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
	...

080025b4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025c0:	2300      	movs	r3, #0
 80025c2:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80025c4:	e071      	b.n	80026aa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	68b9      	ldr	r1, [r7, #8]
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f000 f87e 	bl	80026cc <I2C_IsErrorOccurred>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	f003 0320 	and.w	r3, r3, #32
 80025e4:	2b20      	cmp	r3, #32
 80025e6:	d13b      	bne.n	8002660 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d138      	bne.n	8002660 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b04      	cmp	r3, #4
 80025fa:	d105      	bne.n	8002608 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002604:	2300      	movs	r3, #0
 8002606:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	f003 0310 	and.w	r3, r3, #16
 8002612:	2b10      	cmp	r3, #16
 8002614:	d121      	bne.n	800265a <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	2210      	movs	r2, #16
 800261c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2204      	movs	r2, #4
 8002622:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2220      	movs	r2, #32
 800262a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6859      	ldr	r1, [r3, #4]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4b24      	ldr	r3, [pc, #144]	@ (80026c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002638:	400b      	ands	r3, r1
 800263a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2220      	movs	r2, #32
 8002640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002654:	2301      	movs	r3, #1
 8002656:	75fb      	strb	r3, [r7, #23]
 8002658:	e002      	b.n	8002660 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002660:	f7fe ffdc 	bl	800161c <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	429a      	cmp	r2, r3
 800266e:	d302      	bcc.n	8002676 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d119      	bne.n	80026aa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002676:	7dfb      	ldrb	r3, [r7, #23]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d116      	bne.n	80026aa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b04      	cmp	r3, #4
 8002688:	d00f      	beq.n	80026aa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268e:	f043 0220 	orr.w	r2, r3, #32
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2220      	movs	r2, #32
 800269a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80026a6:	2301      	movs	r3, #1
 80026a8:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	f003 0304 	and.w	r3, r3, #4
 80026b4:	2b04      	cmp	r3, #4
 80026b6:	d002      	beq.n	80026be <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80026b8:	7dfb      	ldrb	r3, [r7, #23]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d083      	beq.n	80025c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80026be:	7dfb      	ldrb	r3, [r7, #23]
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3718      	adds	r7, #24
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	fe00e800 	.word	0xfe00e800

080026cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08a      	sub	sp, #40	@ 0x28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026d8:	2300      	movs	r3, #0
 80026da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	f003 0310 	and.w	r3, r3, #16
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d068      	beq.n	80027ca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2210      	movs	r2, #16
 80026fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002700:	e049      	b.n	8002796 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002708:	d045      	beq.n	8002796 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800270a:	f7fe ff87 	bl	800161c <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	69fb      	ldr	r3, [r7, #28]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	429a      	cmp	r2, r3
 8002718:	d302      	bcc.n	8002720 <I2C_IsErrorOccurred+0x54>
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d13a      	bne.n	8002796 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002732:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	699b      	ldr	r3, [r3, #24]
 800273a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800273e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002742:	d121      	bne.n	8002788 <I2C_IsErrorOccurred+0xbc>
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800274a:	d01d      	beq.n	8002788 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800274c:	7cfb      	ldrb	r3, [r7, #19]
 800274e:	2b20      	cmp	r3, #32
 8002750:	d01a      	beq.n	8002788 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002760:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002762:	f7fe ff5b 	bl	800161c <HAL_GetTick>
 8002766:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002768:	e00e      	b.n	8002788 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800276a:	f7fe ff57 	bl	800161c <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b19      	cmp	r3, #25
 8002776:	d907      	bls.n	8002788 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002778:	6a3b      	ldr	r3, [r7, #32]
 800277a:	f043 0320 	orr.w	r3, r3, #32
 800277e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002786:	e006      	b.n	8002796 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	f003 0320 	and.w	r3, r3, #32
 8002792:	2b20      	cmp	r3, #32
 8002794:	d1e9      	bne.n	800276a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	f003 0320 	and.w	r3, r3, #32
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d003      	beq.n	80027ac <I2C_IsErrorOccurred+0xe0>
 80027a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0aa      	beq.n	8002702 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80027ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d103      	bne.n	80027bc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2220      	movs	r2, #32
 80027ba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80027bc:	6a3b      	ldr	r3, [r7, #32]
 80027be:	f043 0304 	orr.w	r3, r3, #4
 80027c2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d00b      	beq.n	80027f4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	f043 0301 	orr.w	r3, r3, #1
 80027e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80027ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d00b      	beq.n	8002816 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	f043 0308 	orr.w	r3, r3, #8
 8002804:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800280e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002816:	69bb      	ldr	r3, [r7, #24]
 8002818:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800281c:	2b00      	cmp	r3, #0
 800281e:	d00b      	beq.n	8002838 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002820:	6a3b      	ldr	r3, [r7, #32]
 8002822:	f043 0302 	orr.w	r3, r3, #2
 8002826:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002830:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800283c:	2b00      	cmp	r3, #0
 800283e:	d01c      	beq.n	800287a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f7ff fdaf 	bl	80023a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6859      	ldr	r1, [r3, #4]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b0d      	ldr	r3, [pc, #52]	@ (8002888 <I2C_IsErrorOccurred+0x1bc>)
 8002852:	400b      	ands	r3, r1
 8002854:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	431a      	orrs	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2220      	movs	r2, #32
 8002866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800287a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800287e:	4618      	mov	r0, r3
 8002880:	3728      	adds	r7, #40	@ 0x28
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	fe00e800 	.word	0xfe00e800

0800288c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800288c:	b480      	push	{r7}
 800288e:	b087      	sub	sp, #28
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	460b      	mov	r3, r1
 8002898:	817b      	strh	r3, [r7, #10]
 800289a:	4613      	mov	r3, r2
 800289c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800289e:	897b      	ldrh	r3, [r7, #10]
 80028a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028a4:	7a7b      	ldrb	r3, [r7, #9]
 80028a6:	041b      	lsls	r3, r3, #16
 80028a8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80028ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	0d5b      	lsrs	r3, r3, #21
 80028c6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80028ca:	4b08      	ldr	r3, [pc, #32]	@ (80028ec <I2C_TransferConfig+0x60>)
 80028cc:	430b      	orrs	r3, r1
 80028ce:	43db      	mvns	r3, r3
 80028d0:	ea02 0103 	and.w	r1, r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	430a      	orrs	r2, r1
 80028dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80028de:	bf00      	nop
 80028e0:	371c      	adds	r7, #28
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	03ff63ff 	.word	0x03ff63ff

080028f0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b20      	cmp	r3, #32
 8002904:	d138      	bne.n	8002978 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002910:	2302      	movs	r3, #2
 8002912:	e032      	b.n	800297a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2224      	movs	r2, #36	@ 0x24
 8002920:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 0201 	bic.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002942:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	683a      	ldr	r2, [r7, #0]
 8002950:	430a      	orrs	r2, r1
 8002952:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 0201 	orr.w	r2, r2, #1
 8002962:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002974:	2300      	movs	r3, #0
 8002976:	e000      	b.n	800297a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002978:	2302      	movs	r3, #2
  }
}
 800297a:	4618      	mov	r0, r3
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002986:	b480      	push	{r7}
 8002988:	b085      	sub	sp, #20
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
 800298e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b20      	cmp	r3, #32
 800299a:	d139      	bne.n	8002a10 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d101      	bne.n	80029aa <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80029a6:	2302      	movs	r3, #2
 80029a8:	e033      	b.n	8002a12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2201      	movs	r2, #1
 80029ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2224      	movs	r2, #36	@ 0x24
 80029b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0201 	bic.w	r2, r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80029d8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	021b      	lsls	r3, r3, #8
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0201 	orr.w	r2, r2, #1
 80029fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	e000      	b.n	8002a12 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002a10:	2302      	movs	r3, #2
  }
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3714      	adds	r7, #20
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
	...

08002a20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	40007000 	.word	0x40007000

08002a3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a4a:	d130      	bne.n	8002aae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a4c:	4b23      	ldr	r3, [pc, #140]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a58:	d038      	beq.n	8002acc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a5a:	4b20      	ldr	r3, [pc, #128]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a62:	4a1e      	ldr	r2, [pc, #120]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2232      	movs	r2, #50	@ 0x32
 8002a70:	fb02 f303 	mul.w	r3, r2, r3
 8002a74:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	0c9b      	lsrs	r3, r3, #18
 8002a7c:	3301      	adds	r3, #1
 8002a7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a80:	e002      	b.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	3b01      	subs	r3, #1
 8002a86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a88:	4b14      	ldr	r3, [pc, #80]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a94:	d102      	bne.n	8002a9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1f2      	bne.n	8002a82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a9e:	695b      	ldr	r3, [r3, #20]
 8002aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002aa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aa8:	d110      	bne.n	8002acc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e00f      	b.n	8002ace <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aae:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ab6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aba:	d007      	beq.n	8002acc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002abc:	4b07      	ldr	r3, [pc, #28]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ac4:	4a05      	ldr	r2, [pc, #20]	@ (8002adc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ac6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002aca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40007000 	.word	0x40007000
 8002ae0:	20000008 	.word	0x20000008
 8002ae4:	431bde83 	.word	0x431bde83

08002ae8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b088      	sub	sp, #32
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d101      	bne.n	8002afa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e3ca      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002afa:	4b97      	ldr	r3, [pc, #604]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b04:	4b94      	ldr	r3, [pc, #592]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	f003 0303 	and.w	r3, r3, #3
 8002b0c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0310 	and.w	r3, r3, #16
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 80e4 	beq.w	8002ce4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d007      	beq.n	8002b32 <HAL_RCC_OscConfig+0x4a>
 8002b22:	69bb      	ldr	r3, [r7, #24]
 8002b24:	2b0c      	cmp	r3, #12
 8002b26:	f040 808b 	bne.w	8002c40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	f040 8087 	bne.w	8002c40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b32:	4b89      	ldr	r3, [pc, #548]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <HAL_RCC_OscConfig+0x62>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e3a2      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a1a      	ldr	r2, [r3, #32]
 8002b4e:	4b82      	ldr	r3, [pc, #520]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d004      	beq.n	8002b64 <HAL_RCC_OscConfig+0x7c>
 8002b5a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b62:	e005      	b.n	8002b70 <HAL_RCC_OscConfig+0x88>
 8002b64:	4b7c      	ldr	r3, [pc, #496]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b6a:	091b      	lsrs	r3, r3, #4
 8002b6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d223      	bcs.n	8002bbc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f000 fd55 	bl	8003628 <RCC_SetFlashLatencyFromMSIRange>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e383      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b88:	4b73      	ldr	r3, [pc, #460]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a72      	ldr	r2, [pc, #456]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b8e:	f043 0308 	orr.w	r3, r3, #8
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	4b70      	ldr	r3, [pc, #448]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	496d      	ldr	r1, [pc, #436]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ba6:	4b6c      	ldr	r3, [pc, #432]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	69db      	ldr	r3, [r3, #28]
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	4968      	ldr	r1, [pc, #416]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	604b      	str	r3, [r1, #4]
 8002bba:	e025      	b.n	8002c08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bbc:	4b66      	ldr	r3, [pc, #408]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a65      	ldr	r2, [pc, #404]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bc2:	f043 0308 	orr.w	r3, r3, #8
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4b63      	ldr	r3, [pc, #396]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	4960      	ldr	r1, [pc, #384]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bda:	4b5f      	ldr	r3, [pc, #380]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	021b      	lsls	r3, r3, #8
 8002be8:	495b      	ldr	r1, [pc, #364]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bee:	69bb      	ldr	r3, [r7, #24]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d109      	bne.n	8002c08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a1b      	ldr	r3, [r3, #32]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f000 fd15 	bl	8003628 <RCC_SetFlashLatencyFromMSIRange>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e343      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c08:	f000 fc4a 	bl	80034a0 <HAL_RCC_GetSysClockFreq>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	4b52      	ldr	r3, [pc, #328]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	091b      	lsrs	r3, r3, #4
 8002c14:	f003 030f 	and.w	r3, r3, #15
 8002c18:	4950      	ldr	r1, [pc, #320]	@ (8002d5c <HAL_RCC_OscConfig+0x274>)
 8002c1a:	5ccb      	ldrb	r3, [r1, r3]
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	fa22 f303 	lsr.w	r3, r2, r3
 8002c24:	4a4e      	ldr	r2, [pc, #312]	@ (8002d60 <HAL_RCC_OscConfig+0x278>)
 8002c26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c28:	4b4e      	ldr	r3, [pc, #312]	@ (8002d64 <HAL_RCC_OscConfig+0x27c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fe fca5 	bl	800157c <HAL_InitTick>
 8002c32:	4603      	mov	r3, r0
 8002c34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d052      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	e327      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d032      	beq.n	8002cae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c48:	4b43      	ldr	r3, [pc, #268]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a42      	ldr	r2, [pc, #264]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	f043 0301 	orr.w	r3, r3, #1
 8002c52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c54:	f7fe fce2 	bl	800161c <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c5c:	f7fe fcde 	bl	800161c <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e310      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0302 	and.w	r3, r3, #2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0f0      	beq.n	8002c5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c7a:	4b37      	ldr	r3, [pc, #220]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a36      	ldr	r2, [pc, #216]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c80:	f043 0308 	orr.w	r3, r3, #8
 8002c84:	6013      	str	r3, [r2, #0]
 8002c86:	4b34      	ldr	r3, [pc, #208]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	4931      	ldr	r1, [pc, #196]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c94:	4313      	orrs	r3, r2
 8002c96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c98:	4b2f      	ldr	r3, [pc, #188]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	69db      	ldr	r3, [r3, #28]
 8002ca4:	021b      	lsls	r3, r3, #8
 8002ca6:	492c      	ldr	r1, [pc, #176]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	604b      	str	r3, [r1, #4]
 8002cac:	e01a      	b.n	8002ce4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002cae:	4b2a      	ldr	r3, [pc, #168]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a29      	ldr	r2, [pc, #164]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cb4:	f023 0301 	bic.w	r3, r3, #1
 8002cb8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cba:	f7fe fcaf 	bl	800161c <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cc2:	f7fe fcab 	bl	800161c <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e2dd      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cd4:	4b20      	ldr	r3, [pc, #128]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1f0      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x1da>
 8002ce0:	e000      	b.n	8002ce4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ce2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d074      	beq.n	8002dda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d005      	beq.n	8002d02 <HAL_RCC_OscConfig+0x21a>
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	2b0c      	cmp	r3, #12
 8002cfa:	d10e      	bne.n	8002d1a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2b03      	cmp	r3, #3
 8002d00:	d10b      	bne.n	8002d1a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d02:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d064      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x2f0>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d160      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e2ba      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d22:	d106      	bne.n	8002d32 <HAL_RCC_OscConfig+0x24a>
 8002d24:	4b0c      	ldr	r3, [pc, #48]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a0b      	ldr	r2, [pc, #44]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	e026      	b.n	8002d80 <HAL_RCC_OscConfig+0x298>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d3a:	d115      	bne.n	8002d68 <HAL_RCC_OscConfig+0x280>
 8002d3c:	4b06      	ldr	r3, [pc, #24]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a05      	ldr	r2, [pc, #20]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d46:	6013      	str	r3, [r2, #0]
 8002d48:	4b03      	ldr	r3, [pc, #12]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a02      	ldr	r2, [pc, #8]	@ (8002d58 <HAL_RCC_OscConfig+0x270>)
 8002d4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d52:	6013      	str	r3, [r2, #0]
 8002d54:	e014      	b.n	8002d80 <HAL_RCC_OscConfig+0x298>
 8002d56:	bf00      	nop
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	080096fc 	.word	0x080096fc
 8002d60:	20000008 	.word	0x20000008
 8002d64:	2000000c 	.word	0x2000000c
 8002d68:	4ba0      	ldr	r3, [pc, #640]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a9f      	ldr	r2, [pc, #636]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d72:	6013      	str	r3, [r2, #0]
 8002d74:	4b9d      	ldr	r3, [pc, #628]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a9c      	ldr	r2, [pc, #624]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d013      	beq.n	8002db0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d88:	f7fe fc48 	bl	800161c <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d90:	f7fe fc44 	bl	800161c <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b64      	cmp	r3, #100	@ 0x64
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e276      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002da2:	4b92      	ldr	r3, [pc, #584]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0f0      	beq.n	8002d90 <HAL_RCC_OscConfig+0x2a8>
 8002dae:	e014      	b.n	8002dda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db0:	f7fe fc34 	bl	800161c <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db8:	f7fe fc30 	bl	800161c <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b64      	cmp	r3, #100	@ 0x64
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e262      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dca:	4b88      	ldr	r3, [pc, #544]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1f0      	bne.n	8002db8 <HAL_RCC_OscConfig+0x2d0>
 8002dd6:	e000      	b.n	8002dda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d060      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	2b04      	cmp	r3, #4
 8002dea:	d005      	beq.n	8002df8 <HAL_RCC_OscConfig+0x310>
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	2b0c      	cmp	r3, #12
 8002df0:	d119      	bne.n	8002e26 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d116      	bne.n	8002e26 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002df8:	4b7c      	ldr	r3, [pc, #496]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d005      	beq.n	8002e10 <HAL_RCC_OscConfig+0x328>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d101      	bne.n	8002e10 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e23f      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e10:	4b76      	ldr	r3, [pc, #472]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	691b      	ldr	r3, [r3, #16]
 8002e1c:	061b      	lsls	r3, r3, #24
 8002e1e:	4973      	ldr	r1, [pc, #460]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e24:	e040      	b.n	8002ea8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d023      	beq.n	8002e76 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a6e      	ldr	r2, [pc, #440]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e3a:	f7fe fbef 	bl	800161c <HAL_GetTick>
 8002e3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e42:	f7fe fbeb 	bl	800161c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b02      	cmp	r3, #2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e21d      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e54:	4b65      	ldr	r3, [pc, #404]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0f0      	beq.n	8002e42 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e60:	4b62      	ldr	r3, [pc, #392]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	061b      	lsls	r3, r3, #24
 8002e6e:	495f      	ldr	r1, [pc, #380]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	604b      	str	r3, [r1, #4]
 8002e74:	e018      	b.n	8002ea8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e76:	4b5d      	ldr	r3, [pc, #372]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a5c      	ldr	r2, [pc, #368]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e82:	f7fe fbcb 	bl	800161c <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e8a:	f7fe fbc7 	bl	800161c <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e1f9      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e9c:	4b53      	ldr	r3, [pc, #332]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d1f0      	bne.n	8002e8a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0308 	and.w	r3, r3, #8
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d03c      	beq.n	8002f2e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d01c      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ec2:	4a4a      	ldr	r2, [pc, #296]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002ec4:	f043 0301 	orr.w	r3, r3, #1
 8002ec8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ecc:	f7fe fba6 	bl	800161c <HAL_GetTick>
 8002ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed4:	f7fe fba2 	bl	800161c <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e1d4      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ee6:	4b41      	ldr	r3, [pc, #260]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002ee8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0ef      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x3ec>
 8002ef4:	e01b      	b.n	8002f2e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002ef8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002efc:	4a3b      	ldr	r2, [pc, #236]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002efe:	f023 0301 	bic.w	r3, r3, #1
 8002f02:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f06:	f7fe fb89 	bl	800161c <HAL_GetTick>
 8002f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f0c:	e008      	b.n	8002f20 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f0e:	f7fe fb85 	bl	800161c <HAL_GetTick>
 8002f12:	4602      	mov	r2, r0
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	1ad3      	subs	r3, r2, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d901      	bls.n	8002f20 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f1c:	2303      	movs	r3, #3
 8002f1e:	e1b7      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f20:	4b32      	ldr	r3, [pc, #200]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f26:	f003 0302 	and.w	r3, r3, #2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1ef      	bne.n	8002f0e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 80a6 	beq.w	8003088 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f40:	4b2a      	ldr	r3, [pc, #168]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d10d      	bne.n	8002f68 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f4c:	4b27      	ldr	r3, [pc, #156]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f50:	4a26      	ldr	r2, [pc, #152]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002f52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f56:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f58:	4b24      	ldr	r3, [pc, #144]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f60:	60bb      	str	r3, [r7, #8]
 8002f62:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f64:	2301      	movs	r3, #1
 8002f66:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f68:	4b21      	ldr	r3, [pc, #132]	@ (8002ff0 <HAL_RCC_OscConfig+0x508>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d118      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff0 <HAL_RCC_OscConfig+0x508>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a1d      	ldr	r2, [pc, #116]	@ (8002ff0 <HAL_RCC_OscConfig+0x508>)
 8002f7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f7e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f80:	f7fe fb4c 	bl	800161c <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f88:	f7fe fb48 	bl	800161c <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e17a      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f9a:	4b15      	ldr	r3, [pc, #84]	@ (8002ff0 <HAL_RCC_OscConfig+0x508>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d0f0      	beq.n	8002f88 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d108      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x4d8>
 8002fae:	4b0f      	ldr	r3, [pc, #60]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002fb6:	f043 0301 	orr.w	r3, r3, #1
 8002fba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fbe:	e029      	b.n	8003014 <HAL_RCC_OscConfig+0x52c>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	2b05      	cmp	r3, #5
 8002fc6:	d115      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x50c>
 8002fc8:	4b08      	ldr	r3, [pc, #32]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fce:	4a07      	ldr	r2, [pc, #28]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002fd0:	f043 0304 	orr.w	r3, r3, #4
 8002fd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fd8:	4b04      	ldr	r3, [pc, #16]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fde:	4a03      	ldr	r2, [pc, #12]	@ (8002fec <HAL_RCC_OscConfig+0x504>)
 8002fe0:	f043 0301 	orr.w	r3, r3, #1
 8002fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fe8:	e014      	b.n	8003014 <HAL_RCC_OscConfig+0x52c>
 8002fea:	bf00      	nop
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40007000 	.word	0x40007000
 8002ff4:	4b9c      	ldr	r3, [pc, #624]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8002ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ffa:	4a9b      	ldr	r2, [pc, #620]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8002ffc:	f023 0301 	bic.w	r3, r3, #1
 8003000:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003004:	4b98      	ldr	r3, [pc, #608]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800300a:	4a97      	ldr	r2, [pc, #604]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800300c:	f023 0304 	bic.w	r3, r3, #4
 8003010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d016      	beq.n	800304a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301c:	f7fe fafe 	bl	800161c <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003022:	e00a      	b.n	800303a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003024:	f7fe fafa 	bl	800161c <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e12a      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800303a:	4b8b      	ldr	r3, [pc, #556]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800303c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003040:	f003 0302 	and.w	r3, r3, #2
 8003044:	2b00      	cmp	r3, #0
 8003046:	d0ed      	beq.n	8003024 <HAL_RCC_OscConfig+0x53c>
 8003048:	e015      	b.n	8003076 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800304a:	f7fe fae7 	bl	800161c <HAL_GetTick>
 800304e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003050:	e00a      	b.n	8003068 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003052:	f7fe fae3 	bl	800161c <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003060:	4293      	cmp	r3, r2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e113      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003068:	4b7f      	ldr	r3, [pc, #508]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800306a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1ed      	bne.n	8003052 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003076:	7ffb      	ldrb	r3, [r7, #31]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d105      	bne.n	8003088 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800307c:	4b7a      	ldr	r3, [pc, #488]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800307e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003080:	4a79      	ldr	r2, [pc, #484]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003082:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003086:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 80fe 	beq.w	800328e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003096:	2b02      	cmp	r3, #2
 8003098:	f040 80d0 	bne.w	800323c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800309c:	4b72      	ldr	r3, [pc, #456]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	f003 0203 	and.w	r2, r3, #3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d130      	bne.n	8003112 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ba:	3b01      	subs	r3, #1
 80030bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030be:	429a      	cmp	r2, r3
 80030c0:	d127      	bne.n	8003112 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d11f      	bne.n	8003112 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80030dc:	2a07      	cmp	r2, #7
 80030de:	bf14      	ite	ne
 80030e0:	2201      	movne	r2, #1
 80030e2:	2200      	moveq	r2, #0
 80030e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d113      	bne.n	8003112 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f4:	085b      	lsrs	r3, r3, #1
 80030f6:	3b01      	subs	r3, #1
 80030f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d109      	bne.n	8003112 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003108:	085b      	lsrs	r3, r3, #1
 800310a:	3b01      	subs	r3, #1
 800310c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800310e:	429a      	cmp	r2, r3
 8003110:	d06e      	beq.n	80031f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	2b0c      	cmp	r3, #12
 8003116:	d069      	beq.n	80031ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003118:	4b53      	ldr	r3, [pc, #332]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003124:	4b50      	ldr	r3, [pc, #320]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0ad      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003134:	4b4c      	ldr	r3, [pc, #304]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a4b      	ldr	r2, [pc, #300]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800313a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800313e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003140:	f7fe fa6c 	bl	800161c <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003148:	f7fe fa68 	bl	800161c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e09a      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800315a:	4b43      	ldr	r3, [pc, #268]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003166:	4b40      	ldr	r3, [pc, #256]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	4b40      	ldr	r3, [pc, #256]	@ (800326c <HAL_RCC_OscConfig+0x784>)
 800316c:	4013      	ands	r3, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003176:	3a01      	subs	r2, #1
 8003178:	0112      	lsls	r2, r2, #4
 800317a:	4311      	orrs	r1, r2
 800317c:	687a      	ldr	r2, [r7, #4]
 800317e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003180:	0212      	lsls	r2, r2, #8
 8003182:	4311      	orrs	r1, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003188:	0852      	lsrs	r2, r2, #1
 800318a:	3a01      	subs	r2, #1
 800318c:	0552      	lsls	r2, r2, #21
 800318e:	4311      	orrs	r1, r2
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003194:	0852      	lsrs	r2, r2, #1
 8003196:	3a01      	subs	r2, #1
 8003198:	0652      	lsls	r2, r2, #25
 800319a:	4311      	orrs	r1, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031a0:	0912      	lsrs	r2, r2, #4
 80031a2:	0452      	lsls	r2, r2, #17
 80031a4:	430a      	orrs	r2, r1
 80031a6:	4930      	ldr	r1, [pc, #192]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80031ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a2d      	ldr	r2, [pc, #180]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	4a2a      	ldr	r2, [pc, #168]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80031c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031c4:	f7fe fa2a 	bl	800161c <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031cc:	f7fe fa26 	bl	800161c <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e058      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031de:	4b22      	ldr	r3, [pc, #136]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d0f0      	beq.n	80031cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ea:	e050      	b.n	800328e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e04f      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d148      	bne.n	800328e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80031fc:	4b1a      	ldr	r3, [pc, #104]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a19      	ldr	r2, [pc, #100]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003202:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003206:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003208:	4b17      	ldr	r3, [pc, #92]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	4a16      	ldr	r2, [pc, #88]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 800320e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003212:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003214:	f7fe fa02 	bl	800161c <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800321c:	f7fe f9fe 	bl	800161c <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b02      	cmp	r3, #2
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e030      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800322e:	4b0e      	ldr	r3, [pc, #56]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f0      	beq.n	800321c <HAL_RCC_OscConfig+0x734>
 800323a:	e028      	b.n	800328e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	2b0c      	cmp	r3, #12
 8003240:	d023      	beq.n	800328a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003242:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a08      	ldr	r2, [pc, #32]	@ (8003268 <HAL_RCC_OscConfig+0x780>)
 8003248:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800324c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800324e:	f7fe f9e5 	bl	800161c <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003254:	e00c      	b.n	8003270 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003256:	f7fe f9e1 	bl	800161c <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d905      	bls.n	8003270 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e013      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
 8003268:	40021000 	.word	0x40021000
 800326c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003270:	4b09      	ldr	r3, [pc, #36]	@ (8003298 <HAL_RCC_OscConfig+0x7b0>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1ec      	bne.n	8003256 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800327c:	4b06      	ldr	r3, [pc, #24]	@ (8003298 <HAL_RCC_OscConfig+0x7b0>)
 800327e:	68da      	ldr	r2, [r3, #12]
 8003280:	4905      	ldr	r1, [pc, #20]	@ (8003298 <HAL_RCC_OscConfig+0x7b0>)
 8003282:	4b06      	ldr	r3, [pc, #24]	@ (800329c <HAL_RCC_OscConfig+0x7b4>)
 8003284:	4013      	ands	r3, r2
 8003286:	60cb      	str	r3, [r1, #12]
 8003288:	e001      	b.n	800328e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	3720      	adds	r7, #32
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40021000 	.word	0x40021000
 800329c:	feeefffc 	.word	0xfeeefffc

080032a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e0e7      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032b4:	4b75      	ldr	r3, [pc, #468]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0307 	and.w	r3, r3, #7
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d910      	bls.n	80032e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032c2:	4b72      	ldr	r3, [pc, #456]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f023 0207 	bic.w	r2, r3, #7
 80032ca:	4970      	ldr	r1, [pc, #448]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032d2:	4b6e      	ldr	r3, [pc, #440]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	429a      	cmp	r2, r3
 80032de:	d001      	beq.n	80032e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0cf      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d010      	beq.n	8003312 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689a      	ldr	r2, [r3, #8]
 80032f4:	4b66      	ldr	r3, [pc, #408]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d908      	bls.n	8003312 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003300:	4b63      	ldr	r3, [pc, #396]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	4960      	ldr	r1, [pc, #384]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 800330e:	4313      	orrs	r3, r2
 8003310:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0301 	and.w	r3, r3, #1
 800331a:	2b00      	cmp	r3, #0
 800331c:	d04c      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b03      	cmp	r3, #3
 8003324:	d107      	bne.n	8003336 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003326:	4b5a      	ldr	r3, [pc, #360]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d121      	bne.n	8003376 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e0a6      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	2b02      	cmp	r3, #2
 800333c:	d107      	bne.n	800334e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800333e:	4b54      	ldr	r3, [pc, #336]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d115      	bne.n	8003376 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e09a      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d107      	bne.n	8003366 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003356:	4b4e      	ldr	r3, [pc, #312]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d109      	bne.n	8003376 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e08e      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003366:	4b4a      	ldr	r3, [pc, #296]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e086      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003376:	4b46      	ldr	r3, [pc, #280]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f023 0203 	bic.w	r2, r3, #3
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	4943      	ldr	r1, [pc, #268]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003384:	4313      	orrs	r3, r2
 8003386:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003388:	f7fe f948 	bl	800161c <HAL_GetTick>
 800338c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800338e:	e00a      	b.n	80033a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003390:	f7fe f944 	bl	800161c <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800339e:	4293      	cmp	r3, r2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e06e      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a6:	4b3a      	ldr	r3, [pc, #232]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 020c 	and.w	r2, r3, #12
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d1eb      	bne.n	8003390 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d010      	beq.n	80033e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	4b31      	ldr	r3, [pc, #196]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 80033ca:	689b      	ldr	r3, [r3, #8]
 80033cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d208      	bcs.n	80033e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d4:	4b2e      	ldr	r3, [pc, #184]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	492b      	ldr	r1, [pc, #172]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033e6:	4b29      	ldr	r3, [pc, #164]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	683a      	ldr	r2, [r7, #0]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d210      	bcs.n	8003416 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f4:	4b25      	ldr	r3, [pc, #148]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f023 0207 	bic.w	r2, r3, #7
 80033fc:	4923      	ldr	r1, [pc, #140]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003404:	4b21      	ldr	r3, [pc, #132]	@ (800348c <HAL_RCC_ClockConfig+0x1ec>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0307 	and.w	r3, r3, #7
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	429a      	cmp	r2, r3
 8003410:	d001      	beq.n	8003416 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e036      	b.n	8003484 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0304 	and.w	r3, r3, #4
 800341e:	2b00      	cmp	r3, #0
 8003420:	d008      	beq.n	8003434 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003422:	4b1b      	ldr	r3, [pc, #108]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	4918      	ldr	r1, [pc, #96]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003430:	4313      	orrs	r3, r2
 8003432:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f003 0308 	and.w	r3, r3, #8
 800343c:	2b00      	cmp	r3, #0
 800343e:	d009      	beq.n	8003454 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003440:	4b13      	ldr	r3, [pc, #76]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	691b      	ldr	r3, [r3, #16]
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4910      	ldr	r1, [pc, #64]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 8003450:	4313      	orrs	r3, r2
 8003452:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003454:	f000 f824 	bl	80034a0 <HAL_RCC_GetSysClockFreq>
 8003458:	4602      	mov	r2, r0
 800345a:	4b0d      	ldr	r3, [pc, #52]	@ (8003490 <HAL_RCC_ClockConfig+0x1f0>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	091b      	lsrs	r3, r3, #4
 8003460:	f003 030f 	and.w	r3, r3, #15
 8003464:	490b      	ldr	r1, [pc, #44]	@ (8003494 <HAL_RCC_ClockConfig+0x1f4>)
 8003466:	5ccb      	ldrb	r3, [r1, r3]
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	fa22 f303 	lsr.w	r3, r2, r3
 8003470:	4a09      	ldr	r2, [pc, #36]	@ (8003498 <HAL_RCC_ClockConfig+0x1f8>)
 8003472:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003474:	4b09      	ldr	r3, [pc, #36]	@ (800349c <HAL_RCC_ClockConfig+0x1fc>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f7fe f87f 	bl	800157c <HAL_InitTick>
 800347e:	4603      	mov	r3, r0
 8003480:	72fb      	strb	r3, [r7, #11]

  return status;
 8003482:	7afb      	ldrb	r3, [r7, #11]
}
 8003484:	4618      	mov	r0, r3
 8003486:	3710      	adds	r7, #16
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	40022000 	.word	0x40022000
 8003490:	40021000 	.word	0x40021000
 8003494:	080096fc 	.word	0x080096fc
 8003498:	20000008 	.word	0x20000008
 800349c:	2000000c 	.word	0x2000000c

080034a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b089      	sub	sp, #36	@ 0x24
 80034a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	61fb      	str	r3, [r7, #28]
 80034aa:	2300      	movs	r3, #0
 80034ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ae:	4b3e      	ldr	r3, [pc, #248]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b8:	4b3b      	ldr	r3, [pc, #236]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d005      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x34>
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	2b0c      	cmp	r3, #12
 80034cc:	d121      	bne.n	8003512 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d11e      	bne.n	8003512 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80034d4:	4b34      	ldr	r3, [pc, #208]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0308 	and.w	r3, r3, #8
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d107      	bne.n	80034f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034e0:	4b31      	ldr	r3, [pc, #196]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e6:	0a1b      	lsrs	r3, r3, #8
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	61fb      	str	r3, [r7, #28]
 80034ee:	e005      	b.n	80034fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034f0:	4b2d      	ldr	r3, [pc, #180]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034fc:	4a2b      	ldr	r2, [pc, #172]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003504:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d10d      	bne.n	8003528 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003510:	e00a      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	2b04      	cmp	r3, #4
 8003516:	d102      	bne.n	800351e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003518:	4b25      	ldr	r3, [pc, #148]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800351a:	61bb      	str	r3, [r7, #24]
 800351c:	e004      	b.n	8003528 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	2b08      	cmp	r3, #8
 8003522:	d101      	bne.n	8003528 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003524:	4b23      	ldr	r3, [pc, #140]	@ (80035b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003526:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	2b0c      	cmp	r3, #12
 800352c:	d134      	bne.n	8003598 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800352e:	4b1e      	ldr	r3, [pc, #120]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	2b02      	cmp	r3, #2
 800353c:	d003      	beq.n	8003546 <HAL_RCC_GetSysClockFreq+0xa6>
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b03      	cmp	r3, #3
 8003542:	d003      	beq.n	800354c <HAL_RCC_GetSysClockFreq+0xac>
 8003544:	e005      	b.n	8003552 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003546:	4b1a      	ldr	r3, [pc, #104]	@ (80035b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003548:	617b      	str	r3, [r7, #20]
      break;
 800354a:	e005      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800354c:	4b19      	ldr	r3, [pc, #100]	@ (80035b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800354e:	617b      	str	r3, [r7, #20]
      break;
 8003550:	e002      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	617b      	str	r3, [r7, #20]
      break;
 8003556:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003558:	4b13      	ldr	r3, [pc, #76]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	091b      	lsrs	r3, r3, #4
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	3301      	adds	r3, #1
 8003564:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003566:	4b10      	ldr	r3, [pc, #64]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	0a1b      	lsrs	r3, r3, #8
 800356c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	fb03 f202 	mul.w	r2, r3, r2
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	fbb2 f3f3 	udiv	r3, r2, r3
 800357c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800357e:	4b0a      	ldr	r3, [pc, #40]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	0e5b      	lsrs	r3, r3, #25
 8003584:	f003 0303 	and.w	r3, r3, #3
 8003588:	3301      	adds	r3, #1
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	fbb2 f3f3 	udiv	r3, r2, r3
 8003596:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003598:	69bb      	ldr	r3, [r7, #24]
}
 800359a:	4618      	mov	r0, r3
 800359c:	3724      	adds	r7, #36	@ 0x24
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	08009714 	.word	0x08009714
 80035b0:	00f42400 	.word	0x00f42400
 80035b4:	007a1200 	.word	0x007a1200

080035b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035bc:	4b03      	ldr	r3, [pc, #12]	@ (80035cc <HAL_RCC_GetHCLKFreq+0x14>)
 80035be:	681b      	ldr	r3, [r3, #0]
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	20000008 	.word	0x20000008

080035d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80035d4:	f7ff fff0 	bl	80035b8 <HAL_RCC_GetHCLKFreq>
 80035d8:	4602      	mov	r2, r0
 80035da:	4b06      	ldr	r3, [pc, #24]	@ (80035f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	0a1b      	lsrs	r3, r3, #8
 80035e0:	f003 0307 	and.w	r3, r3, #7
 80035e4:	4904      	ldr	r1, [pc, #16]	@ (80035f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035e6:	5ccb      	ldrb	r3, [r1, r3]
 80035e8:	f003 031f 	and.w	r3, r3, #31
 80035ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40021000 	.word	0x40021000
 80035f8:	0800970c 	.word	0x0800970c

080035fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003600:	f7ff ffda 	bl	80035b8 <HAL_RCC_GetHCLKFreq>
 8003604:	4602      	mov	r2, r0
 8003606:	4b06      	ldr	r3, [pc, #24]	@ (8003620 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	0adb      	lsrs	r3, r3, #11
 800360c:	f003 0307 	and.w	r3, r3, #7
 8003610:	4904      	ldr	r1, [pc, #16]	@ (8003624 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003612:	5ccb      	ldrb	r3, [r1, r3]
 8003614:	f003 031f 	and.w	r3, r3, #31
 8003618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800361c:	4618      	mov	r0, r3
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40021000 	.word	0x40021000
 8003624:	0800970c 	.word	0x0800970c

08003628 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003630:	2300      	movs	r3, #0
 8003632:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003634:	4b2a      	ldr	r3, [pc, #168]	@ (80036e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003640:	f7ff f9ee 	bl	8002a20 <HAL_PWREx_GetVoltageRange>
 8003644:	6178      	str	r0, [r7, #20]
 8003646:	e014      	b.n	8003672 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003648:	4b25      	ldr	r3, [pc, #148]	@ (80036e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800364a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800364c:	4a24      	ldr	r2, [pc, #144]	@ (80036e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800364e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003652:	6593      	str	r3, [r2, #88]	@ 0x58
 8003654:	4b22      	ldr	r3, [pc, #136]	@ (80036e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800365c:	60fb      	str	r3, [r7, #12]
 800365e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003660:	f7ff f9de 	bl	8002a20 <HAL_PWREx_GetVoltageRange>
 8003664:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003666:	4b1e      	ldr	r3, [pc, #120]	@ (80036e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366a:	4a1d      	ldr	r2, [pc, #116]	@ (80036e0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800366c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003670:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003678:	d10b      	bne.n	8003692 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b80      	cmp	r3, #128	@ 0x80
 800367e:	d919      	bls.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2ba0      	cmp	r3, #160	@ 0xa0
 8003684:	d902      	bls.n	800368c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003686:	2302      	movs	r3, #2
 8003688:	613b      	str	r3, [r7, #16]
 800368a:	e013      	b.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800368c:	2301      	movs	r3, #1
 800368e:	613b      	str	r3, [r7, #16]
 8003690:	e010      	b.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b80      	cmp	r3, #128	@ 0x80
 8003696:	d902      	bls.n	800369e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003698:	2303      	movs	r3, #3
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	e00a      	b.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2b80      	cmp	r3, #128	@ 0x80
 80036a2:	d102      	bne.n	80036aa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036a4:	2302      	movs	r3, #2
 80036a6:	613b      	str	r3, [r7, #16]
 80036a8:	e004      	b.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2b70      	cmp	r3, #112	@ 0x70
 80036ae:	d101      	bne.n	80036b4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036b0:	2301      	movs	r3, #1
 80036b2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036b4:	4b0b      	ldr	r3, [pc, #44]	@ (80036e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f023 0207 	bic.w	r2, r3, #7
 80036bc:	4909      	ldr	r1, [pc, #36]	@ (80036e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80036c4:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d001      	beq.n	80036d6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e000      	b.n	80036d8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80036d6:	2300      	movs	r3, #0
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3718      	adds	r7, #24
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40021000 	.word	0x40021000
 80036e4:	40022000 	.word	0x40022000

080036e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036f0:	2300      	movs	r3, #0
 80036f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036f4:	2300      	movs	r3, #0
 80036f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003700:	2b00      	cmp	r3, #0
 8003702:	d041      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003708:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800370c:	d02a      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800370e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003712:	d824      	bhi.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003714:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003718:	d008      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800371a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800371e:	d81e      	bhi.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00a      	beq.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003724:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003728:	d010      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800372a:	e018      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800372c:	4b86      	ldr	r3, [pc, #536]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	4a85      	ldr	r2, [pc, #532]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003732:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003736:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003738:	e015      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3304      	adds	r3, #4
 800373e:	2100      	movs	r1, #0
 8003740:	4618      	mov	r0, r3
 8003742:	f000 fabb 	bl	8003cbc <RCCEx_PLLSAI1_Config>
 8003746:	4603      	mov	r3, r0
 8003748:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800374a:	e00c      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3320      	adds	r3, #32
 8003750:	2100      	movs	r1, #0
 8003752:	4618      	mov	r0, r3
 8003754:	f000 fba6 	bl	8003ea4 <RCCEx_PLLSAI2_Config>
 8003758:	4603      	mov	r3, r0
 800375a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800375c:	e003      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	74fb      	strb	r3, [r7, #19]
      break;
 8003762:	e000      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003764:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003766:	7cfb      	ldrb	r3, [r7, #19]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d10b      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800376c:	4b76      	ldr	r3, [pc, #472]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003772:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800377a:	4973      	ldr	r1, [pc, #460]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003782:	e001      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003784:	7cfb      	ldrb	r3, [r7, #19]
 8003786:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d041      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003798:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800379c:	d02a      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800379e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037a2:	d824      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80037a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037a8:	d008      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80037aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037ae:	d81e      	bhi.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x106>
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80037b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037b8:	d010      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037ba:	e018      	b.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037bc:	4b62      	ldr	r3, [pc, #392]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037be:	68db      	ldr	r3, [r3, #12]
 80037c0:	4a61      	ldr	r2, [pc, #388]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037c8:	e015      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3304      	adds	r3, #4
 80037ce:	2100      	movs	r1, #0
 80037d0:	4618      	mov	r0, r3
 80037d2:	f000 fa73 	bl	8003cbc <RCCEx_PLLSAI1_Config>
 80037d6:	4603      	mov	r3, r0
 80037d8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037da:	e00c      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3320      	adds	r3, #32
 80037e0:	2100      	movs	r1, #0
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 fb5e 	bl	8003ea4 <RCCEx_PLLSAI2_Config>
 80037e8:	4603      	mov	r3, r0
 80037ea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037ec:	e003      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	74fb      	strb	r3, [r7, #19]
      break;
 80037f2:	e000      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80037f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037f6:	7cfb      	ldrb	r3, [r7, #19]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037fc:	4b52      	ldr	r3, [pc, #328]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003802:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800380a:	494f      	ldr	r1, [pc, #316]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800380c:	4313      	orrs	r3, r2
 800380e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003812:	e001      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003814:	7cfb      	ldrb	r3, [r7, #19]
 8003816:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003820:	2b00      	cmp	r3, #0
 8003822:	f000 80a0 	beq.w	8003966 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003826:	2300      	movs	r3, #0
 8003828:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800382a:	4b47      	ldr	r3, [pc, #284]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800382e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003836:	2301      	movs	r3, #1
 8003838:	e000      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800383a:	2300      	movs	r3, #0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d00d      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003840:	4b41      	ldr	r3, [pc, #260]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003844:	4a40      	ldr	r2, [pc, #256]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003846:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800384a:	6593      	str	r3, [r2, #88]	@ 0x58
 800384c:	4b3e      	ldr	r3, [pc, #248]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800384e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003850:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003858:	2301      	movs	r3, #1
 800385a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800385c:	4b3b      	ldr	r3, [pc, #236]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a3a      	ldr	r2, [pc, #232]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003862:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003866:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003868:	f7fd fed8 	bl	800161c <HAL_GetTick>
 800386c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800386e:	e009      	b.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003870:	f7fd fed4 	bl	800161c <HAL_GetTick>
 8003874:	4602      	mov	r2, r0
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	1ad3      	subs	r3, r2, r3
 800387a:	2b02      	cmp	r3, #2
 800387c:	d902      	bls.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	74fb      	strb	r3, [r7, #19]
        break;
 8003882:	e005      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003884:	4b31      	ldr	r3, [pc, #196]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0ef      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d15c      	bne.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003896:	4b2c      	ldr	r3, [pc, #176]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800389c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038a0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d01f      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d019      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038b4:	4b24      	ldr	r3, [pc, #144]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038be:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038c0:	4b21      	ldr	r3, [pc, #132]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c6:	4a20      	ldr	r2, [pc, #128]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038d6:	4a1c      	ldr	r2, [pc, #112]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038e0:	4a19      	ldr	r2, [pc, #100]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d016      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f2:	f7fd fe93 	bl	800161c <HAL_GetTick>
 80038f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038f8:	e00b      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038fa:	f7fd fe8f 	bl	800161c <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003908:	4293      	cmp	r3, r2
 800390a:	d902      	bls.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	74fb      	strb	r3, [r7, #19]
            break;
 8003910:	e006      	b.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003912:	4b0d      	ldr	r3, [pc, #52]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d0ec      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003920:	7cfb      	ldrb	r3, [r7, #19]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10c      	bne.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003926:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003936:	4904      	ldr	r1, [pc, #16]	@ (8003948 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003938:	4313      	orrs	r3, r2
 800393a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800393e:	e009      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003940:	7cfb      	ldrb	r3, [r7, #19]
 8003942:	74bb      	strb	r3, [r7, #18]
 8003944:	e006      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003946:	bf00      	nop
 8003948:	40021000 	.word	0x40021000
 800394c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003954:	7c7b      	ldrb	r3, [r7, #17]
 8003956:	2b01      	cmp	r3, #1
 8003958:	d105      	bne.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800395a:	4b9e      	ldr	r3, [pc, #632]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395e:	4a9d      	ldr	r2, [pc, #628]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003960:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003964:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003972:	4b98      	ldr	r3, [pc, #608]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003974:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003978:	f023 0203 	bic.w	r2, r3, #3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003980:	4994      	ldr	r1, [pc, #592]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003994:	4b8f      	ldr	r3, [pc, #572]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399a:	f023 020c 	bic.w	r2, r3, #12
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a2:	498c      	ldr	r1, [pc, #560]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0304 	and.w	r3, r3, #4
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039b6:	4b87      	ldr	r3, [pc, #540]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	4983      	ldr	r1, [pc, #524]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0308 	and.w	r3, r3, #8
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00a      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039d8:	4b7e      	ldr	r3, [pc, #504]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e6:	497b      	ldr	r1, [pc, #492]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0310 	and.w	r3, r3, #16
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00a      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039fa:	4b76      	ldr	r3, [pc, #472]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a08:	4972      	ldr	r1, [pc, #456]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0320 	and.w	r3, r3, #32
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00a      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a1c:	4b6d      	ldr	r3, [pc, #436]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a2a:	496a      	ldr	r1, [pc, #424]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a3e:	4b65      	ldr	r3, [pc, #404]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a4c:	4961      	ldr	r1, [pc, #388]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a60:	4b5c      	ldr	r3, [pc, #368]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6e:	4959      	ldr	r1, [pc, #356]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00a      	beq.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a82:	4b54      	ldr	r3, [pc, #336]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a90:	4950      	ldr	r1, [pc, #320]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00a      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003aa4:	4b4b      	ldr	r3, [pc, #300]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aaa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab2:	4948      	ldr	r1, [pc, #288]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00a      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ac6:	4b43      	ldr	r3, [pc, #268]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003acc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad4:	493f      	ldr	r1, [pc, #252]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d028      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ae8:	4b3a      	ldr	r3, [pc, #232]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003af6:	4937      	ldr	r1, [pc, #220]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b06:	d106      	bne.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b08:	4b32      	ldr	r3, [pc, #200]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4a31      	ldr	r2, [pc, #196]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b12:	60d3      	str	r3, [r2, #12]
 8003b14:	e011      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b1e:	d10c      	bne.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3304      	adds	r3, #4
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 f8c8 	bl	8003cbc <RCCEx_PLLSAI1_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003b30:	7cfb      	ldrb	r3, [r7, #19]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003b36:	7cfb      	ldrb	r3, [r7, #19]
 8003b38:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d028      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b46:	4b23      	ldr	r3, [pc, #140]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b4c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b54:	491f      	ldr	r1, [pc, #124]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b64:	d106      	bne.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b66:	4b1b      	ldr	r3, [pc, #108]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	4a1a      	ldr	r2, [pc, #104]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b70:	60d3      	str	r3, [r2, #12]
 8003b72:	e011      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003b7c:	d10c      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3304      	adds	r3, #4
 8003b82:	2101      	movs	r1, #1
 8003b84:	4618      	mov	r0, r3
 8003b86:	f000 f899 	bl	8003cbc <RCCEx_PLLSAI1_Config>
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b8e:	7cfb      	ldrb	r3, [r7, #19]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d001      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b94:	7cfb      	ldrb	r3, [r7, #19]
 8003b96:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d02b      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003baa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bb2:	4908      	ldr	r1, [pc, #32]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bbe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bc2:	d109      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc4:	4b03      	ldr	r3, [pc, #12]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a02      	ldr	r2, [pc, #8]	@ (8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bce:	60d3      	str	r3, [r2, #12]
 8003bd0:	e014      	b.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bdc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003be0:	d10c      	bne.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3304      	adds	r3, #4
 8003be6:	2101      	movs	r1, #1
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 f867 	bl	8003cbc <RCCEx_PLLSAI1_Config>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bf2:	7cfb      	ldrb	r3, [r7, #19]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003bf8:	7cfb      	ldrb	r3, [r7, #19]
 8003bfa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d02f      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c08:	4b2b      	ldr	r3, [pc, #172]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c16:	4928      	ldr	r1, [pc, #160]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c26:	d10d      	bne.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	3304      	adds	r3, #4
 8003c2c:	2102      	movs	r1, #2
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 f844 	bl	8003cbc <RCCEx_PLLSAI1_Config>
 8003c34:	4603      	mov	r3, r0
 8003c36:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c38:	7cfb      	ldrb	r3, [r7, #19]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d014      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c3e:	7cfb      	ldrb	r3, [r7, #19]
 8003c40:	74bb      	strb	r3, [r7, #18]
 8003c42:	e011      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c4c:	d10c      	bne.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3320      	adds	r3, #32
 8003c52:	2102      	movs	r1, #2
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 f925 	bl	8003ea4 <RCCEx_PLLSAI2_Config>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c5e:	7cfb      	ldrb	r3, [r7, #19]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c64:	7cfb      	ldrb	r3, [r7, #19]
 8003c66:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00a      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c74:	4b10      	ldr	r3, [pc, #64]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c7a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c82:	490d      	ldr	r1, [pc, #52]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d00b      	beq.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c96:	4b08      	ldr	r3, [pc, #32]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ca6:	4904      	ldr	r1, [pc, #16]	@ (8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003cae:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	40021000 	.word	0x40021000

08003cbc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003cca:	4b75      	ldr	r3, [pc, #468]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f003 0303 	and.w	r3, r3, #3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d018      	beq.n	8003d08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003cd6:	4b72      	ldr	r3, [pc, #456]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	f003 0203 	and.w	r2, r3, #3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d10d      	bne.n	8003d02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
       ||
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d009      	beq.n	8003d02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003cee:	4b6c      	ldr	r3, [pc, #432]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	091b      	lsrs	r3, r3, #4
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	1c5a      	adds	r2, r3, #1
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
       ||
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d047      	beq.n	8003d92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d02:	2301      	movs	r3, #1
 8003d04:	73fb      	strb	r3, [r7, #15]
 8003d06:	e044      	b.n	8003d92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b03      	cmp	r3, #3
 8003d0e:	d018      	beq.n	8003d42 <RCCEx_PLLSAI1_Config+0x86>
 8003d10:	2b03      	cmp	r3, #3
 8003d12:	d825      	bhi.n	8003d60 <RCCEx_PLLSAI1_Config+0xa4>
 8003d14:	2b01      	cmp	r3, #1
 8003d16:	d002      	beq.n	8003d1e <RCCEx_PLLSAI1_Config+0x62>
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d009      	beq.n	8003d30 <RCCEx_PLLSAI1_Config+0x74>
 8003d1c:	e020      	b.n	8003d60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d1e:	4b60      	ldr	r3, [pc, #384]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d11d      	bne.n	8003d66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d2e:	e01a      	b.n	8003d66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d30:	4b5b      	ldr	r3, [pc, #364]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d116      	bne.n	8003d6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d40:	e013      	b.n	8003d6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d42:	4b57      	ldr	r3, [pc, #348]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10f      	bne.n	8003d6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d4e:	4b54      	ldr	r3, [pc, #336]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d109      	bne.n	8003d6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d5e:	e006      	b.n	8003d6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	73fb      	strb	r3, [r7, #15]
      break;
 8003d64:	e004      	b.n	8003d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d66:	bf00      	nop
 8003d68:	e002      	b.n	8003d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d6a:	bf00      	nop
 8003d6c:	e000      	b.n	8003d70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d70:	7bfb      	ldrb	r3, [r7, #15]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10d      	bne.n	8003d92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d76:	4b4a      	ldr	r3, [pc, #296]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6819      	ldr	r1, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	3b01      	subs	r3, #1
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	430b      	orrs	r3, r1
 8003d8c:	4944      	ldr	r1, [pc, #272]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d17d      	bne.n	8003e94 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d98:	4b41      	ldr	r3, [pc, #260]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a40      	ldr	r2, [pc, #256]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d9e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003da2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003da4:	f7fd fc3a 	bl	800161c <HAL_GetTick>
 8003da8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003daa:	e009      	b.n	8003dc0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dac:	f7fd fc36 	bl	800161c <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d902      	bls.n	8003dc0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	73fb      	strb	r3, [r7, #15]
        break;
 8003dbe:	e005      	b.n	8003dcc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dc0:	4b37      	ldr	r3, [pc, #220]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1ef      	bne.n	8003dac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d160      	bne.n	8003e94 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d111      	bne.n	8003dfc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dd8:	4b31      	ldr	r3, [pc, #196]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003de0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003de4:	687a      	ldr	r2, [r7, #4]
 8003de6:	6892      	ldr	r2, [r2, #8]
 8003de8:	0211      	lsls	r1, r2, #8
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	68d2      	ldr	r2, [r2, #12]
 8003dee:	0912      	lsrs	r2, r2, #4
 8003df0:	0452      	lsls	r2, r2, #17
 8003df2:	430a      	orrs	r2, r1
 8003df4:	492a      	ldr	r1, [pc, #168]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df6:	4313      	orrs	r3, r2
 8003df8:	610b      	str	r3, [r1, #16]
 8003dfa:	e027      	b.n	8003e4c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d112      	bne.n	8003e28 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e02:	4b27      	ldr	r3, [pc, #156]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003e0a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6892      	ldr	r2, [r2, #8]
 8003e12:	0211      	lsls	r1, r2, #8
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	6912      	ldr	r2, [r2, #16]
 8003e18:	0852      	lsrs	r2, r2, #1
 8003e1a:	3a01      	subs	r2, #1
 8003e1c:	0552      	lsls	r2, r2, #21
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	491f      	ldr	r1, [pc, #124]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	610b      	str	r3, [r1, #16]
 8003e26:	e011      	b.n	8003e4c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e30:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	6892      	ldr	r2, [r2, #8]
 8003e38:	0211      	lsls	r1, r2, #8
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6952      	ldr	r2, [r2, #20]
 8003e3e:	0852      	lsrs	r2, r2, #1
 8003e40:	3a01      	subs	r2, #1
 8003e42:	0652      	lsls	r2, r2, #25
 8003e44:	430a      	orrs	r2, r1
 8003e46:	4916      	ldr	r1, [pc, #88]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e4c:	4b14      	ldr	r3, [pc, #80]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a13      	ldr	r2, [pc, #76]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e56:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e58:	f7fd fbe0 	bl	800161c <HAL_GetTick>
 8003e5c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e5e:	e009      	b.n	8003e74 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e60:	f7fd fbdc 	bl	800161c <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d902      	bls.n	8003e74 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	73fb      	strb	r3, [r7, #15]
          break;
 8003e72:	e005      	b.n	8003e80 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e74:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d0ef      	beq.n	8003e60 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e80:	7bfb      	ldrb	r3, [r7, #15]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d106      	bne.n	8003e94 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e86:	4b06      	ldr	r3, [pc, #24]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e88:	691a      	ldr	r2, [r3, #16]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	699b      	ldr	r3, [r3, #24]
 8003e8e:	4904      	ldr	r1, [pc, #16]	@ (8003ea0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}
 8003e9e:	bf00      	nop
 8003ea0:	40021000 	.word	0x40021000

08003ea4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003eb2:	4b6a      	ldr	r3, [pc, #424]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	f003 0303 	and.w	r3, r3, #3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d018      	beq.n	8003ef0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003ebe:	4b67      	ldr	r3, [pc, #412]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f003 0203 	and.w	r2, r3, #3
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d10d      	bne.n	8003eea <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
       ||
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d009      	beq.n	8003eea <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003ed6:	4b61      	ldr	r3, [pc, #388]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	091b      	lsrs	r3, r3, #4
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	1c5a      	adds	r2, r3, #1
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d047      	beq.n	8003f7a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	73fb      	strb	r3, [r7, #15]
 8003eee:	e044      	b.n	8003f7a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d018      	beq.n	8003f2a <RCCEx_PLLSAI2_Config+0x86>
 8003ef8:	2b03      	cmp	r3, #3
 8003efa:	d825      	bhi.n	8003f48 <RCCEx_PLLSAI2_Config+0xa4>
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d002      	beq.n	8003f06 <RCCEx_PLLSAI2_Config+0x62>
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d009      	beq.n	8003f18 <RCCEx_PLLSAI2_Config+0x74>
 8003f04:	e020      	b.n	8003f48 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f06:	4b55      	ldr	r3, [pc, #340]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d11d      	bne.n	8003f4e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f16:	e01a      	b.n	8003f4e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f18:	4b50      	ldr	r3, [pc, #320]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d116      	bne.n	8003f52 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f28:	e013      	b.n	8003f52 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f2a:	4b4c      	ldr	r3, [pc, #304]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d10f      	bne.n	8003f56 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003f36:	4b49      	ldr	r3, [pc, #292]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d109      	bne.n	8003f56 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f46:	e006      	b.n	8003f56 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f4c:	e004      	b.n	8003f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f4e:	bf00      	nop
 8003f50:	e002      	b.n	8003f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f52:	bf00      	nop
 8003f54:	e000      	b.n	8003f58 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f56:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d10d      	bne.n	8003f7a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f5e:	4b3f      	ldr	r3, [pc, #252]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6819      	ldr	r1, [r3, #0]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	430b      	orrs	r3, r1
 8003f74:	4939      	ldr	r1, [pc, #228]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d167      	bne.n	8004050 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f80:	4b36      	ldr	r3, [pc, #216]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a35      	ldr	r2, [pc, #212]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f8c:	f7fd fb46 	bl	800161c <HAL_GetTick>
 8003f90:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f92:	e009      	b.n	8003fa8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f94:	f7fd fb42 	bl	800161c <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d902      	bls.n	8003fa8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	73fb      	strb	r3, [r7, #15]
        break;
 8003fa6:	e005      	b.n	8003fb4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003fa8:	4b2c      	ldr	r3, [pc, #176]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1ef      	bne.n	8003f94 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003fb4:	7bfb      	ldrb	r3, [r7, #15]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d14a      	bne.n	8004050 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d111      	bne.n	8003fe4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fc0:	4b26      	ldr	r3, [pc, #152]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc2:	695b      	ldr	r3, [r3, #20]
 8003fc4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003fc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6892      	ldr	r2, [r2, #8]
 8003fd0:	0211      	lsls	r1, r2, #8
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	68d2      	ldr	r2, [r2, #12]
 8003fd6:	0912      	lsrs	r2, r2, #4
 8003fd8:	0452      	lsls	r2, r2, #17
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	491f      	ldr	r1, [pc, #124]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	614b      	str	r3, [r1, #20]
 8003fe2:	e011      	b.n	8004008 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003fec:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6892      	ldr	r2, [r2, #8]
 8003ff4:	0211      	lsls	r1, r2, #8
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6912      	ldr	r2, [r2, #16]
 8003ffa:	0852      	lsrs	r2, r2, #1
 8003ffc:	3a01      	subs	r2, #1
 8003ffe:	0652      	lsls	r2, r2, #25
 8004000:	430a      	orrs	r2, r1
 8004002:	4916      	ldr	r1, [pc, #88]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004004:	4313      	orrs	r3, r2
 8004006:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004008:	4b14      	ldr	r3, [pc, #80]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a13      	ldr	r2, [pc, #76]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 800400e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004012:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004014:	f7fd fb02 	bl	800161c <HAL_GetTick>
 8004018:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800401a:	e009      	b.n	8004030 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800401c:	f7fd fafe 	bl	800161c <HAL_GetTick>
 8004020:	4602      	mov	r2, r0
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	1ad3      	subs	r3, r2, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d902      	bls.n	8004030 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	73fb      	strb	r3, [r7, #15]
          break;
 800402e:	e005      	b.n	800403c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004030:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0ef      	beq.n	800401c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800403c:	7bfb      	ldrb	r3, [r7, #15]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004042:	4b06      	ldr	r3, [pc, #24]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004044:	695a      	ldr	r2, [r3, #20]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	4904      	ldr	r1, [pc, #16]	@ (800405c <RCCEx_PLLSAI2_Config+0x1b8>)
 800404c:	4313      	orrs	r3, r2
 800404e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004050:	7bfb      	ldrb	r3, [r7, #15]
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40021000 	.word	0x40021000

08004060 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d101      	bne.n	8004072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e040      	b.n	80040f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004076:	2b00      	cmp	r3, #0
 8004078:	d106      	bne.n	8004088 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f7fd f9d4 	bl	8001430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2224      	movs	r2, #36	@ 0x24
 800408c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0201 	bic.w	r2, r2, #1
 800409c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d002      	beq.n	80040ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f000 fb6a 	bl	8004780 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 f8af 	bl	8004210 <UART_SetConfig>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d101      	bne.n	80040bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e01b      	b.n	80040f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	685a      	ldr	r2, [r3, #4]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0201 	orr.w	r2, r2, #1
 80040ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 fbe9 	bl	80048c4 <UART_CheckIdleState>
 80040f2:	4603      	mov	r3, r0
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	3708      	adds	r7, #8
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}

080040fc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	@ 0x28
 8004100:	af02      	add	r7, sp, #8
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	603b      	str	r3, [r7, #0]
 8004108:	4613      	mov	r3, r2
 800410a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004110:	2b20      	cmp	r3, #32
 8004112:	d177      	bne.n	8004204 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_UART_Transmit+0x24>
 800411a:	88fb      	ldrh	r3, [r7, #6]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d101      	bne.n	8004124 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e070      	b.n	8004206 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2221      	movs	r2, #33	@ 0x21
 8004130:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004132:	f7fd fa73 	bl	800161c <HAL_GetTick>
 8004136:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	88fa      	ldrh	r2, [r7, #6]
 800413c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	88fa      	ldrh	r2, [r7, #6]
 8004144:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004150:	d108      	bne.n	8004164 <HAL_UART_Transmit+0x68>
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d104      	bne.n	8004164 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800415a:	2300      	movs	r3, #0
 800415c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	61bb      	str	r3, [r7, #24]
 8004162:	e003      	b.n	800416c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004168:	2300      	movs	r3, #0
 800416a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800416c:	e02f      	b.n	80041ce <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	2200      	movs	r2, #0
 8004176:	2180      	movs	r1, #128	@ 0x80
 8004178:	68f8      	ldr	r0, [r7, #12]
 800417a:	f000 fc4b 	bl	8004a14 <UART_WaitOnFlagUntilTimeout>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d004      	beq.n	800418e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2220      	movs	r2, #32
 8004188:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e03b      	b.n	8004206 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d10b      	bne.n	80041ac <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	881a      	ldrh	r2, [r3, #0]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041a0:	b292      	uxth	r2, r2
 80041a2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80041a4:	69bb      	ldr	r3, [r7, #24]
 80041a6:	3302      	adds	r3, #2
 80041a8:	61bb      	str	r3, [r7, #24]
 80041aa:	e007      	b.n	80041bc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	781a      	ldrb	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	3301      	adds	r3, #1
 80041ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	3b01      	subs	r3, #1
 80041c6:	b29a      	uxth	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1c9      	bne.n	800416e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	2200      	movs	r2, #0
 80041e2:	2140      	movs	r1, #64	@ 0x40
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 fc15 	bl	8004a14 <UART_WaitOnFlagUntilTimeout>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d004      	beq.n	80041fa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2220      	movs	r2, #32
 80041f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e005      	b.n	8004206 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2220      	movs	r2, #32
 80041fe:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004200:	2300      	movs	r3, #0
 8004202:	e000      	b.n	8004206 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004204:	2302      	movs	r3, #2
  }
}
 8004206:	4618      	mov	r0, r3
 8004208:	3720      	adds	r7, #32
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
	...

08004210 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004214:	b08a      	sub	sp, #40	@ 0x28
 8004216:	af00      	add	r7, sp, #0
 8004218:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800421a:	2300      	movs	r3, #0
 800421c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689a      	ldr	r2, [r3, #8]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	691b      	ldr	r3, [r3, #16]
 8004228:	431a      	orrs	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	431a      	orrs	r2, r3
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	4313      	orrs	r3, r2
 8004236:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	4ba4      	ldr	r3, [pc, #656]	@ (80044d0 <UART_SetConfig+0x2c0>)
 8004240:	4013      	ands	r3, r2
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	6812      	ldr	r2, [r2, #0]
 8004246:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004248:	430b      	orrs	r3, r1
 800424a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	68da      	ldr	r2, [r3, #12]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	430a      	orrs	r2, r1
 8004260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a99      	ldr	r2, [pc, #612]	@ (80044d4 <UART_SetConfig+0x2c4>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d004      	beq.n	800427c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a1b      	ldr	r3, [r3, #32]
 8004276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004278:	4313      	orrs	r3, r2
 800427a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800428c:	430a      	orrs	r2, r1
 800428e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a90      	ldr	r2, [pc, #576]	@ (80044d8 <UART_SetConfig+0x2c8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d126      	bne.n	80042e8 <UART_SetConfig+0xd8>
 800429a:	4b90      	ldr	r3, [pc, #576]	@ (80044dc <UART_SetConfig+0x2cc>)
 800429c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a0:	f003 0303 	and.w	r3, r3, #3
 80042a4:	2b03      	cmp	r3, #3
 80042a6:	d81b      	bhi.n	80042e0 <UART_SetConfig+0xd0>
 80042a8:	a201      	add	r2, pc, #4	@ (adr r2, 80042b0 <UART_SetConfig+0xa0>)
 80042aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ae:	bf00      	nop
 80042b0:	080042c1 	.word	0x080042c1
 80042b4:	080042d1 	.word	0x080042d1
 80042b8:	080042c9 	.word	0x080042c9
 80042bc:	080042d9 	.word	0x080042d9
 80042c0:	2301      	movs	r3, #1
 80042c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042c6:	e116      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80042c8:	2302      	movs	r3, #2
 80042ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042ce:	e112      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80042d0:	2304      	movs	r3, #4
 80042d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042d6:	e10e      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80042d8:	2308      	movs	r3, #8
 80042da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042de:	e10a      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80042e0:	2310      	movs	r3, #16
 80042e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80042e6:	e106      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a7c      	ldr	r2, [pc, #496]	@ (80044e0 <UART_SetConfig+0x2d0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d138      	bne.n	8004364 <UART_SetConfig+0x154>
 80042f2:	4b7a      	ldr	r3, [pc, #488]	@ (80044dc <UART_SetConfig+0x2cc>)
 80042f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f8:	f003 030c 	and.w	r3, r3, #12
 80042fc:	2b0c      	cmp	r3, #12
 80042fe:	d82d      	bhi.n	800435c <UART_SetConfig+0x14c>
 8004300:	a201      	add	r2, pc, #4	@ (adr r2, 8004308 <UART_SetConfig+0xf8>)
 8004302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004306:	bf00      	nop
 8004308:	0800433d 	.word	0x0800433d
 800430c:	0800435d 	.word	0x0800435d
 8004310:	0800435d 	.word	0x0800435d
 8004314:	0800435d 	.word	0x0800435d
 8004318:	0800434d 	.word	0x0800434d
 800431c:	0800435d 	.word	0x0800435d
 8004320:	0800435d 	.word	0x0800435d
 8004324:	0800435d 	.word	0x0800435d
 8004328:	08004345 	.word	0x08004345
 800432c:	0800435d 	.word	0x0800435d
 8004330:	0800435d 	.word	0x0800435d
 8004334:	0800435d 	.word	0x0800435d
 8004338:	08004355 	.word	0x08004355
 800433c:	2300      	movs	r3, #0
 800433e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004342:	e0d8      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004344:	2302      	movs	r3, #2
 8004346:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800434a:	e0d4      	b.n	80044f6 <UART_SetConfig+0x2e6>
 800434c:	2304      	movs	r3, #4
 800434e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004352:	e0d0      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004354:	2308      	movs	r3, #8
 8004356:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800435a:	e0cc      	b.n	80044f6 <UART_SetConfig+0x2e6>
 800435c:	2310      	movs	r3, #16
 800435e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004362:	e0c8      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a5e      	ldr	r2, [pc, #376]	@ (80044e4 <UART_SetConfig+0x2d4>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d125      	bne.n	80043ba <UART_SetConfig+0x1aa>
 800436e:	4b5b      	ldr	r3, [pc, #364]	@ (80044dc <UART_SetConfig+0x2cc>)
 8004370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004374:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004378:	2b30      	cmp	r3, #48	@ 0x30
 800437a:	d016      	beq.n	80043aa <UART_SetConfig+0x19a>
 800437c:	2b30      	cmp	r3, #48	@ 0x30
 800437e:	d818      	bhi.n	80043b2 <UART_SetConfig+0x1a2>
 8004380:	2b20      	cmp	r3, #32
 8004382:	d00a      	beq.n	800439a <UART_SetConfig+0x18a>
 8004384:	2b20      	cmp	r3, #32
 8004386:	d814      	bhi.n	80043b2 <UART_SetConfig+0x1a2>
 8004388:	2b00      	cmp	r3, #0
 800438a:	d002      	beq.n	8004392 <UART_SetConfig+0x182>
 800438c:	2b10      	cmp	r3, #16
 800438e:	d008      	beq.n	80043a2 <UART_SetConfig+0x192>
 8004390:	e00f      	b.n	80043b2 <UART_SetConfig+0x1a2>
 8004392:	2300      	movs	r3, #0
 8004394:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004398:	e0ad      	b.n	80044f6 <UART_SetConfig+0x2e6>
 800439a:	2302      	movs	r3, #2
 800439c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043a0:	e0a9      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80043a2:	2304      	movs	r3, #4
 80043a4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043a8:	e0a5      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80043aa:	2308      	movs	r3, #8
 80043ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043b0:	e0a1      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80043b2:	2310      	movs	r3, #16
 80043b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043b8:	e09d      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a4a      	ldr	r2, [pc, #296]	@ (80044e8 <UART_SetConfig+0x2d8>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d125      	bne.n	8004410 <UART_SetConfig+0x200>
 80043c4:	4b45      	ldr	r3, [pc, #276]	@ (80044dc <UART_SetConfig+0x2cc>)
 80043c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80043ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80043d0:	d016      	beq.n	8004400 <UART_SetConfig+0x1f0>
 80043d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80043d4:	d818      	bhi.n	8004408 <UART_SetConfig+0x1f8>
 80043d6:	2b80      	cmp	r3, #128	@ 0x80
 80043d8:	d00a      	beq.n	80043f0 <UART_SetConfig+0x1e0>
 80043da:	2b80      	cmp	r3, #128	@ 0x80
 80043dc:	d814      	bhi.n	8004408 <UART_SetConfig+0x1f8>
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d002      	beq.n	80043e8 <UART_SetConfig+0x1d8>
 80043e2:	2b40      	cmp	r3, #64	@ 0x40
 80043e4:	d008      	beq.n	80043f8 <UART_SetConfig+0x1e8>
 80043e6:	e00f      	b.n	8004408 <UART_SetConfig+0x1f8>
 80043e8:	2300      	movs	r3, #0
 80043ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ee:	e082      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80043f0:	2302      	movs	r3, #2
 80043f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043f6:	e07e      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80043f8:	2304      	movs	r3, #4
 80043fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043fe:	e07a      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004400:	2308      	movs	r3, #8
 8004402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004406:	e076      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004408:	2310      	movs	r3, #16
 800440a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800440e:	e072      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a35      	ldr	r2, [pc, #212]	@ (80044ec <UART_SetConfig+0x2dc>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d12a      	bne.n	8004470 <UART_SetConfig+0x260>
 800441a:	4b30      	ldr	r3, [pc, #192]	@ (80044dc <UART_SetConfig+0x2cc>)
 800441c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004420:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004424:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004428:	d01a      	beq.n	8004460 <UART_SetConfig+0x250>
 800442a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800442e:	d81b      	bhi.n	8004468 <UART_SetConfig+0x258>
 8004430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004434:	d00c      	beq.n	8004450 <UART_SetConfig+0x240>
 8004436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800443a:	d815      	bhi.n	8004468 <UART_SetConfig+0x258>
 800443c:	2b00      	cmp	r3, #0
 800443e:	d003      	beq.n	8004448 <UART_SetConfig+0x238>
 8004440:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004444:	d008      	beq.n	8004458 <UART_SetConfig+0x248>
 8004446:	e00f      	b.n	8004468 <UART_SetConfig+0x258>
 8004448:	2300      	movs	r3, #0
 800444a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800444e:	e052      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004450:	2302      	movs	r3, #2
 8004452:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004456:	e04e      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004458:	2304      	movs	r3, #4
 800445a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800445e:	e04a      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004460:	2308      	movs	r3, #8
 8004462:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004466:	e046      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004468:	2310      	movs	r3, #16
 800446a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800446e:	e042      	b.n	80044f6 <UART_SetConfig+0x2e6>
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a17      	ldr	r2, [pc, #92]	@ (80044d4 <UART_SetConfig+0x2c4>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d13a      	bne.n	80044f0 <UART_SetConfig+0x2e0>
 800447a:	4b18      	ldr	r3, [pc, #96]	@ (80044dc <UART_SetConfig+0x2cc>)
 800447c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004480:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004484:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004488:	d01a      	beq.n	80044c0 <UART_SetConfig+0x2b0>
 800448a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800448e:	d81b      	bhi.n	80044c8 <UART_SetConfig+0x2b8>
 8004490:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004494:	d00c      	beq.n	80044b0 <UART_SetConfig+0x2a0>
 8004496:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800449a:	d815      	bhi.n	80044c8 <UART_SetConfig+0x2b8>
 800449c:	2b00      	cmp	r3, #0
 800449e:	d003      	beq.n	80044a8 <UART_SetConfig+0x298>
 80044a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a4:	d008      	beq.n	80044b8 <UART_SetConfig+0x2a8>
 80044a6:	e00f      	b.n	80044c8 <UART_SetConfig+0x2b8>
 80044a8:	2300      	movs	r3, #0
 80044aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ae:	e022      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80044b0:	2302      	movs	r3, #2
 80044b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044b6:	e01e      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80044b8:	2304      	movs	r3, #4
 80044ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044be:	e01a      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80044c0:	2308      	movs	r3, #8
 80044c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c6:	e016      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80044c8:	2310      	movs	r3, #16
 80044ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ce:	e012      	b.n	80044f6 <UART_SetConfig+0x2e6>
 80044d0:	efff69f3 	.word	0xefff69f3
 80044d4:	40008000 	.word	0x40008000
 80044d8:	40013800 	.word	0x40013800
 80044dc:	40021000 	.word	0x40021000
 80044e0:	40004400 	.word	0x40004400
 80044e4:	40004800 	.word	0x40004800
 80044e8:	40004c00 	.word	0x40004c00
 80044ec:	40005000 	.word	0x40005000
 80044f0:	2310      	movs	r3, #16
 80044f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a9f      	ldr	r2, [pc, #636]	@ (8004778 <UART_SetConfig+0x568>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d17a      	bne.n	80045f6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004500:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004504:	2b08      	cmp	r3, #8
 8004506:	d824      	bhi.n	8004552 <UART_SetConfig+0x342>
 8004508:	a201      	add	r2, pc, #4	@ (adr r2, 8004510 <UART_SetConfig+0x300>)
 800450a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800450e:	bf00      	nop
 8004510:	08004535 	.word	0x08004535
 8004514:	08004553 	.word	0x08004553
 8004518:	0800453d 	.word	0x0800453d
 800451c:	08004553 	.word	0x08004553
 8004520:	08004543 	.word	0x08004543
 8004524:	08004553 	.word	0x08004553
 8004528:	08004553 	.word	0x08004553
 800452c:	08004553 	.word	0x08004553
 8004530:	0800454b 	.word	0x0800454b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004534:	f7ff f84c 	bl	80035d0 <HAL_RCC_GetPCLK1Freq>
 8004538:	61f8      	str	r0, [r7, #28]
        break;
 800453a:	e010      	b.n	800455e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800453c:	4b8f      	ldr	r3, [pc, #572]	@ (800477c <UART_SetConfig+0x56c>)
 800453e:	61fb      	str	r3, [r7, #28]
        break;
 8004540:	e00d      	b.n	800455e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004542:	f7fe ffad 	bl	80034a0 <HAL_RCC_GetSysClockFreq>
 8004546:	61f8      	str	r0, [r7, #28]
        break;
 8004548:	e009      	b.n	800455e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800454a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800454e:	61fb      	str	r3, [r7, #28]
        break;
 8004550:	e005      	b.n	800455e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004552:	2300      	movs	r3, #0
 8004554:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800455c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	2b00      	cmp	r3, #0
 8004562:	f000 80fb 	beq.w	800475c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	4613      	mov	r3, r2
 800456c:	005b      	lsls	r3, r3, #1
 800456e:	4413      	add	r3, r2
 8004570:	69fa      	ldr	r2, [r7, #28]
 8004572:	429a      	cmp	r2, r3
 8004574:	d305      	bcc.n	8004582 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800457c:	69fa      	ldr	r2, [r7, #28]
 800457e:	429a      	cmp	r2, r3
 8004580:	d903      	bls.n	800458a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004588:	e0e8      	b.n	800475c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	2200      	movs	r2, #0
 800458e:	461c      	mov	r4, r3
 8004590:	4615      	mov	r5, r2
 8004592:	f04f 0200 	mov.w	r2, #0
 8004596:	f04f 0300 	mov.w	r3, #0
 800459a:	022b      	lsls	r3, r5, #8
 800459c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80045a0:	0222      	lsls	r2, r4, #8
 80045a2:	68f9      	ldr	r1, [r7, #12]
 80045a4:	6849      	ldr	r1, [r1, #4]
 80045a6:	0849      	lsrs	r1, r1, #1
 80045a8:	2000      	movs	r0, #0
 80045aa:	4688      	mov	r8, r1
 80045ac:	4681      	mov	r9, r0
 80045ae:	eb12 0a08 	adds.w	sl, r2, r8
 80045b2:	eb43 0b09 	adc.w	fp, r3, r9
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	603b      	str	r3, [r7, #0]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045c4:	4650      	mov	r0, sl
 80045c6:	4659      	mov	r1, fp
 80045c8:	f7fb fe52 	bl	8000270 <__aeabi_uldivmod>
 80045cc:	4602      	mov	r2, r0
 80045ce:	460b      	mov	r3, r1
 80045d0:	4613      	mov	r3, r2
 80045d2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045da:	d308      	bcc.n	80045ee <UART_SetConfig+0x3de>
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045e2:	d204      	bcs.n	80045ee <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	60da      	str	r2, [r3, #12]
 80045ec:	e0b6      	b.n	800475c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80045ee:	2301      	movs	r3, #1
 80045f0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80045f4:	e0b2      	b.n	800475c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	69db      	ldr	r3, [r3, #28]
 80045fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045fe:	d15e      	bne.n	80046be <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004600:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004604:	2b08      	cmp	r3, #8
 8004606:	d828      	bhi.n	800465a <UART_SetConfig+0x44a>
 8004608:	a201      	add	r2, pc, #4	@ (adr r2, 8004610 <UART_SetConfig+0x400>)
 800460a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460e:	bf00      	nop
 8004610:	08004635 	.word	0x08004635
 8004614:	0800463d 	.word	0x0800463d
 8004618:	08004645 	.word	0x08004645
 800461c:	0800465b 	.word	0x0800465b
 8004620:	0800464b 	.word	0x0800464b
 8004624:	0800465b 	.word	0x0800465b
 8004628:	0800465b 	.word	0x0800465b
 800462c:	0800465b 	.word	0x0800465b
 8004630:	08004653 	.word	0x08004653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004634:	f7fe ffcc 	bl	80035d0 <HAL_RCC_GetPCLK1Freq>
 8004638:	61f8      	str	r0, [r7, #28]
        break;
 800463a:	e014      	b.n	8004666 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800463c:	f7fe ffde 	bl	80035fc <HAL_RCC_GetPCLK2Freq>
 8004640:	61f8      	str	r0, [r7, #28]
        break;
 8004642:	e010      	b.n	8004666 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004644:	4b4d      	ldr	r3, [pc, #308]	@ (800477c <UART_SetConfig+0x56c>)
 8004646:	61fb      	str	r3, [r7, #28]
        break;
 8004648:	e00d      	b.n	8004666 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800464a:	f7fe ff29 	bl	80034a0 <HAL_RCC_GetSysClockFreq>
 800464e:	61f8      	str	r0, [r7, #28]
        break;
 8004650:	e009      	b.n	8004666 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004652:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004656:	61fb      	str	r3, [r7, #28]
        break;
 8004658:	e005      	b.n	8004666 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800465a:	2300      	movs	r3, #0
 800465c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004664:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004666:	69fb      	ldr	r3, [r7, #28]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d077      	beq.n	800475c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	005a      	lsls	r2, r3, #1
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	085b      	lsrs	r3, r3, #1
 8004676:	441a      	add	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004680:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	2b0f      	cmp	r3, #15
 8004686:	d916      	bls.n	80046b6 <UART_SetConfig+0x4a6>
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800468e:	d212      	bcs.n	80046b6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	b29b      	uxth	r3, r3
 8004694:	f023 030f 	bic.w	r3, r3, #15
 8004698:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	085b      	lsrs	r3, r3, #1
 800469e:	b29b      	uxth	r3, r3
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	b29a      	uxth	r2, r3
 80046a6:	8afb      	ldrh	r3, [r7, #22]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	8afa      	ldrh	r2, [r7, #22]
 80046b2:	60da      	str	r2, [r3, #12]
 80046b4:	e052      	b.n	800475c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80046bc:	e04e      	b.n	800475c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80046c2:	2b08      	cmp	r3, #8
 80046c4:	d827      	bhi.n	8004716 <UART_SetConfig+0x506>
 80046c6:	a201      	add	r2, pc, #4	@ (adr r2, 80046cc <UART_SetConfig+0x4bc>)
 80046c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046cc:	080046f1 	.word	0x080046f1
 80046d0:	080046f9 	.word	0x080046f9
 80046d4:	08004701 	.word	0x08004701
 80046d8:	08004717 	.word	0x08004717
 80046dc:	08004707 	.word	0x08004707
 80046e0:	08004717 	.word	0x08004717
 80046e4:	08004717 	.word	0x08004717
 80046e8:	08004717 	.word	0x08004717
 80046ec:	0800470f 	.word	0x0800470f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046f0:	f7fe ff6e 	bl	80035d0 <HAL_RCC_GetPCLK1Freq>
 80046f4:	61f8      	str	r0, [r7, #28]
        break;
 80046f6:	e014      	b.n	8004722 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046f8:	f7fe ff80 	bl	80035fc <HAL_RCC_GetPCLK2Freq>
 80046fc:	61f8      	str	r0, [r7, #28]
        break;
 80046fe:	e010      	b.n	8004722 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004700:	4b1e      	ldr	r3, [pc, #120]	@ (800477c <UART_SetConfig+0x56c>)
 8004702:	61fb      	str	r3, [r7, #28]
        break;
 8004704:	e00d      	b.n	8004722 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004706:	f7fe fecb 	bl	80034a0 <HAL_RCC_GetSysClockFreq>
 800470a:	61f8      	str	r0, [r7, #28]
        break;
 800470c:	e009      	b.n	8004722 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800470e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004712:	61fb      	str	r3, [r7, #28]
        break;
 8004714:	e005      	b.n	8004722 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004716:	2300      	movs	r3, #0
 8004718:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004720:	bf00      	nop
    }

    if (pclk != 0U)
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d019      	beq.n	800475c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	085a      	lsrs	r2, r3, #1
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	441a      	add	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	fbb2 f3f3 	udiv	r3, r2, r3
 800473a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800473c:	69bb      	ldr	r3, [r7, #24]
 800473e:	2b0f      	cmp	r3, #15
 8004740:	d909      	bls.n	8004756 <UART_SetConfig+0x546>
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004748:	d205      	bcs.n	8004756 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	b29a      	uxth	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	60da      	str	r2, [r3, #12]
 8004754:	e002      	b.n	800475c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2200      	movs	r2, #0
 8004766:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004768:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800476c:	4618      	mov	r0, r3
 800476e:	3728      	adds	r7, #40	@ 0x28
 8004770:	46bd      	mov	sp, r7
 8004772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004776:	bf00      	nop
 8004778:	40008000 	.word	0x40008000
 800477c:	00f42400 	.word	0x00f42400

08004780 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b00      	cmp	r3, #0
 8004792:	d00a      	beq.n	80047aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	430a      	orrs	r2, r1
 80047a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ae:	f003 0301 	and.w	r3, r3, #1
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	685b      	ldr	r3, [r3, #4]
 80047bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	430a      	orrs	r2, r1
 80047ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f2:	f003 0304 	and.w	r3, r3, #4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00a      	beq.n	8004810 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	430a      	orrs	r2, r1
 800480e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2b00      	cmp	r3, #0
 800481a:	d00a      	beq.n	8004832 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	430a      	orrs	r2, r1
 8004830:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004836:	f003 0320 	and.w	r3, r3, #32
 800483a:	2b00      	cmp	r3, #0
 800483c:	d00a      	beq.n	8004854 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485c:	2b00      	cmp	r3, #0
 800485e:	d01a      	beq.n	8004896 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	430a      	orrs	r2, r1
 8004874:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800487a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800487e:	d10a      	bne.n	8004896 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	605a      	str	r2, [r3, #4]
  }
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b098      	sub	sp, #96	@ 0x60
 80048c8:	af02      	add	r7, sp, #8
 80048ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048d4:	f7fc fea2 	bl	800161c <HAL_GetTick>
 80048d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0308 	and.w	r3, r3, #8
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d12e      	bne.n	8004946 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048f0:	2200      	movs	r2, #0
 80048f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f88c 	bl	8004a14 <UART_WaitOnFlagUntilTimeout>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d021      	beq.n	8004946 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800490a:	e853 3f00 	ldrex	r3, [r3]
 800490e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004912:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004916:	653b      	str	r3, [r7, #80]	@ 0x50
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004920:	647b      	str	r3, [r7, #68]	@ 0x44
 8004922:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004924:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004926:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004928:	e841 2300 	strex	r3, r2, [r1]
 800492c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800492e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004930:	2b00      	cmp	r3, #0
 8004932:	d1e6      	bne.n	8004902 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2220      	movs	r2, #32
 8004938:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e062      	b.n	8004a0c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b04      	cmp	r3, #4
 8004952:	d149      	bne.n	80049e8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004954:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004958:	9300      	str	r3, [sp, #0]
 800495a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800495c:	2200      	movs	r2, #0
 800495e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f000 f856 	bl	8004a14 <UART_WaitOnFlagUntilTimeout>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d03c      	beq.n	80049e8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004976:	e853 3f00 	ldrex	r3, [r3]
 800497a:	623b      	str	r3, [r7, #32]
   return(result);
 800497c:	6a3b      	ldr	r3, [r7, #32]
 800497e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004982:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	461a      	mov	r2, r3
 800498a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800498c:	633b      	str	r3, [r7, #48]	@ 0x30
 800498e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004990:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004992:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004994:	e841 2300 	strex	r3, r2, [r1]
 8004998:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800499a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800499c:	2b00      	cmp	r3, #0
 800499e:	d1e6      	bne.n	800496e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	3308      	adds	r3, #8
 80049a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	e853 3f00 	ldrex	r3, [r3]
 80049ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0301 	bic.w	r3, r3, #1
 80049b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	3308      	adds	r3, #8
 80049be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049c0:	61fa      	str	r2, [r7, #28]
 80049c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c4:	69b9      	ldr	r1, [r7, #24]
 80049c6:	69fa      	ldr	r2, [r7, #28]
 80049c8:	e841 2300 	strex	r3, r2, [r1]
 80049cc:	617b      	str	r3, [r7, #20]
   return(result);
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d1e5      	bne.n	80049a0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049e4:	2303      	movs	r3, #3
 80049e6:	e011      	b.n	8004a0c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2220      	movs	r2, #32
 80049ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	3758      	adds	r7, #88	@ 0x58
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	603b      	str	r3, [r7, #0]
 8004a20:	4613      	mov	r3, r2
 8004a22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a24:	e04f      	b.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a2c:	d04b      	beq.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a2e:	f7fc fdf5 	bl	800161c <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d302      	bcc.n	8004a44 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d101      	bne.n	8004a48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e04e      	b.n	8004ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0304 	and.w	r3, r3, #4
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d037      	beq.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2b80      	cmp	r3, #128	@ 0x80
 8004a5a:	d034      	beq.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2b40      	cmp	r3, #64	@ 0x40
 8004a60:	d031      	beq.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	69db      	ldr	r3, [r3, #28]
 8004a68:	f003 0308 	and.w	r3, r3, #8
 8004a6c:	2b08      	cmp	r3, #8
 8004a6e:	d110      	bne.n	8004a92 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2208      	movs	r2, #8
 8004a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 f838 	bl	8004aee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2208      	movs	r2, #8
 8004a82:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e029      	b.n	8004ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa0:	d111      	bne.n	8004ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004aaa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004aac:	68f8      	ldr	r0, [r7, #12]
 8004aae:	f000 f81e 	bl	8004aee <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004ac2:	2303      	movs	r3, #3
 8004ac4:	e00f      	b.n	8004ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	69da      	ldr	r2, [r3, #28]
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	68ba      	ldr	r2, [r7, #8]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	bf0c      	ite	eq
 8004ad6:	2301      	moveq	r3, #1
 8004ad8:	2300      	movne	r3, #0
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	461a      	mov	r2, r3
 8004ade:	79fb      	ldrb	r3, [r7, #7]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d0a0      	beq.n	8004a26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}

08004aee <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b095      	sub	sp, #84	@ 0x54
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004afe:	e853 3f00 	ldrex	r3, [r3]
 8004b02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	461a      	mov	r2, r3
 8004b12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b14:	643b      	str	r3, [r7, #64]	@ 0x40
 8004b16:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b18:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b1c:	e841 2300 	strex	r3, r2, [r1]
 8004b20:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1e6      	bne.n	8004af6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	3308      	adds	r3, #8
 8004b2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b30:	6a3b      	ldr	r3, [r7, #32]
 8004b32:	e853 3f00 	ldrex	r3, [r3]
 8004b36:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	f023 0301 	bic.w	r3, r3, #1
 8004b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3308      	adds	r3, #8
 8004b46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b48:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b50:	e841 2300 	strex	r3, r2, [r1]
 8004b54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d1e5      	bne.n	8004b28 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d118      	bne.n	8004b96 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	e853 3f00 	ldrex	r3, [r3]
 8004b70:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b72:	68bb      	ldr	r3, [r7, #8]
 8004b74:	f023 0310 	bic.w	r3, r3, #16
 8004b78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b82:	61bb      	str	r3, [r7, #24]
 8004b84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b86:	6979      	ldr	r1, [r7, #20]
 8004b88:	69ba      	ldr	r2, [r7, #24]
 8004b8a:	e841 2300 	strex	r3, r2, [r1]
 8004b8e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1e6      	bne.n	8004b64 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004baa:	bf00      	nop
 8004bac:	3754      	adds	r7, #84	@ 0x54
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
	...

08004bb8 <__NVIC_SetPriority>:
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	6039      	str	r1, [r7, #0]
 8004bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	db0a      	blt.n	8004be2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	490c      	ldr	r1, [pc, #48]	@ (8004c04 <__NVIC_SetPriority+0x4c>)
 8004bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bd6:	0112      	lsls	r2, r2, #4
 8004bd8:	b2d2      	uxtb	r2, r2
 8004bda:	440b      	add	r3, r1
 8004bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004be0:	e00a      	b.n	8004bf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	4908      	ldr	r1, [pc, #32]	@ (8004c08 <__NVIC_SetPriority+0x50>)
 8004be8:	79fb      	ldrb	r3, [r7, #7]
 8004bea:	f003 030f 	and.w	r3, r3, #15
 8004bee:	3b04      	subs	r3, #4
 8004bf0:	0112      	lsls	r2, r2, #4
 8004bf2:	b2d2      	uxtb	r2, r2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	761a      	strb	r2, [r3, #24]
}
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr
 8004c04:	e000e100 	.word	0xe000e100
 8004c08:	e000ed00 	.word	0xe000ed00

08004c0c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004c10:	2100      	movs	r1, #0
 8004c12:	f06f 0004 	mvn.w	r0, #4
 8004c16:	f7ff ffcf 	bl	8004bb8 <__NVIC_SetPriority>
#endif
}
 8004c1a:	bf00      	nop
 8004c1c:	bd80      	pop	{r7, pc}
	...

08004c20 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c26:	f3ef 8305 	mrs	r3, IPSR
 8004c2a:	603b      	str	r3, [r7, #0]
  return(result);
 8004c2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004c32:	f06f 0305 	mvn.w	r3, #5
 8004c36:	607b      	str	r3, [r7, #4]
 8004c38:	e00c      	b.n	8004c54 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c64 <osKernelInitialize+0x44>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d105      	bne.n	8004c4e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004c42:	4b08      	ldr	r3, [pc, #32]	@ (8004c64 <osKernelInitialize+0x44>)
 8004c44:	2201      	movs	r2, #1
 8004c46:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	607b      	str	r3, [r7, #4]
 8004c4c:	e002      	b.n	8004c54 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004c4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004c54:	687b      	ldr	r3, [r7, #4]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr
 8004c62:	bf00      	nop
 8004c64:	20000248 	.word	0x20000248

08004c68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b082      	sub	sp, #8
 8004c6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c6e:	f3ef 8305 	mrs	r3, IPSR
 8004c72:	603b      	str	r3, [r7, #0]
  return(result);
 8004c74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d003      	beq.n	8004c82 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004c7a:	f06f 0305 	mvn.w	r3, #5
 8004c7e:	607b      	str	r3, [r7, #4]
 8004c80:	e010      	b.n	8004ca4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004c82:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb0 <osKernelStart+0x48>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d109      	bne.n	8004c9e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004c8a:	f7ff ffbf 	bl	8004c0c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004c8e:	4b08      	ldr	r3, [pc, #32]	@ (8004cb0 <osKernelStart+0x48>)
 8004c90:	2202      	movs	r2, #2
 8004c92:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004c94:	f001 fe90 	bl	80069b8 <vTaskStartScheduler>
      stat = osOK;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	607b      	str	r3, [r7, #4]
 8004c9c:	e002      	b.n	8004ca4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004ca2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ca4:	687b      	ldr	r3, [r7, #4]
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3708      	adds	r7, #8
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	20000248 	.word	0x20000248

08004cb4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08e      	sub	sp, #56	@ 0x38
 8004cb8:	af04      	add	r7, sp, #16
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004cc4:	f3ef 8305 	mrs	r3, IPSR
 8004cc8:	617b      	str	r3, [r7, #20]
  return(result);
 8004cca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d17e      	bne.n	8004dce <osThreadNew+0x11a>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d07b      	beq.n	8004dce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004cd6:	2380      	movs	r3, #128	@ 0x80
 8004cd8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004cda:	2318      	movs	r3, #24
 8004cdc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004ce2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ce6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d045      	beq.n	8004d7a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <osThreadNew+0x48>
        name = attr->name;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	699b      	ldr	r3, [r3, #24]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d008      	beq.n	8004d22 <osThreadNew+0x6e>
 8004d10:	69fb      	ldr	r3, [r7, #28]
 8004d12:	2b38      	cmp	r3, #56	@ 0x38
 8004d14:	d805      	bhi.n	8004d22 <osThreadNew+0x6e>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <osThreadNew+0x72>
        return (NULL);
 8004d22:	2300      	movs	r3, #0
 8004d24:	e054      	b.n	8004dd0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	089b      	lsrs	r3, r3, #2
 8004d34:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d00e      	beq.n	8004d5c <osThreadNew+0xa8>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	2b5b      	cmp	r3, #91	@ 0x5b
 8004d44:	d90a      	bls.n	8004d5c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d006      	beq.n	8004d5c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d002      	beq.n	8004d5c <osThreadNew+0xa8>
        mem = 1;
 8004d56:	2301      	movs	r3, #1
 8004d58:	61bb      	str	r3, [r7, #24]
 8004d5a:	e010      	b.n	8004d7e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d10c      	bne.n	8004d7e <osThreadNew+0xca>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d108      	bne.n	8004d7e <osThreadNew+0xca>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d104      	bne.n	8004d7e <osThreadNew+0xca>
          mem = 0;
 8004d74:	2300      	movs	r3, #0
 8004d76:	61bb      	str	r3, [r7, #24]
 8004d78:	e001      	b.n	8004d7e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004d7e:	69bb      	ldr	r3, [r7, #24]
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d110      	bne.n	8004da6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004d8c:	9202      	str	r2, [sp, #8]
 8004d8e:	9301      	str	r3, [sp, #4]
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	6a3a      	ldr	r2, [r7, #32]
 8004d98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d9a:	68f8      	ldr	r0, [r7, #12]
 8004d9c:	f001 fc30 	bl	8006600 <xTaskCreateStatic>
 8004da0:	4603      	mov	r3, r0
 8004da2:	613b      	str	r3, [r7, #16]
 8004da4:	e013      	b.n	8004dce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d110      	bne.n	8004dce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	f107 0310 	add.w	r3, r7, #16
 8004db4:	9301      	str	r3, [sp, #4]
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	9300      	str	r3, [sp, #0]
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dbe:	68f8      	ldr	r0, [r7, #12]
 8004dc0:	f001 fc7e 	bl	80066c0 <xTaskCreate>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d001      	beq.n	8004dce <osThreadNew+0x11a>
            hTask = NULL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004dce:	693b      	ldr	r3, [r7, #16]
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3728      	adds	r7, #40	@ 0x28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004de0:	f3ef 8305 	mrs	r3, IPSR
 8004de4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004de6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d003      	beq.n	8004df4 <osDelay+0x1c>
    stat = osErrorISR;
 8004dec:	f06f 0305 	mvn.w	r3, #5
 8004df0:	60fb      	str	r3, [r7, #12]
 8004df2:	e007      	b.n	8004e04 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004df4:	2300      	movs	r3, #0
 8004df6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f001 fda4 	bl	800694c <vTaskDelay>
    }
  }

  return (stat);
 8004e04:	68fb      	ldr	r3, [r7, #12]
}
 8004e06:	4618      	mov	r0, r3
 8004e08:	3710      	adds	r7, #16
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}

08004e0e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8004e0e:	b580      	push	{r7, lr}
 8004e10:	b088      	sub	sp, #32
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8004e16:	2300      	movs	r3, #0
 8004e18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e1a:	f3ef 8305 	mrs	r3, IPSR
 8004e1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e20:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d174      	bne.n	8004f10 <osMutexNew+0x102>
    if (attr != NULL) {
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <osMutexNew+0x26>
      type = attr->attr_bits;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	61bb      	str	r3, [r7, #24]
 8004e32:	e001      	b.n	8004e38 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d002      	beq.n	8004e48 <osMutexNew+0x3a>
      rmtx = 1U;
 8004e42:	2301      	movs	r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	e001      	b.n	8004e4c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8004e4c:	69bb      	ldr	r3, [r7, #24]
 8004e4e:	f003 0308 	and.w	r3, r3, #8
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d15c      	bne.n	8004f10 <osMutexNew+0x102>
      mem = -1;
 8004e56:	f04f 33ff 	mov.w	r3, #4294967295
 8004e5a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d015      	beq.n	8004e8e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d006      	beq.n	8004e78 <osMutexNew+0x6a>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68db      	ldr	r3, [r3, #12]
 8004e6e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004e70:	d902      	bls.n	8004e78 <osMutexNew+0x6a>
          mem = 1;
 8004e72:	2301      	movs	r3, #1
 8004e74:	613b      	str	r3, [r7, #16]
 8004e76:	e00c      	b.n	8004e92 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d108      	bne.n	8004e92 <osMutexNew+0x84>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d104      	bne.n	8004e92 <osMutexNew+0x84>
            mem = 0;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	613b      	str	r3, [r7, #16]
 8004e8c:	e001      	b.n	8004e92 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d112      	bne.n	8004ebe <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d007      	beq.n	8004eae <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	2004      	movs	r0, #4
 8004ea6:	f000 fc3e 	bl	8005726 <xQueueCreateMutexStatic>
 8004eaa:	61f8      	str	r0, [r7, #28]
 8004eac:	e016      	b.n	8004edc <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	4619      	mov	r1, r3
 8004eb4:	2001      	movs	r0, #1
 8004eb6:	f000 fc36 	bl	8005726 <xQueueCreateMutexStatic>
 8004eba:	61f8      	str	r0, [r7, #28]
 8004ebc:	e00e      	b.n	8004edc <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d10b      	bne.n	8004edc <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d004      	beq.n	8004ed4 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004eca:	2004      	movs	r0, #4
 8004ecc:	f000 fc13 	bl	80056f6 <xQueueCreateMutex>
 8004ed0:	61f8      	str	r0, [r7, #28]
 8004ed2:	e003      	b.n	8004edc <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8004ed4:	2001      	movs	r0, #1
 8004ed6:	f000 fc0e 	bl	80056f6 <xQueueCreateMutex>
 8004eda:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004edc:	69fb      	ldr	r3, [r7, #28]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00c      	beq.n	8004efc <osMutexNew+0xee>
        if (attr != NULL) {
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <osMutexNew+0xe2>
          name = attr->name;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	60fb      	str	r3, [r7, #12]
 8004eee:	e001      	b.n	8004ef4 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8004ef4:	68f9      	ldr	r1, [r7, #12]
 8004ef6:	69f8      	ldr	r0, [r7, #28]
 8004ef8:	f001 fafa 	bl	80064f0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d006      	beq.n	8004f10 <osMutexNew+0x102>
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d003      	beq.n	8004f10 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	f043 0301 	orr.w	r3, r3, #1
 8004f0e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8004f10:	69fb      	ldr	r3, [r7, #28]
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3720      	adds	r7, #32
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8004f1a:	b580      	push	{r7, lr}
 8004f1c:	b086      	sub	sp, #24
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
 8004f22:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f023 0301 	bic.w	r3, r3, #1
 8004f2a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004f34:	2300      	movs	r3, #0
 8004f36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f38:	f3ef 8305 	mrs	r3, IPSR
 8004f3c:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f3e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d003      	beq.n	8004f4c <osMutexAcquire+0x32>
    stat = osErrorISR;
 8004f44:	f06f 0305 	mvn.w	r3, #5
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	e02c      	b.n	8004fa6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d103      	bne.n	8004f5a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8004f52:	f06f 0303 	mvn.w	r3, #3
 8004f56:	617b      	str	r3, [r7, #20]
 8004f58:	e025      	b.n	8004fa6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d011      	beq.n	8004f84 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004f60:	6839      	ldr	r1, [r7, #0]
 8004f62:	6938      	ldr	r0, [r7, #16]
 8004f64:	f000 fc2f 	bl	80057c6 <xQueueTakeMutexRecursive>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d01b      	beq.n	8004fa6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8004f74:	f06f 0301 	mvn.w	r3, #1
 8004f78:	617b      	str	r3, [r7, #20]
 8004f7a:	e014      	b.n	8004fa6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004f7c:	f06f 0302 	mvn.w	r3, #2
 8004f80:	617b      	str	r3, [r7, #20]
 8004f82:	e010      	b.n	8004fa6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8004f84:	6839      	ldr	r1, [r7, #0]
 8004f86:	6938      	ldr	r0, [r7, #16]
 8004f88:	f000 ffd4 	bl	8005f34 <xQueueSemaphoreTake>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d009      	beq.n	8004fa6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d003      	beq.n	8004fa0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004f98:	f06f 0301 	mvn.w	r3, #1
 8004f9c:	617b      	str	r3, [r7, #20]
 8004f9e:	e002      	b.n	8004fa6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004fa0:	f06f 0302 	mvn.w	r3, #2
 8004fa4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8004fa6:	697b      	ldr	r3, [r7, #20]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3718      	adds	r7, #24
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b086      	sub	sp, #24
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f023 0301 	bic.w	r3, r3, #1
 8004fbe:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fcc:	f3ef 8305 	mrs	r3, IPSR
 8004fd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004fd2:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004fd8:	f06f 0305 	mvn.w	r3, #5
 8004fdc:	617b      	str	r3, [r7, #20]
 8004fde:	e01f      	b.n	8005020 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d103      	bne.n	8004fee <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8004fe6:	f06f 0303 	mvn.w	r3, #3
 8004fea:	617b      	str	r3, [r7, #20]
 8004fec:	e018      	b.n	8005020 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d009      	beq.n	8005008 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8004ff4:	6938      	ldr	r0, [r7, #16]
 8004ff6:	f000 fbb1 	bl	800575c <xQueueGiveMutexRecursive>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d00f      	beq.n	8005020 <osMutexRelease+0x70>
        stat = osErrorResource;
 8005000:	f06f 0302 	mvn.w	r3, #2
 8005004:	617b      	str	r3, [r7, #20]
 8005006:	e00b      	b.n	8005020 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8005008:	2300      	movs	r3, #0
 800500a:	2200      	movs	r2, #0
 800500c:	2100      	movs	r1, #0
 800500e:	6938      	ldr	r0, [r7, #16]
 8005010:	f000 fc7e 	bl	8005910 <xQueueGenericSend>
 8005014:	4603      	mov	r3, r0
 8005016:	2b01      	cmp	r3, #1
 8005018:	d002      	beq.n	8005020 <osMutexRelease+0x70>
        stat = osErrorResource;
 800501a:	f06f 0302 	mvn.w	r3, #2
 800501e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005020:	697b      	ldr	r3, [r7, #20]
}
 8005022:	4618      	mov	r0, r3
 8005024:	3718      	adds	r7, #24
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800502a:	b580      	push	{r7, lr}
 800502c:	b08a      	sub	sp, #40	@ 0x28
 800502e:	af02      	add	r7, sp, #8
 8005030:	60f8      	str	r0, [r7, #12]
 8005032:	60b9      	str	r1, [r7, #8]
 8005034:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005036:	2300      	movs	r3, #0
 8005038:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800503a:	f3ef 8305 	mrs	r3, IPSR
 800503e:	613b      	str	r3, [r7, #16]
  return(result);
 8005040:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005042:	2b00      	cmp	r3, #0
 8005044:	d175      	bne.n	8005132 <osSemaphoreNew+0x108>
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d072      	beq.n	8005132 <osSemaphoreNew+0x108>
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	429a      	cmp	r2, r3
 8005052:	d86e      	bhi.n	8005132 <osSemaphoreNew+0x108>
    mem = -1;
 8005054:	f04f 33ff 	mov.w	r3, #4294967295
 8005058:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d015      	beq.n	800508c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d006      	beq.n	8005076 <osSemaphoreNew+0x4c>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	2b4f      	cmp	r3, #79	@ 0x4f
 800506e:	d902      	bls.n	8005076 <osSemaphoreNew+0x4c>
        mem = 1;
 8005070:	2301      	movs	r3, #1
 8005072:	61bb      	str	r3, [r7, #24]
 8005074:	e00c      	b.n	8005090 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d108      	bne.n	8005090 <osSemaphoreNew+0x66>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d104      	bne.n	8005090 <osSemaphoreNew+0x66>
          mem = 0;
 8005086:	2300      	movs	r3, #0
 8005088:	61bb      	str	r3, [r7, #24]
 800508a:	e001      	b.n	8005090 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800508c:	2300      	movs	r3, #0
 800508e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005096:	d04c      	beq.n	8005132 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d128      	bne.n	80050f0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d10a      	bne.n	80050ba <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	2203      	movs	r2, #3
 80050aa:	9200      	str	r2, [sp, #0]
 80050ac:	2200      	movs	r2, #0
 80050ae:	2100      	movs	r1, #0
 80050b0:	2001      	movs	r0, #1
 80050b2:	f000 fa2b 	bl	800550c <xQueueGenericCreateStatic>
 80050b6:	61f8      	str	r0, [r7, #28]
 80050b8:	e005      	b.n	80050c6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80050ba:	2203      	movs	r2, #3
 80050bc:	2100      	movs	r1, #0
 80050be:	2001      	movs	r0, #1
 80050c0:	f000 faa1 	bl	8005606 <xQueueGenericCreate>
 80050c4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d022      	beq.n	8005112 <osSemaphoreNew+0xe8>
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d01f      	beq.n	8005112 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80050d2:	2300      	movs	r3, #0
 80050d4:	2200      	movs	r2, #0
 80050d6:	2100      	movs	r1, #0
 80050d8:	69f8      	ldr	r0, [r7, #28]
 80050da:	f000 fc19 	bl	8005910 <xQueueGenericSend>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d016      	beq.n	8005112 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80050e4:	69f8      	ldr	r0, [r7, #28]
 80050e6:	f001 f8b7 	bl	8006258 <vQueueDelete>
            hSemaphore = NULL;
 80050ea:	2300      	movs	r3, #0
 80050ec:	61fb      	str	r3, [r7, #28]
 80050ee:	e010      	b.n	8005112 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	2b01      	cmp	r3, #1
 80050f4:	d108      	bne.n	8005108 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	461a      	mov	r2, r3
 80050fc:	68b9      	ldr	r1, [r7, #8]
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 fb98 	bl	8005834 <xQueueCreateCountingSemaphoreStatic>
 8005104:	61f8      	str	r0, [r7, #28]
 8005106:	e004      	b.n	8005112 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005108:	68b9      	ldr	r1, [r7, #8]
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 fbcb 	bl	80058a6 <xQueueCreateCountingSemaphore>
 8005110:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d00c      	beq.n	8005132 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <osSemaphoreNew+0xfc>
          name = attr->name;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	e001      	b.n	800512a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8005126:	2300      	movs	r3, #0
 8005128:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800512a:	6979      	ldr	r1, [r7, #20]
 800512c:	69f8      	ldr	r0, [r7, #28]
 800512e:	f001 f9df 	bl	80064f0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005132:	69fb      	ldr	r3, [r7, #28]
}
 8005134:	4618      	mov	r0, r3
 8005136:	3720      	adds	r7, #32
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}

0800513c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800514a:	2300      	movs	r3, #0
 800514c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d103      	bne.n	800515c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005154:	f06f 0303 	mvn.w	r3, #3
 8005158:	617b      	str	r3, [r7, #20]
 800515a:	e039      	b.n	80051d0 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800515c:	f3ef 8305 	mrs	r3, IPSR
 8005160:	60fb      	str	r3, [r7, #12]
  return(result);
 8005162:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005164:	2b00      	cmp	r3, #0
 8005166:	d022      	beq.n	80051ae <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d003      	beq.n	8005176 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800516e:	f06f 0303 	mvn.w	r3, #3
 8005172:	617b      	str	r3, [r7, #20]
 8005174:	e02c      	b.n	80051d0 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005176:	2300      	movs	r3, #0
 8005178:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800517a:	f107 0308 	add.w	r3, r7, #8
 800517e:	461a      	mov	r2, r3
 8005180:	2100      	movs	r1, #0
 8005182:	6938      	ldr	r0, [r7, #16]
 8005184:	f000 ffe6 	bl	8006154 <xQueueReceiveFromISR>
 8005188:	4603      	mov	r3, r0
 800518a:	2b01      	cmp	r3, #1
 800518c:	d003      	beq.n	8005196 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800518e:	f06f 0302 	mvn.w	r3, #2
 8005192:	617b      	str	r3, [r7, #20]
 8005194:	e01c      	b.n	80051d0 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d019      	beq.n	80051d0 <osSemaphoreAcquire+0x94>
 800519c:	4b0f      	ldr	r3, [pc, #60]	@ (80051dc <osSemaphoreAcquire+0xa0>)
 800519e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051a2:	601a      	str	r2, [r3, #0]
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	f3bf 8f6f 	isb	sy
 80051ac:	e010      	b.n	80051d0 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80051ae:	6839      	ldr	r1, [r7, #0]
 80051b0:	6938      	ldr	r0, [r7, #16]
 80051b2:	f000 febf 	bl	8005f34 <xQueueSemaphoreTake>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b01      	cmp	r3, #1
 80051ba:	d009      	beq.n	80051d0 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d003      	beq.n	80051ca <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80051c2:	f06f 0301 	mvn.w	r3, #1
 80051c6:	617b      	str	r3, [r7, #20]
 80051c8:	e002      	b.n	80051d0 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80051ca:	f06f 0302 	mvn.w	r3, #2
 80051ce:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80051d0:	697b      	ldr	r3, [r7, #20]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3718      	adds	r7, #24
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	e000ed04 	.word	0xe000ed04

080051e0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80051ec:	2300      	movs	r3, #0
 80051ee:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d103      	bne.n	80051fe <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80051f6:	f06f 0303 	mvn.w	r3, #3
 80051fa:	617b      	str	r3, [r7, #20]
 80051fc:	e02c      	b.n	8005258 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051fe:	f3ef 8305 	mrs	r3, IPSR
 8005202:	60fb      	str	r3, [r7, #12]
  return(result);
 8005204:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005206:	2b00      	cmp	r3, #0
 8005208:	d01a      	beq.n	8005240 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800520a:	2300      	movs	r3, #0
 800520c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800520e:	f107 0308 	add.w	r3, r7, #8
 8005212:	4619      	mov	r1, r3
 8005214:	6938      	ldr	r0, [r7, #16]
 8005216:	f000 fd1b 	bl	8005c50 <xQueueGiveFromISR>
 800521a:	4603      	mov	r3, r0
 800521c:	2b01      	cmp	r3, #1
 800521e:	d003      	beq.n	8005228 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8005220:	f06f 0302 	mvn.w	r3, #2
 8005224:	617b      	str	r3, [r7, #20]
 8005226:	e017      	b.n	8005258 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d014      	beq.n	8005258 <osSemaphoreRelease+0x78>
 800522e:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <osSemaphoreRelease+0x84>)
 8005230:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	f3bf 8f6f 	isb	sy
 800523e:	e00b      	b.n	8005258 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005240:	2300      	movs	r3, #0
 8005242:	2200      	movs	r2, #0
 8005244:	2100      	movs	r1, #0
 8005246:	6938      	ldr	r0, [r7, #16]
 8005248:	f000 fb62 	bl	8005910 <xQueueGenericSend>
 800524c:	4603      	mov	r3, r0
 800524e:	2b01      	cmp	r3, #1
 8005250:	d002      	beq.n	8005258 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8005252:	f06f 0302 	mvn.w	r3, #2
 8005256:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005258:	697b      	ldr	r3, [r7, #20]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3718      	adds	r7, #24
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	e000ed04 	.word	0xe000ed04

08005268 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005268:	b480      	push	{r7}
 800526a:	b085      	sub	sp, #20
 800526c:	af00      	add	r7, sp, #0
 800526e:	60f8      	str	r0, [r7, #12]
 8005270:	60b9      	str	r1, [r7, #8]
 8005272:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4a07      	ldr	r2, [pc, #28]	@ (8005294 <vApplicationGetIdleTaskMemory+0x2c>)
 8005278:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	4a06      	ldr	r2, [pc, #24]	@ (8005298 <vApplicationGetIdleTaskMemory+0x30>)
 800527e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2280      	movs	r2, #128	@ 0x80
 8005284:	601a      	str	r2, [r3, #0]
}
 8005286:	bf00      	nop
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	2000024c 	.word	0x2000024c
 8005298:	200002a8 	.word	0x200002a8

0800529c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	4a07      	ldr	r2, [pc, #28]	@ (80052c8 <vApplicationGetTimerTaskMemory+0x2c>)
 80052ac:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	4a06      	ldr	r2, [pc, #24]	@ (80052cc <vApplicationGetTimerTaskMemory+0x30>)
 80052b2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80052ba:	601a      	str	r2, [r3, #0]
}
 80052bc:	bf00      	nop
 80052be:	3714      	adds	r7, #20
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	200004a8 	.word	0x200004a8
 80052cc:	20000504 	.word	0x20000504

080052d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f103 0208 	add.w	r2, r3, #8
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f04f 32ff 	mov.w	r2, #4294967295
 80052e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f103 0208 	add.w	r2, r3, #8
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f103 0208 	add.w	r2, r3, #8
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005304:	bf00      	nop
 8005306:	370c      	adds	r7, #12
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr

08005310 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800531e:	bf00      	nop
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr

0800532a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800532a:	b480      	push	{r7}
 800532c:	b085      	sub	sp, #20
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
 8005332:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	68fa      	ldr	r2, [r7, #12]
 800533e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	683a      	ldr	r2, [r7, #0]
 8005354:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	601a      	str	r2, [r3, #0]
}
 8005366:	bf00      	nop
 8005368:	3714      	adds	r7, #20
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005372:	b480      	push	{r7}
 8005374:	b085      	sub	sp, #20
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
 800537a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005388:	d103      	bne.n	8005392 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	e00c      	b.n	80053ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	3308      	adds	r3, #8
 8005396:	60fb      	str	r3, [r7, #12]
 8005398:	e002      	b.n	80053a0 <vListInsert+0x2e>
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	68ba      	ldr	r2, [r7, #8]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d2f6      	bcs.n	800539a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	683a      	ldr	r2, [r7, #0]
 80053c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	1c5a      	adds	r2, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	601a      	str	r2, [r3, #0]
}
 80053d8:	bf00      	nop
 80053da:	3714      	adds	r7, #20
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6892      	ldr	r2, [r2, #8]
 80053fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	6852      	ldr	r2, [r2, #4]
 8005404:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	429a      	cmp	r2, r3
 800540e:	d103      	bne.n	8005418 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	1e5a      	subs	r2, r3, #1
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3714      	adds	r7, #20
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10b      	bne.n	8005464 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800544c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005450:	f383 8811 	msr	BASEPRI, r3
 8005454:	f3bf 8f6f 	isb	sy
 8005458:	f3bf 8f4f 	dsb	sy
 800545c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800545e:	bf00      	nop
 8005460:	bf00      	nop
 8005462:	e7fd      	b.n	8005460 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005464:	f002 fd70 	bl	8007f48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005470:	68f9      	ldr	r1, [r7, #12]
 8005472:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005474:	fb01 f303 	mul.w	r3, r1, r3
 8005478:	441a      	add	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005494:	3b01      	subs	r3, #1
 8005496:	68f9      	ldr	r1, [r7, #12]
 8005498:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800549a:	fb01 f303 	mul.w	r3, r1, r3
 800549e:	441a      	add	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	22ff      	movs	r2, #255	@ 0xff
 80054a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	22ff      	movs	r2, #255	@ 0xff
 80054b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d114      	bne.n	80054e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d01a      	beq.n	80054f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	3310      	adds	r3, #16
 80054c6:	4618      	mov	r0, r3
 80054c8:	f001 fd04 	bl	8006ed4 <xTaskRemoveFromEventList>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d012      	beq.n	80054f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005508 <xQueueGenericReset+0xd0>)
 80054d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	f3bf 8f6f 	isb	sy
 80054e2:	e009      	b.n	80054f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	3310      	adds	r3, #16
 80054e8:	4618      	mov	r0, r3
 80054ea:	f7ff fef1 	bl	80052d0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	3324      	adds	r3, #36	@ 0x24
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7ff feec 	bl	80052d0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054f8:	f002 fd58 	bl	8007fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054fc:	2301      	movs	r3, #1
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	e000ed04 	.word	0xe000ed04

0800550c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800550c:	b580      	push	{r7, lr}
 800550e:	b08e      	sub	sp, #56	@ 0x38
 8005510:	af02      	add	r7, sp, #8
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
 8005518:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d10b      	bne.n	8005538 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005524:	f383 8811 	msr	BASEPRI, r3
 8005528:	f3bf 8f6f 	isb	sy
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005532:	bf00      	nop
 8005534:	bf00      	nop
 8005536:	e7fd      	b.n	8005534 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d10b      	bne.n	8005556 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800553e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005542:	f383 8811 	msr	BASEPRI, r3
 8005546:	f3bf 8f6f 	isb	sy
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005550:	bf00      	nop
 8005552:	bf00      	nop
 8005554:	e7fd      	b.n	8005552 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <xQueueGenericCreateStatic+0x56>
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <xQueueGenericCreateStatic+0x5a>
 8005562:	2301      	movs	r3, #1
 8005564:	e000      	b.n	8005568 <xQueueGenericCreateStatic+0x5c>
 8005566:	2300      	movs	r3, #0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10b      	bne.n	8005584 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800556c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005570:	f383 8811 	msr	BASEPRI, r3
 8005574:	f3bf 8f6f 	isb	sy
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	623b      	str	r3, [r7, #32]
}
 800557e:	bf00      	nop
 8005580:	bf00      	nop
 8005582:	e7fd      	b.n	8005580 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d102      	bne.n	8005590 <xQueueGenericCreateStatic+0x84>
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <xQueueGenericCreateStatic+0x88>
 8005590:	2301      	movs	r3, #1
 8005592:	e000      	b.n	8005596 <xQueueGenericCreateStatic+0x8a>
 8005594:	2300      	movs	r3, #0
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10b      	bne.n	80055b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800559a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559e:	f383 8811 	msr	BASEPRI, r3
 80055a2:	f3bf 8f6f 	isb	sy
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	61fb      	str	r3, [r7, #28]
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	e7fd      	b.n	80055ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80055b2:	2350      	movs	r3, #80	@ 0x50
 80055b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	2b50      	cmp	r3, #80	@ 0x50
 80055ba:	d00b      	beq.n	80055d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	61bb      	str	r3, [r7, #24]
}
 80055ce:	bf00      	nop
 80055d0:	bf00      	nop
 80055d2:	e7fd      	b.n	80055d0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80055d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80055da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00d      	beq.n	80055fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80055ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	4613      	mov	r3, r2
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	68b9      	ldr	r1, [r7, #8]
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f000 f840 	bl	800567c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80055fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80055fe:	4618      	mov	r0, r3
 8005600:	3730      	adds	r7, #48	@ 0x30
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}

08005606 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005606:	b580      	push	{r7, lr}
 8005608:	b08a      	sub	sp, #40	@ 0x28
 800560a:	af02      	add	r7, sp, #8
 800560c:	60f8      	str	r0, [r7, #12]
 800560e:	60b9      	str	r1, [r7, #8]
 8005610:	4613      	mov	r3, r2
 8005612:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d10b      	bne.n	8005632 <xQueueGenericCreate+0x2c>
	__asm volatile
 800561a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800561e:	f383 8811 	msr	BASEPRI, r3
 8005622:	f3bf 8f6f 	isb	sy
 8005626:	f3bf 8f4f 	dsb	sy
 800562a:	613b      	str	r3, [r7, #16]
}
 800562c:	bf00      	nop
 800562e:	bf00      	nop
 8005630:	e7fd      	b.n	800562e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	fb02 f303 	mul.w	r3, r2, r3
 800563a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	3350      	adds	r3, #80	@ 0x50
 8005640:	4618      	mov	r0, r3
 8005642:	f002 fda3 	bl	800818c <pvPortMalloc>
 8005646:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d011      	beq.n	8005672 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005652:	697b      	ldr	r3, [r7, #20]
 8005654:	3350      	adds	r3, #80	@ 0x50
 8005656:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005660:	79fa      	ldrb	r2, [r7, #7]
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	4613      	mov	r3, r2
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	68b9      	ldr	r1, [r7, #8]
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 f805 	bl	800567c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005672:	69bb      	ldr	r3, [r7, #24]
	}
 8005674:	4618      	mov	r0, r3
 8005676:	3720      	adds	r7, #32
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	60f8      	str	r0, [r7, #12]
 8005684:	60b9      	str	r1, [r7, #8]
 8005686:	607a      	str	r2, [r7, #4]
 8005688:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d103      	bne.n	8005698 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	69ba      	ldr	r2, [r7, #24]
 8005694:	601a      	str	r2, [r3, #0]
 8005696:	e002      	b.n	800569e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80056aa:	2101      	movs	r1, #1
 80056ac:	69b8      	ldr	r0, [r7, #24]
 80056ae:	f7ff fec3 	bl	8005438 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	78fa      	ldrb	r2, [r7, #3]
 80056b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80056ba:	bf00      	nop
 80056bc:	3710      	adds	r7, #16
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b082      	sub	sp, #8
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00e      	beq.n	80056ee <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2200      	movs	r2, #0
 80056d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80056e2:	2300      	movs	r3, #0
 80056e4:	2200      	movs	r2, #0
 80056e6:	2100      	movs	r1, #0
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 f911 	bl	8005910 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80056ee:	bf00      	nop
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b086      	sub	sp, #24
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	4603      	mov	r3, r0
 80056fe:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005700:	2301      	movs	r3, #1
 8005702:	617b      	str	r3, [r7, #20]
 8005704:	2300      	movs	r3, #0
 8005706:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005708:	79fb      	ldrb	r3, [r7, #7]
 800570a:	461a      	mov	r2, r3
 800570c:	6939      	ldr	r1, [r7, #16]
 800570e:	6978      	ldr	r0, [r7, #20]
 8005710:	f7ff ff79 	bl	8005606 <xQueueGenericCreate>
 8005714:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f7ff ffd3 	bl	80056c2 <prvInitialiseMutex>

		return xNewQueue;
 800571c:	68fb      	ldr	r3, [r7, #12]
	}
 800571e:	4618      	mov	r0, r3
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8005726:	b580      	push	{r7, lr}
 8005728:	b088      	sub	sp, #32
 800572a:	af02      	add	r7, sp, #8
 800572c:	4603      	mov	r3, r0
 800572e:	6039      	str	r1, [r7, #0]
 8005730:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005732:	2301      	movs	r3, #1
 8005734:	617b      	str	r3, [r7, #20]
 8005736:	2300      	movs	r3, #0
 8005738:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2200      	movs	r2, #0
 8005742:	6939      	ldr	r1, [r7, #16]
 8005744:	6978      	ldr	r0, [r7, #20]
 8005746:	f7ff fee1 	bl	800550c <xQueueGenericCreateStatic>
 800574a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800574c:	68f8      	ldr	r0, [r7, #12]
 800574e:	f7ff ffb8 	bl	80056c2 <prvInitialiseMutex>

		return xNewQueue;
 8005752:	68fb      	ldr	r3, [r7, #12]
	}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800575c:	b590      	push	{r4, r7, lr}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10b      	bne.n	8005786 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	60fb      	str	r3, [r7, #12]
}
 8005780:	bf00      	nop
 8005782:	bf00      	nop
 8005784:	e7fd      	b.n	8005782 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	689c      	ldr	r4, [r3, #8]
 800578a:	f001 fd63 	bl	8007254 <xTaskGetCurrentTaskHandle>
 800578e:	4603      	mov	r3, r0
 8005790:	429c      	cmp	r4, r3
 8005792:	d111      	bne.n	80057b8 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	1e5a      	subs	r2, r3, #1
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d105      	bne.n	80057b2 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80057a6:	2300      	movs	r3, #0
 80057a8:	2200      	movs	r2, #0
 80057aa:	2100      	movs	r1, #0
 80057ac:	6938      	ldr	r0, [r7, #16]
 80057ae:	f000 f8af 	bl	8005910 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80057b2:	2301      	movs	r3, #1
 80057b4:	617b      	str	r3, [r7, #20]
 80057b6:	e001      	b.n	80057bc <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80057b8:	2300      	movs	r3, #0
 80057ba:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80057bc:	697b      	ldr	r3, [r7, #20]
	}
 80057be:	4618      	mov	r0, r3
 80057c0:	371c      	adds	r7, #28
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd90      	pop	{r4, r7, pc}

080057c6 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80057c6:	b590      	push	{r4, r7, lr}
 80057c8:	b087      	sub	sp, #28
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
 80057ce:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d10b      	bne.n	80057f2 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80057da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057de:	f383 8811 	msr	BASEPRI, r3
 80057e2:	f3bf 8f6f 	isb	sy
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	60fb      	str	r3, [r7, #12]
}
 80057ec:	bf00      	nop
 80057ee:	bf00      	nop
 80057f0:	e7fd      	b.n	80057ee <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	689c      	ldr	r4, [r3, #8]
 80057f6:	f001 fd2d 	bl	8007254 <xTaskGetCurrentTaskHandle>
 80057fa:	4603      	mov	r3, r0
 80057fc:	429c      	cmp	r4, r3
 80057fe:	d107      	bne.n	8005810 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	1c5a      	adds	r2, r3, #1
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800580a:	2301      	movs	r3, #1
 800580c:	617b      	str	r3, [r7, #20]
 800580e:	e00c      	b.n	800582a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8005810:	6839      	ldr	r1, [r7, #0]
 8005812:	6938      	ldr	r0, [r7, #16]
 8005814:	f000 fb8e 	bl	8005f34 <xQueueSemaphoreTake>
 8005818:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800581a:	697b      	ldr	r3, [r7, #20]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d004      	beq.n	800582a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800582a:	697b      	ldr	r3, [r7, #20]
	}
 800582c:	4618      	mov	r0, r3
 800582e:	371c      	adds	r7, #28
 8005830:	46bd      	mov	sp, r7
 8005832:	bd90      	pop	{r4, r7, pc}

08005834 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005834:	b580      	push	{r7, lr}
 8005836:	b08a      	sub	sp, #40	@ 0x28
 8005838:	af02      	add	r7, sp, #8
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d10b      	bne.n	800585e <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8005846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584a:	f383 8811 	msr	BASEPRI, r3
 800584e:	f3bf 8f6f 	isb	sy
 8005852:	f3bf 8f4f 	dsb	sy
 8005856:	61bb      	str	r3, [r7, #24]
}
 8005858:	bf00      	nop
 800585a:	bf00      	nop
 800585c:	e7fd      	b.n	800585a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	429a      	cmp	r2, r3
 8005864:	d90b      	bls.n	800587e <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586a:	f383 8811 	msr	BASEPRI, r3
 800586e:	f3bf 8f6f 	isb	sy
 8005872:	f3bf 8f4f 	dsb	sy
 8005876:	617b      	str	r3, [r7, #20]
}
 8005878:	bf00      	nop
 800587a:	bf00      	nop
 800587c:	e7fd      	b.n	800587a <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800587e:	2302      	movs	r3, #2
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	2100      	movs	r1, #0
 8005888:	68f8      	ldr	r0, [r7, #12]
 800588a:	f7ff fe3f 	bl	800550c <xQueueGenericCreateStatic>
 800588e:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d002      	beq.n	800589c <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800589c:	69fb      	ldr	r3, [r7, #28]
	}
 800589e:	4618      	mov	r0, r3
 80058a0:	3720      	adds	r7, #32
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b086      	sub	sp, #24
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d10b      	bne.n	80058ce <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80058b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ba:	f383 8811 	msr	BASEPRI, r3
 80058be:	f3bf 8f6f 	isb	sy
 80058c2:	f3bf 8f4f 	dsb	sy
 80058c6:	613b      	str	r3, [r7, #16]
}
 80058c8:	bf00      	nop
 80058ca:	bf00      	nop
 80058cc:	e7fd      	b.n	80058ca <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d90b      	bls.n	80058ee <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	60fb      	str	r3, [r7, #12]
}
 80058e8:	bf00      	nop
 80058ea:	bf00      	nop
 80058ec:	e7fd      	b.n	80058ea <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80058ee:	2202      	movs	r2, #2
 80058f0:	2100      	movs	r1, #0
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff fe87 	bl	8005606 <xQueueGenericCreate>
 80058f8:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d002      	beq.n	8005906 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	683a      	ldr	r2, [r7, #0]
 8005904:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005906:	697b      	ldr	r3, [r7, #20]
	}
 8005908:	4618      	mov	r0, r3
 800590a:	3718      	adds	r7, #24
 800590c:	46bd      	mov	sp, r7
 800590e:	bd80      	pop	{r7, pc}

08005910 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b08e      	sub	sp, #56	@ 0x38
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
 800591c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800591e:	2300      	movs	r3, #0
 8005920:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005928:	2b00      	cmp	r3, #0
 800592a:	d10b      	bne.n	8005944 <xQueueGenericSend+0x34>
	__asm volatile
 800592c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005930:	f383 8811 	msr	BASEPRI, r3
 8005934:	f3bf 8f6f 	isb	sy
 8005938:	f3bf 8f4f 	dsb	sy
 800593c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800593e:	bf00      	nop
 8005940:	bf00      	nop
 8005942:	e7fd      	b.n	8005940 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d103      	bne.n	8005952 <xQueueGenericSend+0x42>
 800594a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594e:	2b00      	cmp	r3, #0
 8005950:	d101      	bne.n	8005956 <xQueueGenericSend+0x46>
 8005952:	2301      	movs	r3, #1
 8005954:	e000      	b.n	8005958 <xQueueGenericSend+0x48>
 8005956:	2300      	movs	r3, #0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d10b      	bne.n	8005974 <xQueueGenericSend+0x64>
	__asm volatile
 800595c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005960:	f383 8811 	msr	BASEPRI, r3
 8005964:	f3bf 8f6f 	isb	sy
 8005968:	f3bf 8f4f 	dsb	sy
 800596c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800596e:	bf00      	nop
 8005970:	bf00      	nop
 8005972:	e7fd      	b.n	8005970 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	2b02      	cmp	r3, #2
 8005978:	d103      	bne.n	8005982 <xQueueGenericSend+0x72>
 800597a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800597e:	2b01      	cmp	r3, #1
 8005980:	d101      	bne.n	8005986 <xQueueGenericSend+0x76>
 8005982:	2301      	movs	r3, #1
 8005984:	e000      	b.n	8005988 <xQueueGenericSend+0x78>
 8005986:	2300      	movs	r3, #0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10b      	bne.n	80059a4 <xQueueGenericSend+0x94>
	__asm volatile
 800598c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005990:	f383 8811 	msr	BASEPRI, r3
 8005994:	f3bf 8f6f 	isb	sy
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	623b      	str	r3, [r7, #32]
}
 800599e:	bf00      	nop
 80059a0:	bf00      	nop
 80059a2:	e7fd      	b.n	80059a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059a4:	f001 fc66 	bl	8007274 <xTaskGetSchedulerState>
 80059a8:	4603      	mov	r3, r0
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d102      	bne.n	80059b4 <xQueueGenericSend+0xa4>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d101      	bne.n	80059b8 <xQueueGenericSend+0xa8>
 80059b4:	2301      	movs	r3, #1
 80059b6:	e000      	b.n	80059ba <xQueueGenericSend+0xaa>
 80059b8:	2300      	movs	r3, #0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10b      	bne.n	80059d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80059be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c2:	f383 8811 	msr	BASEPRI, r3
 80059c6:	f3bf 8f6f 	isb	sy
 80059ca:	f3bf 8f4f 	dsb	sy
 80059ce:	61fb      	str	r3, [r7, #28]
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop
 80059d4:	e7fd      	b.n	80059d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059d6:	f002 fab7 	bl	8007f48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d302      	bcc.n	80059ec <xQueueGenericSend+0xdc>
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d129      	bne.n	8005a40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80059f2:	f000 fc6d 	bl	80062d0 <prvCopyDataToQueue>
 80059f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d010      	beq.n	8005a22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a02:	3324      	adds	r3, #36	@ 0x24
 8005a04:	4618      	mov	r0, r3
 8005a06:	f001 fa65 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d013      	beq.n	8005a38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005a10:	4b3f      	ldr	r3, [pc, #252]	@ (8005b10 <xQueueGenericSend+0x200>)
 8005a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	f3bf 8f4f 	dsb	sy
 8005a1c:	f3bf 8f6f 	isb	sy
 8005a20:	e00a      	b.n	8005a38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d007      	beq.n	8005a38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005a28:	4b39      	ldr	r3, [pc, #228]	@ (8005b10 <xQueueGenericSend+0x200>)
 8005a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a2e:	601a      	str	r2, [r3, #0]
 8005a30:	f3bf 8f4f 	dsb	sy
 8005a34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005a38:	f002 fab8 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e063      	b.n	8005b08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d103      	bne.n	8005a4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a46:	f002 fab1 	bl	8007fac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	e05c      	b.n	8005b08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d106      	bne.n	8005a62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a54:	f107 0314 	add.w	r3, r7, #20
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f001 fa9f 	bl	8006f9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a62:	f002 faa3 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a66:	f001 f80f 	bl	8006a88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a6a:	f002 fa6d 	bl	8007f48 <vPortEnterCritical>
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a74:	b25b      	sxtb	r3, r3
 8005a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7a:	d103      	bne.n	8005a84 <xQueueGenericSend+0x174>
 8005a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a8a:	b25b      	sxtb	r3, r3
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d103      	bne.n	8005a9a <xQueueGenericSend+0x18a>
 8005a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a9a:	f002 fa87 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a9e:	1d3a      	adds	r2, r7, #4
 8005aa0:	f107 0314 	add.w	r3, r7, #20
 8005aa4:	4611      	mov	r1, r2
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f001 fa8e 	bl	8006fc8 <xTaskCheckForTimeOut>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d124      	bne.n	8005afc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005ab2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ab4:	f000 fd04 	bl	80064c0 <prvIsQueueFull>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d018      	beq.n	8005af0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac0:	3310      	adds	r3, #16
 8005ac2:	687a      	ldr	r2, [r7, #4]
 8005ac4:	4611      	mov	r1, r2
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f001 f9b2 	bl	8006e30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005acc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ace:	f000 fc8f 	bl	80063f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005ad2:	f000 ffe7 	bl	8006aa4 <xTaskResumeAll>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	f47f af7c 	bne.w	80059d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005ade:	4b0c      	ldr	r3, [pc, #48]	@ (8005b10 <xQueueGenericSend+0x200>)
 8005ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	e772      	b.n	80059d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005af0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005af2:	f000 fc7d 	bl	80063f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005af6:	f000 ffd5 	bl	8006aa4 <xTaskResumeAll>
 8005afa:	e76c      	b.n	80059d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005afc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005afe:	f000 fc77 	bl	80063f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b02:	f000 ffcf 	bl	8006aa4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005b06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3738      	adds	r7, #56	@ 0x38
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	e000ed04 	.word	0xe000ed04

08005b14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b090      	sub	sp, #64	@ 0x40
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
 8005b20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d10b      	bne.n	8005b44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b3e:	bf00      	nop
 8005b40:	bf00      	nop
 8005b42:	e7fd      	b.n	8005b40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d103      	bne.n	8005b52 <xQueueGenericSendFromISR+0x3e>
 8005b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <xQueueGenericSendFromISR+0x42>
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <xQueueGenericSendFromISR+0x44>
 8005b56:	2300      	movs	r3, #0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10b      	bne.n	8005b74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b60:	f383 8811 	msr	BASEPRI, r3
 8005b64:	f3bf 8f6f 	isb	sy
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b6e:	bf00      	nop
 8005b70:	bf00      	nop
 8005b72:	e7fd      	b.n	8005b70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d103      	bne.n	8005b82 <xQueueGenericSendFromISR+0x6e>
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d101      	bne.n	8005b86 <xQueueGenericSendFromISR+0x72>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e000      	b.n	8005b88 <xQueueGenericSendFromISR+0x74>
 8005b86:	2300      	movs	r3, #0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10b      	bne.n	8005ba4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	f383 8811 	msr	BASEPRI, r3
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	f3bf 8f4f 	dsb	sy
 8005b9c:	623b      	str	r3, [r7, #32]
}
 8005b9e:	bf00      	nop
 8005ba0:	bf00      	nop
 8005ba2:	e7fd      	b.n	8005ba0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ba4:	f002 fab0 	bl	8008108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005ba8:	f3ef 8211 	mrs	r2, BASEPRI
 8005bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	61fa      	str	r2, [r7, #28]
 8005bbe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005bc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d302      	bcc.n	8005bd6 <xQueueGenericSendFromISR+0xc2>
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	2b02      	cmp	r3, #2
 8005bd4:	d12f      	bne.n	8005c36 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	68b9      	ldr	r1, [r7, #8]
 8005bea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005bec:	f000 fb70 	bl	80062d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005bf0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf8:	d112      	bne.n	8005c20 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d016      	beq.n	8005c30 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c04:	3324      	adds	r3, #36	@ 0x24
 8005c06:	4618      	mov	r0, r3
 8005c08:	f001 f964 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d00e      	beq.n	8005c30 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d00b      	beq.n	8005c30 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	601a      	str	r2, [r3, #0]
 8005c1e:	e007      	b.n	8005c30 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005c20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005c24:	3301      	adds	r3, #1
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	b25a      	sxtb	r2, r3
 8005c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005c30:	2301      	movs	r3, #1
 8005c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005c34:	e001      	b.n	8005c3a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c3c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3740      	adds	r7, #64	@ 0x40
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b08e      	sub	sp, #56	@ 0x38
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d10b      	bne.n	8005c7c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c68:	f383 8811 	msr	BASEPRI, r3
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	623b      	str	r3, [r7, #32]
}
 8005c76:	bf00      	nop
 8005c78:	bf00      	nop
 8005c7a:	e7fd      	b.n	8005c78 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00b      	beq.n	8005c9c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c88:	f383 8811 	msr	BASEPRI, r3
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	f3bf 8f4f 	dsb	sy
 8005c94:	61fb      	str	r3, [r7, #28]
}
 8005c96:	bf00      	nop
 8005c98:	bf00      	nop
 8005c9a:	e7fd      	b.n	8005c98 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d103      	bne.n	8005cac <xQueueGiveFromISR+0x5c>
 8005ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <xQueueGiveFromISR+0x60>
 8005cac:	2301      	movs	r3, #1
 8005cae:	e000      	b.n	8005cb2 <xQueueGiveFromISR+0x62>
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d10b      	bne.n	8005cce <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	61bb      	str	r3, [r7, #24]
}
 8005cc8:	bf00      	nop
 8005cca:	bf00      	nop
 8005ccc:	e7fd      	b.n	8005cca <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cce:	f002 fa1b 	bl	8008108 <vPortValidateInterruptPriority>
	__asm volatile
 8005cd2:	f3ef 8211 	mrs	r2, BASEPRI
 8005cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	617a      	str	r2, [r7, #20]
 8005ce8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005cea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cf2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d22b      	bcs.n	8005d56 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0a:	1c5a      	adds	r2, r3, #1
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d18:	d112      	bne.n	8005d40 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d016      	beq.n	8005d50 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d24:	3324      	adds	r3, #36	@ 0x24
 8005d26:	4618      	mov	r0, r3
 8005d28:	f001 f8d4 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00e      	beq.n	8005d50 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d00b      	beq.n	8005d50 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]
 8005d3e:	e007      	b.n	8005d50 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d44:	3301      	adds	r3, #1
 8005d46:	b2db      	uxtb	r3, r3
 8005d48:	b25a      	sxtb	r2, r3
 8005d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005d50:	2301      	movs	r3, #1
 8005d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d54:	e001      	b.n	8005d5a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005d56:	2300      	movs	r3, #0
 8005d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f383 8811 	msr	BASEPRI, r3
}
 8005d64:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3738      	adds	r7, #56	@ 0x38
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}

08005d70 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08c      	sub	sp, #48	@ 0x30
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10b      	bne.n	8005da2 <xQueueReceive+0x32>
	__asm volatile
 8005d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d8e:	f383 8811 	msr	BASEPRI, r3
 8005d92:	f3bf 8f6f 	isb	sy
 8005d96:	f3bf 8f4f 	dsb	sy
 8005d9a:	623b      	str	r3, [r7, #32]
}
 8005d9c:	bf00      	nop
 8005d9e:	bf00      	nop
 8005da0:	e7fd      	b.n	8005d9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d103      	bne.n	8005db0 <xQueueReceive+0x40>
 8005da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <xQueueReceive+0x44>
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <xQueueReceive+0x46>
 8005db4:	2300      	movs	r3, #0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <xQueueReceive+0x62>
	__asm volatile
 8005dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbe:	f383 8811 	msr	BASEPRI, r3
 8005dc2:	f3bf 8f6f 	isb	sy
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	61fb      	str	r3, [r7, #28]
}
 8005dcc:	bf00      	nop
 8005dce:	bf00      	nop
 8005dd0:	e7fd      	b.n	8005dce <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dd2:	f001 fa4f 	bl	8007274 <xTaskGetSchedulerState>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d102      	bne.n	8005de2 <xQueueReceive+0x72>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <xQueueReceive+0x76>
 8005de2:	2301      	movs	r3, #1
 8005de4:	e000      	b.n	8005de8 <xQueueReceive+0x78>
 8005de6:	2300      	movs	r3, #0
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d10b      	bne.n	8005e04 <xQueueReceive+0x94>
	__asm volatile
 8005dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005df0:	f383 8811 	msr	BASEPRI, r3
 8005df4:	f3bf 8f6f 	isb	sy
 8005df8:	f3bf 8f4f 	dsb	sy
 8005dfc:	61bb      	str	r3, [r7, #24]
}
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e04:	f002 f8a0 	bl	8007f48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e0c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d01f      	beq.n	8005e54 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005e14:	68b9      	ldr	r1, [r7, #8]
 8005e16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e18:	f000 fac4 	bl	80063a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1e:	1e5a      	subs	r2, r3, #1
 8005e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e22:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00f      	beq.n	8005e4c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2e:	3310      	adds	r3, #16
 8005e30:	4618      	mov	r0, r3
 8005e32:	f001 f84f 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d007      	beq.n	8005e4c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8005f30 <xQueueReceive+0x1c0>)
 8005e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e42:	601a      	str	r2, [r3, #0]
 8005e44:	f3bf 8f4f 	dsb	sy
 8005e48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e4c:	f002 f8ae 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e069      	b.n	8005f28 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d103      	bne.n	8005e62 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e5a:	f002 f8a7 	bl	8007fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e062      	b.n	8005f28 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d106      	bne.n	8005e76 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e68:	f107 0310 	add.w	r3, r7, #16
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f001 f895 	bl	8006f9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e72:	2301      	movs	r3, #1
 8005e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e76:	f002 f899 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e7a:	f000 fe05 	bl	8006a88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e7e:	f002 f863 	bl	8007f48 <vPortEnterCritical>
 8005e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005e88:	b25b      	sxtb	r3, r3
 8005e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8e:	d103      	bne.n	8005e98 <xQueueReceive+0x128>
 8005e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e9e:	b25b      	sxtb	r3, r3
 8005ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ea4:	d103      	bne.n	8005eae <xQueueReceive+0x13e>
 8005ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005eae:	f002 f87d 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005eb2:	1d3a      	adds	r2, r7, #4
 8005eb4:	f107 0310 	add.w	r3, r7, #16
 8005eb8:	4611      	mov	r1, r2
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f001 f884 	bl	8006fc8 <xTaskCheckForTimeOut>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d123      	bne.n	8005f0e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ec8:	f000 fae4 	bl	8006494 <prvIsQueueEmpty>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d017      	beq.n	8005f02 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed4:	3324      	adds	r3, #36	@ 0x24
 8005ed6:	687a      	ldr	r2, [r7, #4]
 8005ed8:	4611      	mov	r1, r2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f000 ffa8 	bl	8006e30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005ee0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ee2:	f000 fa85 	bl	80063f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005ee6:	f000 fddd 	bl	8006aa4 <xTaskResumeAll>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d189      	bne.n	8005e04 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8005f30 <xQueueReceive+0x1c0>)
 8005ef2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ef6:	601a      	str	r2, [r3, #0]
 8005ef8:	f3bf 8f4f 	dsb	sy
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	e780      	b.n	8005e04 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f04:	f000 fa74 	bl	80063f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f08:	f000 fdcc 	bl	8006aa4 <xTaskResumeAll>
 8005f0c:	e77a      	b.n	8005e04 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f10:	f000 fa6e 	bl	80063f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f14:	f000 fdc6 	bl	8006aa4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f1a:	f000 fabb 	bl	8006494 <prvIsQueueEmpty>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	f43f af6f 	beq.w	8005e04 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f26:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3730      	adds	r7, #48	@ 0x30
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	e000ed04 	.word	0xe000ed04

08005f34 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08e      	sub	sp, #56	@ 0x38
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005f46:	2300      	movs	r3, #0
 8005f48:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d10b      	bne.n	8005f68 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f54:	f383 8811 	msr	BASEPRI, r3
 8005f58:	f3bf 8f6f 	isb	sy
 8005f5c:	f3bf 8f4f 	dsb	sy
 8005f60:	623b      	str	r3, [r7, #32]
}
 8005f62:	bf00      	nop
 8005f64:	bf00      	nop
 8005f66:	e7fd      	b.n	8005f64 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	61fb      	str	r3, [r7, #28]
}
 8005f82:	bf00      	nop
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f88:	f001 f974 	bl	8007274 <xTaskGetSchedulerState>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d102      	bne.n	8005f98 <xQueueSemaphoreTake+0x64>
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d101      	bne.n	8005f9c <xQueueSemaphoreTake+0x68>
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e000      	b.n	8005f9e <xQueueSemaphoreTake+0x6a>
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10b      	bne.n	8005fba <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa6:	f383 8811 	msr	BASEPRI, r3
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	f3bf 8f4f 	dsb	sy
 8005fb2:	61bb      	str	r3, [r7, #24]
}
 8005fb4:	bf00      	nop
 8005fb6:	bf00      	nop
 8005fb8:	e7fd      	b.n	8005fb6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fba:	f001 ffc5 	bl	8007f48 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d024      	beq.n	8006014 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fcc:	1e5a      	subs	r2, r3, #1
 8005fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d104      	bne.n	8005fe4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005fda:	f001 fac5 	bl	8007568 <pvTaskIncrementMutexHeldCount>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00f      	beq.n	800600c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fee:	3310      	adds	r3, #16
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f000 ff6f 	bl	8006ed4 <xTaskRemoveFromEventList>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d007      	beq.n	800600c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005ffc:	4b54      	ldr	r3, [pc, #336]	@ (8006150 <xQueueSemaphoreTake+0x21c>)
 8005ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006002:	601a      	str	r2, [r3, #0]
 8006004:	f3bf 8f4f 	dsb	sy
 8006008:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800600c:	f001 ffce 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 8006010:	2301      	movs	r3, #1
 8006012:	e098      	b.n	8006146 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d112      	bne.n	8006040 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800601a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00b      	beq.n	8006038 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006024:	f383 8811 	msr	BASEPRI, r3
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	f3bf 8f4f 	dsb	sy
 8006030:	617b      	str	r3, [r7, #20]
}
 8006032:	bf00      	nop
 8006034:	bf00      	nop
 8006036:	e7fd      	b.n	8006034 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006038:	f001 ffb8 	bl	8007fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800603c:	2300      	movs	r3, #0
 800603e:	e082      	b.n	8006146 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006042:	2b00      	cmp	r3, #0
 8006044:	d106      	bne.n	8006054 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006046:	f107 030c 	add.w	r3, r7, #12
 800604a:	4618      	mov	r0, r3
 800604c:	f000 ffa6 	bl	8006f9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006050:	2301      	movs	r3, #1
 8006052:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006054:	f001 ffaa 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006058:	f000 fd16 	bl	8006a88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800605c:	f001 ff74 	bl	8007f48 <vPortEnterCritical>
 8006060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006062:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006066:	b25b      	sxtb	r3, r3
 8006068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800606c:	d103      	bne.n	8006076 <xQueueSemaphoreTake+0x142>
 800606e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006070:	2200      	movs	r2, #0
 8006072:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800607c:	b25b      	sxtb	r3, r3
 800607e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006082:	d103      	bne.n	800608c <xQueueSemaphoreTake+0x158>
 8006084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800608c:	f001 ff8e 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006090:	463a      	mov	r2, r7
 8006092:	f107 030c 	add.w	r3, r7, #12
 8006096:	4611      	mov	r1, r2
 8006098:	4618      	mov	r0, r3
 800609a:	f000 ff95 	bl	8006fc8 <xTaskCheckForTimeOut>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d132      	bne.n	800610a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80060a6:	f000 f9f5 	bl	8006494 <prvIsQueueEmpty>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d026      	beq.n	80060fe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80060b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d109      	bne.n	80060cc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80060b8:	f001 ff46 	bl	8007f48 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80060bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f001 f8f5 	bl	80072b0 <xTaskPriorityInherit>
 80060c6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80060c8:	f001 ff70 	bl	8007fac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ce:	3324      	adds	r3, #36	@ 0x24
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	4611      	mov	r1, r2
 80060d4:	4618      	mov	r0, r3
 80060d6:	f000 feab 	bl	8006e30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80060dc:	f000 f988 	bl	80063f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80060e0:	f000 fce0 	bl	8006aa4 <xTaskResumeAll>
 80060e4:	4603      	mov	r3, r0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f47f af67 	bne.w	8005fba <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80060ec:	4b18      	ldr	r3, [pc, #96]	@ (8006150 <xQueueSemaphoreTake+0x21c>)
 80060ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	f3bf 8f6f 	isb	sy
 80060fc:	e75d      	b.n	8005fba <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80060fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006100:	f000 f976 	bl	80063f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006104:	f000 fcce 	bl	8006aa4 <xTaskResumeAll>
 8006108:	e757      	b.n	8005fba <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800610a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800610c:	f000 f970 	bl	80063f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006110:	f000 fcc8 	bl	8006aa4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006114:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006116:	f000 f9bd 	bl	8006494 <prvIsQueueEmpty>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	f43f af4c 	beq.w	8005fba <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00d      	beq.n	8006144 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006128:	f001 ff0e 	bl	8007f48 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800612c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800612e:	f000 f8b7 	bl	80062a0 <prvGetDisinheritPriorityAfterTimeout>
 8006132:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800613a:	4618      	mov	r0, r3
 800613c:	f001 f990 	bl	8007460 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006140:	f001 ff34 	bl	8007fac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006144:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006146:	4618      	mov	r0, r3
 8006148:	3738      	adds	r7, #56	@ 0x38
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	e000ed04 	.word	0xe000ed04

08006154 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b08e      	sub	sp, #56	@ 0x38
 8006158:	af00      	add	r7, sp, #0
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006166:	2b00      	cmp	r3, #0
 8006168:	d10b      	bne.n	8006182 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800616a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800616e:	f383 8811 	msr	BASEPRI, r3
 8006172:	f3bf 8f6f 	isb	sy
 8006176:	f3bf 8f4f 	dsb	sy
 800617a:	623b      	str	r3, [r7, #32]
}
 800617c:	bf00      	nop
 800617e:	bf00      	nop
 8006180:	e7fd      	b.n	800617e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d103      	bne.n	8006190 <xQueueReceiveFromISR+0x3c>
 8006188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800618a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <xQueueReceiveFromISR+0x40>
 8006190:	2301      	movs	r3, #1
 8006192:	e000      	b.n	8006196 <xQueueReceiveFromISR+0x42>
 8006194:	2300      	movs	r3, #0
 8006196:	2b00      	cmp	r3, #0
 8006198:	d10b      	bne.n	80061b2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800619a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800619e:	f383 8811 	msr	BASEPRI, r3
 80061a2:	f3bf 8f6f 	isb	sy
 80061a6:	f3bf 8f4f 	dsb	sy
 80061aa:	61fb      	str	r3, [r7, #28]
}
 80061ac:	bf00      	nop
 80061ae:	bf00      	nop
 80061b0:	e7fd      	b.n	80061ae <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061b2:	f001 ffa9 	bl	8008108 <vPortValidateInterruptPriority>
	__asm volatile
 80061b6:	f3ef 8211 	mrs	r2, BASEPRI
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	61ba      	str	r2, [r7, #24]
 80061cc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80061ce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d02f      	beq.n	800623e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80061de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061e8:	68b9      	ldr	r1, [r7, #8]
 80061ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061ec:	f000 f8da 	bl	80063a4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f2:	1e5a      	subs	r2, r3, #1
 80061f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80061f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80061fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006200:	d112      	bne.n	8006228 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d016      	beq.n	8006238 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800620a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620c:	3310      	adds	r3, #16
 800620e:	4618      	mov	r0, r3
 8006210:	f000 fe60 	bl	8006ed4 <xTaskRemoveFromEventList>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d00e      	beq.n	8006238 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00b      	beq.n	8006238 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2201      	movs	r2, #1
 8006224:	601a      	str	r2, [r3, #0]
 8006226:	e007      	b.n	8006238 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800622c:	3301      	adds	r3, #1
 800622e:	b2db      	uxtb	r3, r3
 8006230:	b25a      	sxtb	r2, r3
 8006232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006238:	2301      	movs	r3, #1
 800623a:	637b      	str	r3, [r7, #52]	@ 0x34
 800623c:	e001      	b.n	8006242 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800623e:	2300      	movs	r3, #0
 8006240:	637b      	str	r3, [r7, #52]	@ 0x34
 8006242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006244:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f383 8811 	msr	BASEPRI, r3
}
 800624c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800624e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006250:	4618      	mov	r0, r3
 8006252:	3738      	adds	r7, #56	@ 0x38
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}

08006258 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10b      	bne.n	8006282 <vQueueDelete+0x2a>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	60bb      	str	r3, [r7, #8]
}
 800627c:	bf00      	nop
 800627e:	bf00      	nop
 8006280:	e7fd      	b.n	800627e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	f000 f95e 	bl	8006544 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800628e:	2b00      	cmp	r3, #0
 8006290:	d102      	bne.n	8006298 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006292:	68f8      	ldr	r0, [r7, #12]
 8006294:	f002 f848 	bl	8008328 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006298:	bf00      	nop
 800629a:	3710      	adds	r7, #16
 800629c:	46bd      	mov	sp, r7
 800629e:	bd80      	pop	{r7, pc}

080062a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80062a0:	b480      	push	{r7}
 80062a2:	b085      	sub	sp, #20
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d006      	beq.n	80062be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80062ba:	60fb      	str	r3, [r7, #12]
 80062bc:	e001      	b.n	80062c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80062be:	2300      	movs	r3, #0
 80062c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80062c2:	68fb      	ldr	r3, [r7, #12]
	}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3714      	adds	r7, #20
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b086      	sub	sp, #24
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	60f8      	str	r0, [r7, #12]
 80062d8:	60b9      	str	r1, [r7, #8]
 80062da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80062dc:	2300      	movs	r3, #0
 80062de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10d      	bne.n	800630a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d14d      	bne.n	8006392 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	4618      	mov	r0, r3
 80062fc:	f001 f840 	bl	8007380 <xTaskPriorityDisinherit>
 8006300:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	609a      	str	r2, [r3, #8]
 8006308:	e043      	b.n	8006392 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d119      	bne.n	8006344 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6858      	ldr	r0, [r3, #4]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006318:	461a      	mov	r2, r3
 800631a:	68b9      	ldr	r1, [r7, #8]
 800631c:	f002 fba9 	bl	8008a72 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	685a      	ldr	r2, [r3, #4]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006328:	441a      	add	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	685a      	ldr	r2, [r3, #4]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	689b      	ldr	r3, [r3, #8]
 8006336:	429a      	cmp	r2, r3
 8006338:	d32b      	bcc.n	8006392 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	605a      	str	r2, [r3, #4]
 8006342:	e026      	b.n	8006392 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	68d8      	ldr	r0, [r3, #12]
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634c:	461a      	mov	r2, r3
 800634e:	68b9      	ldr	r1, [r7, #8]
 8006350:	f002 fb8f 	bl	8008a72 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	68da      	ldr	r2, [r3, #12]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800635c:	425b      	negs	r3, r3
 800635e:	441a      	add	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	429a      	cmp	r2, r3
 800636e:	d207      	bcs.n	8006380 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	689a      	ldr	r2, [r3, #8]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006378:	425b      	negs	r3, r3
 800637a:	441a      	add	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2b02      	cmp	r3, #2
 8006384:	d105      	bne.n	8006392 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	3b01      	subs	r3, #1
 8006390:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	1c5a      	adds	r2, r3, #1
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800639a:	697b      	ldr	r3, [r7, #20]
}
 800639c:	4618      	mov	r0, r3
 800639e:	3718      	adds	r7, #24
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d018      	beq.n	80063e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	68da      	ldr	r2, [r3, #12]
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063be:	441a      	add	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	68da      	ldr	r2, [r3, #12]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d303      	bcc.n	80063d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	68d9      	ldr	r1, [r3, #12]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e0:	461a      	mov	r2, r3
 80063e2:	6838      	ldr	r0, [r7, #0]
 80063e4:	f002 fb45 	bl	8008a72 <memcpy>
	}
}
 80063e8:	bf00      	nop
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b084      	sub	sp, #16
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80063f8:	f001 fda6 	bl	8007f48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006402:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006404:	e011      	b.n	800642a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	d012      	beq.n	8006434 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	3324      	adds	r3, #36	@ 0x24
 8006412:	4618      	mov	r0, r3
 8006414:	f000 fd5e 	bl	8006ed4 <xTaskRemoveFromEventList>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800641e:	f000 fe37 	bl	8007090 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006422:	7bfb      	ldrb	r3, [r7, #15]
 8006424:	3b01      	subs	r3, #1
 8006426:	b2db      	uxtb	r3, r3
 8006428:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800642a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800642e:	2b00      	cmp	r3, #0
 8006430:	dce9      	bgt.n	8006406 <prvUnlockQueue+0x16>
 8006432:	e000      	b.n	8006436 <prvUnlockQueue+0x46>
					break;
 8006434:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	22ff      	movs	r2, #255	@ 0xff
 800643a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800643e:	f001 fdb5 	bl	8007fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006442:	f001 fd81 	bl	8007f48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800644c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800644e:	e011      	b.n	8006474 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d012      	beq.n	800647e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	3310      	adds	r3, #16
 800645c:	4618      	mov	r0, r3
 800645e:	f000 fd39 	bl	8006ed4 <xTaskRemoveFromEventList>
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d001      	beq.n	800646c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006468:	f000 fe12 	bl	8007090 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800646c:	7bbb      	ldrb	r3, [r7, #14]
 800646e:	3b01      	subs	r3, #1
 8006470:	b2db      	uxtb	r3, r3
 8006472:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006478:	2b00      	cmp	r3, #0
 800647a:	dce9      	bgt.n	8006450 <prvUnlockQueue+0x60>
 800647c:	e000      	b.n	8006480 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800647e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	22ff      	movs	r2, #255	@ 0xff
 8006484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006488:	f001 fd90 	bl	8007fac <vPortExitCritical>
}
 800648c:	bf00      	nop
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800649c:	f001 fd54 	bl	8007f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d102      	bne.n	80064ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80064a8:	2301      	movs	r3, #1
 80064aa:	60fb      	str	r3, [r7, #12]
 80064ac:	e001      	b.n	80064b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80064ae:	2300      	movs	r3, #0
 80064b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064b2:	f001 fd7b 	bl	8007fac <vPortExitCritical>

	return xReturn;
 80064b6:	68fb      	ldr	r3, [r7, #12]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3710      	adds	r7, #16
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064c8:	f001 fd3e 	bl	8007f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d102      	bne.n	80064de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80064d8:	2301      	movs	r3, #1
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e001      	b.n	80064e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064e2:	f001 fd63 	bl	8007fac <vPortExitCritical>

	return xReturn;
 80064e6:	68fb      	ldr	r3, [r7, #12]
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	3710      	adds	r7, #16
 80064ec:	46bd      	mov	sp, r7
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80064fa:	2300      	movs	r3, #0
 80064fc:	60fb      	str	r3, [r7, #12]
 80064fe:	e014      	b.n	800652a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006500:	4a0f      	ldr	r2, [pc, #60]	@ (8006540 <vQueueAddToRegistry+0x50>)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d10b      	bne.n	8006524 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800650c:	490c      	ldr	r1, [pc, #48]	@ (8006540 <vQueueAddToRegistry+0x50>)
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	683a      	ldr	r2, [r7, #0]
 8006512:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006516:	4a0a      	ldr	r2, [pc, #40]	@ (8006540 <vQueueAddToRegistry+0x50>)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	00db      	lsls	r3, r3, #3
 800651c:	4413      	add	r3, r2
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006522:	e006      	b.n	8006532 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	3301      	adds	r3, #1
 8006528:	60fb      	str	r3, [r7, #12]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2b07      	cmp	r3, #7
 800652e:	d9e7      	bls.n	8006500 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006530:	bf00      	nop
 8006532:	bf00      	nop
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	20000904 	.word	0x20000904

08006544 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800654c:	2300      	movs	r3, #0
 800654e:	60fb      	str	r3, [r7, #12]
 8006550:	e016      	b.n	8006580 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006552:	4a10      	ldr	r2, [pc, #64]	@ (8006594 <vQueueUnregisterQueue+0x50>)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	00db      	lsls	r3, r3, #3
 8006558:	4413      	add	r3, r2
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	429a      	cmp	r2, r3
 8006560:	d10b      	bne.n	800657a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006562:	4a0c      	ldr	r2, [pc, #48]	@ (8006594 <vQueueUnregisterQueue+0x50>)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2100      	movs	r1, #0
 8006568:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800656c:	4a09      	ldr	r2, [pc, #36]	@ (8006594 <vQueueUnregisterQueue+0x50>)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	00db      	lsls	r3, r3, #3
 8006572:	4413      	add	r3, r2
 8006574:	2200      	movs	r2, #0
 8006576:	605a      	str	r2, [r3, #4]
				break;
 8006578:	e006      	b.n	8006588 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	3301      	adds	r3, #1
 800657e:	60fb      	str	r3, [r7, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2b07      	cmp	r3, #7
 8006584:	d9e5      	bls.n	8006552 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8006586:	bf00      	nop
 8006588:	bf00      	nop
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr
 8006594:	20000904 	.word	0x20000904

08006598 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80065a8:	f001 fcce 	bl	8007f48 <vPortEnterCritical>
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065b2:	b25b      	sxtb	r3, r3
 80065b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065b8:	d103      	bne.n	80065c2 <vQueueWaitForMessageRestricted+0x2a>
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065c8:	b25b      	sxtb	r3, r3
 80065ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ce:	d103      	bne.n	80065d8 <vQueueWaitForMessageRestricted+0x40>
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	2200      	movs	r2, #0
 80065d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065d8:	f001 fce8 	bl	8007fac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80065dc:	697b      	ldr	r3, [r7, #20]
 80065de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d106      	bne.n	80065f2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	3324      	adds	r3, #36	@ 0x24
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	68b9      	ldr	r1, [r7, #8]
 80065ec:	4618      	mov	r0, r3
 80065ee:	f000 fc45 	bl	8006e7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80065f2:	6978      	ldr	r0, [r7, #20]
 80065f4:	f7ff fefc 	bl	80063f0 <prvUnlockQueue>
	}
 80065f8:	bf00      	nop
 80065fa:	3718      	adds	r7, #24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006600:	b580      	push	{r7, lr}
 8006602:	b08e      	sub	sp, #56	@ 0x38
 8006604:	af04      	add	r7, sp, #16
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	607a      	str	r2, [r7, #4]
 800660c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800660e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006610:	2b00      	cmp	r3, #0
 8006612:	d10b      	bne.n	800662c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006618:	f383 8811 	msr	BASEPRI, r3
 800661c:	f3bf 8f6f 	isb	sy
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	623b      	str	r3, [r7, #32]
}
 8006626:	bf00      	nop
 8006628:	bf00      	nop
 800662a:	e7fd      	b.n	8006628 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800662c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800662e:	2b00      	cmp	r3, #0
 8006630:	d10b      	bne.n	800664a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006636:	f383 8811 	msr	BASEPRI, r3
 800663a:	f3bf 8f6f 	isb	sy
 800663e:	f3bf 8f4f 	dsb	sy
 8006642:	61fb      	str	r3, [r7, #28]
}
 8006644:	bf00      	nop
 8006646:	bf00      	nop
 8006648:	e7fd      	b.n	8006646 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800664a:	235c      	movs	r3, #92	@ 0x5c
 800664c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	2b5c      	cmp	r3, #92	@ 0x5c
 8006652:	d00b      	beq.n	800666c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	61bb      	str	r3, [r7, #24]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800666c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800666e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006670:	2b00      	cmp	r3, #0
 8006672:	d01e      	beq.n	80066b2 <xTaskCreateStatic+0xb2>
 8006674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006676:	2b00      	cmp	r3, #0
 8006678:	d01b      	beq.n	80066b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800667a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800667e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006680:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006682:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	2202      	movs	r2, #2
 8006688:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800668c:	2300      	movs	r3, #0
 800668e:	9303      	str	r3, [sp, #12]
 8006690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006692:	9302      	str	r3, [sp, #8]
 8006694:	f107 0314 	add.w	r3, r7, #20
 8006698:	9301      	str	r3, [sp, #4]
 800669a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800669c:	9300      	str	r3, [sp, #0]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	687a      	ldr	r2, [r7, #4]
 80066a2:	68b9      	ldr	r1, [r7, #8]
 80066a4:	68f8      	ldr	r0, [r7, #12]
 80066a6:	f000 f850 	bl	800674a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066ac:	f000 f8de 	bl	800686c <prvAddNewTaskToReadyList>
 80066b0:	e001      	b.n	80066b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80066b2:	2300      	movs	r3, #0
 80066b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80066b6:	697b      	ldr	r3, [r7, #20]
	}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3728      	adds	r7, #40	@ 0x28
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b08c      	sub	sp, #48	@ 0x30
 80066c4:	af04      	add	r7, sp, #16
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	603b      	str	r3, [r7, #0]
 80066cc:	4613      	mov	r3, r2
 80066ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80066d0:	88fb      	ldrh	r3, [r7, #6]
 80066d2:	009b      	lsls	r3, r3, #2
 80066d4:	4618      	mov	r0, r3
 80066d6:	f001 fd59 	bl	800818c <pvPortMalloc>
 80066da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00e      	beq.n	8006700 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80066e2:	205c      	movs	r0, #92	@ 0x5c
 80066e4:	f001 fd52 	bl	800818c <pvPortMalloc>
 80066e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80066ea:	69fb      	ldr	r3, [r7, #28]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d003      	beq.n	80066f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80066f0:	69fb      	ldr	r3, [r7, #28]
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80066f6:	e005      	b.n	8006704 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80066f8:	6978      	ldr	r0, [r7, #20]
 80066fa:	f001 fe15 	bl	8008328 <vPortFree>
 80066fe:	e001      	b.n	8006704 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006700:	2300      	movs	r3, #0
 8006702:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d017      	beq.n	800673a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006712:	88fa      	ldrh	r2, [r7, #6]
 8006714:	2300      	movs	r3, #0
 8006716:	9303      	str	r3, [sp, #12]
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	9302      	str	r3, [sp, #8]
 800671c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671e:	9301      	str	r3, [sp, #4]
 8006720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006722:	9300      	str	r3, [sp, #0]
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	68b9      	ldr	r1, [r7, #8]
 8006728:	68f8      	ldr	r0, [r7, #12]
 800672a:	f000 f80e 	bl	800674a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800672e:	69f8      	ldr	r0, [r7, #28]
 8006730:	f000 f89c 	bl	800686c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006734:	2301      	movs	r3, #1
 8006736:	61bb      	str	r3, [r7, #24]
 8006738:	e002      	b.n	8006740 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800673a:	f04f 33ff 	mov.w	r3, #4294967295
 800673e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006740:	69bb      	ldr	r3, [r7, #24]
	}
 8006742:	4618      	mov	r0, r3
 8006744:	3720      	adds	r7, #32
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b088      	sub	sp, #32
 800674e:	af00      	add	r7, sp, #0
 8006750:	60f8      	str	r0, [r7, #12]
 8006752:	60b9      	str	r1, [r7, #8]
 8006754:	607a      	str	r2, [r7, #4]
 8006756:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800675a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	461a      	mov	r2, r3
 8006762:	21a5      	movs	r1, #165	@ 0xa5
 8006764:	f002 f90a 	bl	800897c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800676a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006772:	3b01      	subs	r3, #1
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	f023 0307 	bic.w	r3, r3, #7
 8006780:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	f003 0307 	and.w	r3, r3, #7
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00b      	beq.n	80067a4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800678c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006790:	f383 8811 	msr	BASEPRI, r3
 8006794:	f3bf 8f6f 	isb	sy
 8006798:	f3bf 8f4f 	dsb	sy
 800679c:	617b      	str	r3, [r7, #20]
}
 800679e:	bf00      	nop
 80067a0:	bf00      	nop
 80067a2:	e7fd      	b.n	80067a0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d01f      	beq.n	80067ea <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067aa:	2300      	movs	r3, #0
 80067ac:	61fb      	str	r3, [r7, #28]
 80067ae:	e012      	b.n	80067d6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	4413      	add	r3, r2
 80067b6:	7819      	ldrb	r1, [r3, #0]
 80067b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	4413      	add	r3, r2
 80067be:	3334      	adds	r3, #52	@ 0x34
 80067c0:	460a      	mov	r2, r1
 80067c2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	4413      	add	r3, r2
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d006      	beq.n	80067de <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	3301      	adds	r3, #1
 80067d4:	61fb      	str	r3, [r7, #28]
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	2b0f      	cmp	r3, #15
 80067da:	d9e9      	bls.n	80067b0 <prvInitialiseNewTask+0x66>
 80067dc:	e000      	b.n	80067e0 <prvInitialiseNewTask+0x96>
			{
				break;
 80067de:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80067e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067e8:	e003      	b.n	80067f2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80067f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f4:	2b37      	cmp	r3, #55	@ 0x37
 80067f6:	d901      	bls.n	80067fc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80067f8:	2337      	movs	r3, #55	@ 0x37
 80067fa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80067fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006800:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006804:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006806:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800680a:	2200      	movs	r2, #0
 800680c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800680e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006810:	3304      	adds	r3, #4
 8006812:	4618      	mov	r0, r3
 8006814:	f7fe fd7c 	bl	8005310 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800681a:	3318      	adds	r3, #24
 800681c:	4618      	mov	r0, r3
 800681e:	f7fe fd77 	bl	8005310 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006824:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006826:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800682a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800682e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006830:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006834:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006836:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800683a:	2200      	movs	r2, #0
 800683c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	2200      	movs	r2, #0
 8006842:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	68f9      	ldr	r1, [r7, #12]
 800684a:	69b8      	ldr	r0, [r7, #24]
 800684c:	f001 fa4e 	bl	8007cec <pxPortInitialiseStack>
 8006850:	4602      	mov	r2, r0
 8006852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006854:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800685c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800685e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006860:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006862:	bf00      	nop
 8006864:	3720      	adds	r7, #32
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}
	...

0800686c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b082      	sub	sp, #8
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006874:	f001 fb68 	bl	8007f48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006878:	4b2d      	ldr	r3, [pc, #180]	@ (8006930 <prvAddNewTaskToReadyList+0xc4>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	3301      	adds	r3, #1
 800687e:	4a2c      	ldr	r2, [pc, #176]	@ (8006930 <prvAddNewTaskToReadyList+0xc4>)
 8006880:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006882:	4b2c      	ldr	r3, [pc, #176]	@ (8006934 <prvAddNewTaskToReadyList+0xc8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d109      	bne.n	800689e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800688a:	4a2a      	ldr	r2, [pc, #168]	@ (8006934 <prvAddNewTaskToReadyList+0xc8>)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006890:	4b27      	ldr	r3, [pc, #156]	@ (8006930 <prvAddNewTaskToReadyList+0xc4>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2b01      	cmp	r3, #1
 8006896:	d110      	bne.n	80068ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006898:	f000 fc1e 	bl	80070d8 <prvInitialiseTaskLists>
 800689c:	e00d      	b.n	80068ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800689e:	4b26      	ldr	r3, [pc, #152]	@ (8006938 <prvAddNewTaskToReadyList+0xcc>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d109      	bne.n	80068ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80068a6:	4b23      	ldr	r3, [pc, #140]	@ (8006934 <prvAddNewTaskToReadyList+0xc8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d802      	bhi.n	80068ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80068b4:	4a1f      	ldr	r2, [pc, #124]	@ (8006934 <prvAddNewTaskToReadyList+0xc8>)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80068ba:	4b20      	ldr	r3, [pc, #128]	@ (800693c <prvAddNewTaskToReadyList+0xd0>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	3301      	adds	r3, #1
 80068c0:	4a1e      	ldr	r2, [pc, #120]	@ (800693c <prvAddNewTaskToReadyList+0xd0>)
 80068c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80068c4:	4b1d      	ldr	r3, [pc, #116]	@ (800693c <prvAddNewTaskToReadyList+0xd0>)
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068d0:	4b1b      	ldr	r3, [pc, #108]	@ (8006940 <prvAddNewTaskToReadyList+0xd4>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d903      	bls.n	80068e0 <prvAddNewTaskToReadyList+0x74>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068dc:	4a18      	ldr	r2, [pc, #96]	@ (8006940 <prvAddNewTaskToReadyList+0xd4>)
 80068de:	6013      	str	r3, [r2, #0]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e4:	4613      	mov	r3, r2
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	009b      	lsls	r3, r3, #2
 80068ec:	4a15      	ldr	r2, [pc, #84]	@ (8006944 <prvAddNewTaskToReadyList+0xd8>)
 80068ee:	441a      	add	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	3304      	adds	r3, #4
 80068f4:	4619      	mov	r1, r3
 80068f6:	4610      	mov	r0, r2
 80068f8:	f7fe fd17 	bl	800532a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80068fc:	f001 fb56 	bl	8007fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006900:	4b0d      	ldr	r3, [pc, #52]	@ (8006938 <prvAddNewTaskToReadyList+0xcc>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d00e      	beq.n	8006926 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006908:	4b0a      	ldr	r3, [pc, #40]	@ (8006934 <prvAddNewTaskToReadyList+0xc8>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006912:	429a      	cmp	r2, r3
 8006914:	d207      	bcs.n	8006926 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006916:	4b0c      	ldr	r3, [pc, #48]	@ (8006948 <prvAddNewTaskToReadyList+0xdc>)
 8006918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800691c:	601a      	str	r2, [r3, #0]
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006926:	bf00      	nop
 8006928:	3708      	adds	r7, #8
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	20000e18 	.word	0x20000e18
 8006934:	20000944 	.word	0x20000944
 8006938:	20000e24 	.word	0x20000e24
 800693c:	20000e34 	.word	0x20000e34
 8006940:	20000e20 	.word	0x20000e20
 8006944:	20000948 	.word	0x20000948
 8006948:	e000ed04 	.word	0xe000ed04

0800694c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006954:	2300      	movs	r3, #0
 8006956:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d018      	beq.n	8006990 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800695e:	4b14      	ldr	r3, [pc, #80]	@ (80069b0 <vTaskDelay+0x64>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00b      	beq.n	800697e <vTaskDelay+0x32>
	__asm volatile
 8006966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800696a:	f383 8811 	msr	BASEPRI, r3
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f3bf 8f4f 	dsb	sy
 8006976:	60bb      	str	r3, [r7, #8]
}
 8006978:	bf00      	nop
 800697a:	bf00      	nop
 800697c:	e7fd      	b.n	800697a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800697e:	f000 f883 	bl	8006a88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006982:	2100      	movs	r1, #0
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 fe03 	bl	8007590 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800698a:	f000 f88b 	bl	8006aa4 <xTaskResumeAll>
 800698e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d107      	bne.n	80069a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006996:	4b07      	ldr	r3, [pc, #28]	@ (80069b4 <vTaskDelay+0x68>)
 8006998:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800699c:	601a      	str	r2, [r3, #0]
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069a6:	bf00      	nop
 80069a8:	3710      	adds	r7, #16
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bd80      	pop	{r7, pc}
 80069ae:	bf00      	nop
 80069b0:	20000e40 	.word	0x20000e40
 80069b4:	e000ed04 	.word	0xe000ed04

080069b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b08a      	sub	sp, #40	@ 0x28
 80069bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80069be:	2300      	movs	r3, #0
 80069c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80069c2:	2300      	movs	r3, #0
 80069c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80069c6:	463a      	mov	r2, r7
 80069c8:	1d39      	adds	r1, r7, #4
 80069ca:	f107 0308 	add.w	r3, r7, #8
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7fe fc4a 	bl	8005268 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80069d4:	6839      	ldr	r1, [r7, #0]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	9202      	str	r2, [sp, #8]
 80069dc:	9301      	str	r3, [sp, #4]
 80069de:	2300      	movs	r3, #0
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	2300      	movs	r3, #0
 80069e4:	460a      	mov	r2, r1
 80069e6:	4922      	ldr	r1, [pc, #136]	@ (8006a70 <vTaskStartScheduler+0xb8>)
 80069e8:	4822      	ldr	r0, [pc, #136]	@ (8006a74 <vTaskStartScheduler+0xbc>)
 80069ea:	f7ff fe09 	bl	8006600 <xTaskCreateStatic>
 80069ee:	4603      	mov	r3, r0
 80069f0:	4a21      	ldr	r2, [pc, #132]	@ (8006a78 <vTaskStartScheduler+0xc0>)
 80069f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80069f4:	4b20      	ldr	r3, [pc, #128]	@ (8006a78 <vTaskStartScheduler+0xc0>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d002      	beq.n	8006a02 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80069fc:	2301      	movs	r3, #1
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	e001      	b.n	8006a06 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a02:	2300      	movs	r3, #0
 8006a04:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	d102      	bne.n	8006a12 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a0c:	f000 fe14 	bl	8007638 <xTimerCreateTimerTask>
 8006a10:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d116      	bne.n	8006a46 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1c:	f383 8811 	msr	BASEPRI, r3
 8006a20:	f3bf 8f6f 	isb	sy
 8006a24:	f3bf 8f4f 	dsb	sy
 8006a28:	613b      	str	r3, [r7, #16]
}
 8006a2a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a2c:	4b13      	ldr	r3, [pc, #76]	@ (8006a7c <vTaskStartScheduler+0xc4>)
 8006a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a32:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a34:	4b12      	ldr	r3, [pc, #72]	@ (8006a80 <vTaskStartScheduler+0xc8>)
 8006a36:	2201      	movs	r2, #1
 8006a38:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a3a:	4b12      	ldr	r3, [pc, #72]	@ (8006a84 <vTaskStartScheduler+0xcc>)
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a40:	f001 f9de 	bl	8007e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a44:	e00f      	b.n	8006a66 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4c:	d10b      	bne.n	8006a66 <vTaskStartScheduler+0xae>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	60fb      	str	r3, [r7, #12]
}
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	e7fd      	b.n	8006a62 <vTaskStartScheduler+0xaa>
}
 8006a66:	bf00      	nop
 8006a68:	3718      	adds	r7, #24
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	080095f0 	.word	0x080095f0
 8006a74:	080070a9 	.word	0x080070a9
 8006a78:	20000e3c 	.word	0x20000e3c
 8006a7c:	20000e38 	.word	0x20000e38
 8006a80:	20000e24 	.word	0x20000e24
 8006a84:	20000e1c 	.word	0x20000e1c

08006a88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006a88:	b480      	push	{r7}
 8006a8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006a8c:	4b04      	ldr	r3, [pc, #16]	@ (8006aa0 <vTaskSuspendAll+0x18>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	3301      	adds	r3, #1
 8006a92:	4a03      	ldr	r2, [pc, #12]	@ (8006aa0 <vTaskSuspendAll+0x18>)
 8006a94:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006a96:	bf00      	nop
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	20000e40 	.word	0x20000e40

08006aa4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b084      	sub	sp, #16
 8006aa8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006aaa:	2300      	movs	r3, #0
 8006aac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006aae:	2300      	movs	r3, #0
 8006ab0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006ab2:	4b42      	ldr	r3, [pc, #264]	@ (8006bbc <xTaskResumeAll+0x118>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d10b      	bne.n	8006ad2 <xTaskResumeAll+0x2e>
	__asm volatile
 8006aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006abe:	f383 8811 	msr	BASEPRI, r3
 8006ac2:	f3bf 8f6f 	isb	sy
 8006ac6:	f3bf 8f4f 	dsb	sy
 8006aca:	603b      	str	r3, [r7, #0]
}
 8006acc:	bf00      	nop
 8006ace:	bf00      	nop
 8006ad0:	e7fd      	b.n	8006ace <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006ad2:	f001 fa39 	bl	8007f48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006ad6:	4b39      	ldr	r3, [pc, #228]	@ (8006bbc <xTaskResumeAll+0x118>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	4a37      	ldr	r2, [pc, #220]	@ (8006bbc <xTaskResumeAll+0x118>)
 8006ade:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ae0:	4b36      	ldr	r3, [pc, #216]	@ (8006bbc <xTaskResumeAll+0x118>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d162      	bne.n	8006bae <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ae8:	4b35      	ldr	r3, [pc, #212]	@ (8006bc0 <xTaskResumeAll+0x11c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d05e      	beq.n	8006bae <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006af0:	e02f      	b.n	8006b52 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006af2:	4b34      	ldr	r3, [pc, #208]	@ (8006bc4 <xTaskResumeAll+0x120>)
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	3318      	adds	r3, #24
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fe fc70 	bl	80053e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	3304      	adds	r3, #4
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f7fe fc6b 	bl	80053e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b12:	4b2d      	ldr	r3, [pc, #180]	@ (8006bc8 <xTaskResumeAll+0x124>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d903      	bls.n	8006b22 <xTaskResumeAll+0x7e>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1e:	4a2a      	ldr	r2, [pc, #168]	@ (8006bc8 <xTaskResumeAll+0x124>)
 8006b20:	6013      	str	r3, [r2, #0]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b26:	4613      	mov	r3, r2
 8006b28:	009b      	lsls	r3, r3, #2
 8006b2a:	4413      	add	r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	4a27      	ldr	r2, [pc, #156]	@ (8006bcc <xTaskResumeAll+0x128>)
 8006b30:	441a      	add	r2, r3
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3304      	adds	r3, #4
 8006b36:	4619      	mov	r1, r3
 8006b38:	4610      	mov	r0, r2
 8006b3a:	f7fe fbf6 	bl	800532a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b42:	4b23      	ldr	r3, [pc, #140]	@ (8006bd0 <xTaskResumeAll+0x12c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d302      	bcc.n	8006b52 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006b4c:	4b21      	ldr	r3, [pc, #132]	@ (8006bd4 <xTaskResumeAll+0x130>)
 8006b4e:	2201      	movs	r2, #1
 8006b50:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b52:	4b1c      	ldr	r3, [pc, #112]	@ (8006bc4 <xTaskResumeAll+0x120>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1cb      	bne.n	8006af2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d001      	beq.n	8006b64 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006b60:	f000 fb58 	bl	8007214 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006b64:	4b1c      	ldr	r3, [pc, #112]	@ (8006bd8 <xTaskResumeAll+0x134>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d010      	beq.n	8006b92 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006b70:	f000 f846 	bl	8006c00 <xTaskIncrementTick>
 8006b74:	4603      	mov	r3, r0
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d002      	beq.n	8006b80 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006b7a:	4b16      	ldr	r3, [pc, #88]	@ (8006bd4 <xTaskResumeAll+0x130>)
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1f1      	bne.n	8006b70 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006b8c:	4b12      	ldr	r3, [pc, #72]	@ (8006bd8 <xTaskResumeAll+0x134>)
 8006b8e:	2200      	movs	r2, #0
 8006b90:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006b92:	4b10      	ldr	r3, [pc, #64]	@ (8006bd4 <xTaskResumeAll+0x130>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d009      	beq.n	8006bae <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006b9e:	4b0f      	ldr	r3, [pc, #60]	@ (8006bdc <xTaskResumeAll+0x138>)
 8006ba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ba4:	601a      	str	r2, [r3, #0]
 8006ba6:	f3bf 8f4f 	dsb	sy
 8006baa:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006bae:	f001 f9fd 	bl	8007fac <vPortExitCritical>

	return xAlreadyYielded;
 8006bb2:	68bb      	ldr	r3, [r7, #8]
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	3710      	adds	r7, #16
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	bd80      	pop	{r7, pc}
 8006bbc:	20000e40 	.word	0x20000e40
 8006bc0:	20000e18 	.word	0x20000e18
 8006bc4:	20000dd8 	.word	0x20000dd8
 8006bc8:	20000e20 	.word	0x20000e20
 8006bcc:	20000948 	.word	0x20000948
 8006bd0:	20000944 	.word	0x20000944
 8006bd4:	20000e2c 	.word	0x20000e2c
 8006bd8:	20000e28 	.word	0x20000e28
 8006bdc:	e000ed04 	.word	0xe000ed04

08006be0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006be6:	4b05      	ldr	r3, [pc, #20]	@ (8006bfc <xTaskGetTickCount+0x1c>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006bec:	687b      	ldr	r3, [r7, #4]
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	370c      	adds	r7, #12
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	20000e1c 	.word	0x20000e1c

08006c00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b086      	sub	sp, #24
 8006c04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c06:	2300      	movs	r3, #0
 8006c08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8006d48 <xTaskIncrementTick+0x148>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 8090 	bne.w	8006d34 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c14:	4b4d      	ldr	r3, [pc, #308]	@ (8006d4c <xTaskIncrementTick+0x14c>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c1c:	4a4b      	ldr	r2, [pc, #300]	@ (8006d4c <xTaskIncrementTick+0x14c>)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d121      	bne.n	8006c6c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c28:	4b49      	ldr	r3, [pc, #292]	@ (8006d50 <xTaskIncrementTick+0x150>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00b      	beq.n	8006c4a <xTaskIncrementTick+0x4a>
	__asm volatile
 8006c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c36:	f383 8811 	msr	BASEPRI, r3
 8006c3a:	f3bf 8f6f 	isb	sy
 8006c3e:	f3bf 8f4f 	dsb	sy
 8006c42:	603b      	str	r3, [r7, #0]
}
 8006c44:	bf00      	nop
 8006c46:	bf00      	nop
 8006c48:	e7fd      	b.n	8006c46 <xTaskIncrementTick+0x46>
 8006c4a:	4b41      	ldr	r3, [pc, #260]	@ (8006d50 <xTaskIncrementTick+0x150>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	60fb      	str	r3, [r7, #12]
 8006c50:	4b40      	ldr	r3, [pc, #256]	@ (8006d54 <xTaskIncrementTick+0x154>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a3e      	ldr	r2, [pc, #248]	@ (8006d50 <xTaskIncrementTick+0x150>)
 8006c56:	6013      	str	r3, [r2, #0]
 8006c58:	4a3e      	ldr	r2, [pc, #248]	@ (8006d54 <xTaskIncrementTick+0x154>)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6013      	str	r3, [r2, #0]
 8006c5e:	4b3e      	ldr	r3, [pc, #248]	@ (8006d58 <xTaskIncrementTick+0x158>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	3301      	adds	r3, #1
 8006c64:	4a3c      	ldr	r2, [pc, #240]	@ (8006d58 <xTaskIncrementTick+0x158>)
 8006c66:	6013      	str	r3, [r2, #0]
 8006c68:	f000 fad4 	bl	8007214 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006c6c:	4b3b      	ldr	r3, [pc, #236]	@ (8006d5c <xTaskIncrementTick+0x15c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	693a      	ldr	r2, [r7, #16]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d349      	bcc.n	8006d0a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006c76:	4b36      	ldr	r3, [pc, #216]	@ (8006d50 <xTaskIncrementTick+0x150>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d104      	bne.n	8006c8a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c80:	4b36      	ldr	r3, [pc, #216]	@ (8006d5c <xTaskIncrementTick+0x15c>)
 8006c82:	f04f 32ff 	mov.w	r2, #4294967295
 8006c86:	601a      	str	r2, [r3, #0]
					break;
 8006c88:	e03f      	b.n	8006d0a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c8a:	4b31      	ldr	r3, [pc, #196]	@ (8006d50 <xTaskIncrementTick+0x150>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	68db      	ldr	r3, [r3, #12]
 8006c92:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006c9a:	693a      	ldr	r2, [r7, #16]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d203      	bcs.n	8006caa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006ca2:	4a2e      	ldr	r2, [pc, #184]	@ (8006d5c <xTaskIncrementTick+0x15c>)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ca8:	e02f      	b.n	8006d0a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	3304      	adds	r3, #4
 8006cae:	4618      	mov	r0, r3
 8006cb0:	f7fe fb98 	bl	80053e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d004      	beq.n	8006cc6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	3318      	adds	r3, #24
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	f7fe fb8f 	bl	80053e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cca:	4b25      	ldr	r3, [pc, #148]	@ (8006d60 <xTaskIncrementTick+0x160>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d903      	bls.n	8006cda <xTaskIncrementTick+0xda>
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd6:	4a22      	ldr	r2, [pc, #136]	@ (8006d60 <xTaskIncrementTick+0x160>)
 8006cd8:	6013      	str	r3, [r2, #0]
 8006cda:	68bb      	ldr	r3, [r7, #8]
 8006cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cde:	4613      	mov	r3, r2
 8006ce0:	009b      	lsls	r3, r3, #2
 8006ce2:	4413      	add	r3, r2
 8006ce4:	009b      	lsls	r3, r3, #2
 8006ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8006d64 <xTaskIncrementTick+0x164>)
 8006ce8:	441a      	add	r2, r3
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	3304      	adds	r3, #4
 8006cee:	4619      	mov	r1, r3
 8006cf0:	4610      	mov	r0, r2
 8006cf2:	f7fe fb1a 	bl	800532a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8006d68 <xTaskIncrementTick+0x168>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d3b8      	bcc.n	8006c76 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006d04:	2301      	movs	r3, #1
 8006d06:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d08:	e7b5      	b.n	8006c76 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d0a:	4b17      	ldr	r3, [pc, #92]	@ (8006d68 <xTaskIncrementTick+0x168>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d10:	4914      	ldr	r1, [pc, #80]	@ (8006d64 <xTaskIncrementTick+0x164>)
 8006d12:	4613      	mov	r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	4413      	add	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	440b      	add	r3, r1
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d901      	bls.n	8006d26 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006d22:	2301      	movs	r3, #1
 8006d24:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d26:	4b11      	ldr	r3, [pc, #68]	@ (8006d6c <xTaskIncrementTick+0x16c>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d007      	beq.n	8006d3e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006d2e:	2301      	movs	r3, #1
 8006d30:	617b      	str	r3, [r7, #20]
 8006d32:	e004      	b.n	8006d3e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d34:	4b0e      	ldr	r3, [pc, #56]	@ (8006d70 <xTaskIncrementTick+0x170>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	3301      	adds	r3, #1
 8006d3a:	4a0d      	ldr	r2, [pc, #52]	@ (8006d70 <xTaskIncrementTick+0x170>)
 8006d3c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d3e:	697b      	ldr	r3, [r7, #20]
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3718      	adds	r7, #24
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	20000e40 	.word	0x20000e40
 8006d4c:	20000e1c 	.word	0x20000e1c
 8006d50:	20000dd0 	.word	0x20000dd0
 8006d54:	20000dd4 	.word	0x20000dd4
 8006d58:	20000e30 	.word	0x20000e30
 8006d5c:	20000e38 	.word	0x20000e38
 8006d60:	20000e20 	.word	0x20000e20
 8006d64:	20000948 	.word	0x20000948
 8006d68:	20000944 	.word	0x20000944
 8006d6c:	20000e2c 	.word	0x20000e2c
 8006d70:	20000e28 	.word	0x20000e28

08006d74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006d7a:	4b28      	ldr	r3, [pc, #160]	@ (8006e1c <vTaskSwitchContext+0xa8>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d003      	beq.n	8006d8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006d82:	4b27      	ldr	r3, [pc, #156]	@ (8006e20 <vTaskSwitchContext+0xac>)
 8006d84:	2201      	movs	r2, #1
 8006d86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006d88:	e042      	b.n	8006e10 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006d8a:	4b25      	ldr	r3, [pc, #148]	@ (8006e20 <vTaskSwitchContext+0xac>)
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d90:	4b24      	ldr	r3, [pc, #144]	@ (8006e24 <vTaskSwitchContext+0xb0>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	60fb      	str	r3, [r7, #12]
 8006d96:	e011      	b.n	8006dbc <vTaskSwitchContext+0x48>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10b      	bne.n	8006db6 <vTaskSwitchContext+0x42>
	__asm volatile
 8006d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da2:	f383 8811 	msr	BASEPRI, r3
 8006da6:	f3bf 8f6f 	isb	sy
 8006daa:	f3bf 8f4f 	dsb	sy
 8006dae:	607b      	str	r3, [r7, #4]
}
 8006db0:	bf00      	nop
 8006db2:	bf00      	nop
 8006db4:	e7fd      	b.n	8006db2 <vTaskSwitchContext+0x3e>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3b01      	subs	r3, #1
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	491a      	ldr	r1, [pc, #104]	@ (8006e28 <vTaskSwitchContext+0xb4>)
 8006dbe:	68fa      	ldr	r2, [r7, #12]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	4413      	add	r3, r2
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	440b      	add	r3, r1
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d0e3      	beq.n	8006d98 <vTaskSwitchContext+0x24>
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	009b      	lsls	r3, r3, #2
 8006dda:	4a13      	ldr	r2, [pc, #76]	@ (8006e28 <vTaskSwitchContext+0xb4>)
 8006ddc:	4413      	add	r3, r2
 8006dde:	60bb      	str	r3, [r7, #8]
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	685a      	ldr	r2, [r3, #4]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	605a      	str	r2, [r3, #4]
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	3308      	adds	r3, #8
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d104      	bne.n	8006e00 <vTaskSwitchContext+0x8c>
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	685a      	ldr	r2, [r3, #4]
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	605a      	str	r2, [r3, #4]
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	4a09      	ldr	r2, [pc, #36]	@ (8006e2c <vTaskSwitchContext+0xb8>)
 8006e08:	6013      	str	r3, [r2, #0]
 8006e0a:	4a06      	ldr	r2, [pc, #24]	@ (8006e24 <vTaskSwitchContext+0xb0>)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	6013      	str	r3, [r2, #0]
}
 8006e10:	bf00      	nop
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	20000e40 	.word	0x20000e40
 8006e20:	20000e2c 	.word	0x20000e2c
 8006e24:	20000e20 	.word	0x20000e20
 8006e28:	20000948 	.word	0x20000948
 8006e2c:	20000944 	.word	0x20000944

08006e30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d10b      	bne.n	8006e58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e44:	f383 8811 	msr	BASEPRI, r3
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	f3bf 8f4f 	dsb	sy
 8006e50:	60fb      	str	r3, [r7, #12]
}
 8006e52:	bf00      	nop
 8006e54:	bf00      	nop
 8006e56:	e7fd      	b.n	8006e54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006e58:	4b07      	ldr	r3, [pc, #28]	@ (8006e78 <vTaskPlaceOnEventList+0x48>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3318      	adds	r3, #24
 8006e5e:	4619      	mov	r1, r3
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f7fe fa86 	bl	8005372 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006e66:	2101      	movs	r1, #1
 8006e68:	6838      	ldr	r0, [r7, #0]
 8006e6a:	f000 fb91 	bl	8007590 <prvAddCurrentTaskToDelayedList>
}
 8006e6e:	bf00      	nop
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000944 	.word	0x20000944

08006e7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10b      	bne.n	8006ea6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006e8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e92:	f383 8811 	msr	BASEPRI, r3
 8006e96:	f3bf 8f6f 	isb	sy
 8006e9a:	f3bf 8f4f 	dsb	sy
 8006e9e:	617b      	str	r3, [r7, #20]
}
 8006ea0:	bf00      	nop
 8006ea2:	bf00      	nop
 8006ea4:	e7fd      	b.n	8006ea2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8006ed0 <vTaskPlaceOnEventListRestricted+0x54>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	3318      	adds	r3, #24
 8006eac:	4619      	mov	r1, r3
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f7fe fa3b 	bl	800532a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006eba:	f04f 33ff 	mov.w	r3, #4294967295
 8006ebe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006ec0:	6879      	ldr	r1, [r7, #4]
 8006ec2:	68b8      	ldr	r0, [r7, #8]
 8006ec4:	f000 fb64 	bl	8007590 <prvAddCurrentTaskToDelayedList>
	}
 8006ec8:	bf00      	nop
 8006eca:	3718      	adds	r7, #24
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}
 8006ed0:	20000944 	.word	0x20000944

08006ed4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10b      	bne.n	8006f02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eee:	f383 8811 	msr	BASEPRI, r3
 8006ef2:	f3bf 8f6f 	isb	sy
 8006ef6:	f3bf 8f4f 	dsb	sy
 8006efa:	60fb      	str	r3, [r7, #12]
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	e7fd      	b.n	8006efe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	3318      	adds	r3, #24
 8006f06:	4618      	mov	r0, r3
 8006f08:	f7fe fa6c 	bl	80053e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8006f84 <xTaskRemoveFromEventList+0xb0>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d11d      	bne.n	8006f50 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f14:	693b      	ldr	r3, [r7, #16]
 8006f16:	3304      	adds	r3, #4
 8006f18:	4618      	mov	r0, r3
 8006f1a:	f7fe fa63 	bl	80053e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f22:	4b19      	ldr	r3, [pc, #100]	@ (8006f88 <xTaskRemoveFromEventList+0xb4>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d903      	bls.n	8006f32 <xTaskRemoveFromEventList+0x5e>
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f2e:	4a16      	ldr	r2, [pc, #88]	@ (8006f88 <xTaskRemoveFromEventList+0xb4>)
 8006f30:	6013      	str	r3, [r2, #0]
 8006f32:	693b      	ldr	r3, [r7, #16]
 8006f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f36:	4613      	mov	r3, r2
 8006f38:	009b      	lsls	r3, r3, #2
 8006f3a:	4413      	add	r3, r2
 8006f3c:	009b      	lsls	r3, r3, #2
 8006f3e:	4a13      	ldr	r2, [pc, #76]	@ (8006f8c <xTaskRemoveFromEventList+0xb8>)
 8006f40:	441a      	add	r2, r3
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	3304      	adds	r3, #4
 8006f46:	4619      	mov	r1, r3
 8006f48:	4610      	mov	r0, r2
 8006f4a:	f7fe f9ee 	bl	800532a <vListInsertEnd>
 8006f4e:	e005      	b.n	8006f5c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	3318      	adds	r3, #24
 8006f54:	4619      	mov	r1, r3
 8006f56:	480e      	ldr	r0, [pc, #56]	@ (8006f90 <xTaskRemoveFromEventList+0xbc>)
 8006f58:	f7fe f9e7 	bl	800532a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f60:	4b0c      	ldr	r3, [pc, #48]	@ (8006f94 <xTaskRemoveFromEventList+0xc0>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d905      	bls.n	8006f76 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006f6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006f98 <xTaskRemoveFromEventList+0xc4>)
 8006f70:	2201      	movs	r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
 8006f74:	e001      	b.n	8006f7a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006f76:	2300      	movs	r3, #0
 8006f78:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006f7a:	697b      	ldr	r3, [r7, #20]
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	20000e40 	.word	0x20000e40
 8006f88:	20000e20 	.word	0x20000e20
 8006f8c:	20000948 	.word	0x20000948
 8006f90:	20000dd8 	.word	0x20000dd8
 8006f94:	20000944 	.word	0x20000944
 8006f98:	20000e2c 	.word	0x20000e2c

08006f9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006fa4:	4b06      	ldr	r3, [pc, #24]	@ (8006fc0 <vTaskInternalSetTimeOutState+0x24>)
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006fac:	4b05      	ldr	r3, [pc, #20]	@ (8006fc4 <vTaskInternalSetTimeOutState+0x28>)
 8006fae:	681a      	ldr	r2, [r3, #0]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	605a      	str	r2, [r3, #4]
}
 8006fb4:	bf00      	nop
 8006fb6:	370c      	adds	r7, #12
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr
 8006fc0:	20000e30 	.word	0x20000e30
 8006fc4:	20000e1c 	.word	0x20000e1c

08006fc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b088      	sub	sp, #32
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d10b      	bne.n	8006ff0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fdc:	f383 8811 	msr	BASEPRI, r3
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	613b      	str	r3, [r7, #16]
}
 8006fea:	bf00      	nop
 8006fec:	bf00      	nop
 8006fee:	e7fd      	b.n	8006fec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d10b      	bne.n	800700e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffa:	f383 8811 	msr	BASEPRI, r3
 8006ffe:	f3bf 8f6f 	isb	sy
 8007002:	f3bf 8f4f 	dsb	sy
 8007006:	60fb      	str	r3, [r7, #12]
}
 8007008:	bf00      	nop
 800700a:	bf00      	nop
 800700c:	e7fd      	b.n	800700a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800700e:	f000 ff9b 	bl	8007f48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007012:	4b1d      	ldr	r3, [pc, #116]	@ (8007088 <xTaskCheckForTimeOut+0xc0>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	69ba      	ldr	r2, [r7, #24]
 800701e:	1ad3      	subs	r3, r2, r3
 8007020:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800702a:	d102      	bne.n	8007032 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800702c:	2300      	movs	r3, #0
 800702e:	61fb      	str	r3, [r7, #28]
 8007030:	e023      	b.n	800707a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	4b15      	ldr	r3, [pc, #84]	@ (800708c <xTaskCheckForTimeOut+0xc4>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	429a      	cmp	r2, r3
 800703c:	d007      	beq.n	800704e <xTaskCheckForTimeOut+0x86>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	69ba      	ldr	r2, [r7, #24]
 8007044:	429a      	cmp	r2, r3
 8007046:	d302      	bcc.n	800704e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007048:	2301      	movs	r3, #1
 800704a:	61fb      	str	r3, [r7, #28]
 800704c:	e015      	b.n	800707a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	429a      	cmp	r2, r3
 8007056:	d20b      	bcs.n	8007070 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	1ad2      	subs	r2, r2, r3
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff ff99 	bl	8006f9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800706a:	2300      	movs	r3, #0
 800706c:	61fb      	str	r3, [r7, #28]
 800706e:	e004      	b.n	800707a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	2200      	movs	r2, #0
 8007074:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007076:	2301      	movs	r3, #1
 8007078:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800707a:	f000 ff97 	bl	8007fac <vPortExitCritical>

	return xReturn;
 800707e:	69fb      	ldr	r3, [r7, #28]
}
 8007080:	4618      	mov	r0, r3
 8007082:	3720      	adds	r7, #32
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	20000e1c 	.word	0x20000e1c
 800708c:	20000e30 	.word	0x20000e30

08007090 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007090:	b480      	push	{r7}
 8007092:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007094:	4b03      	ldr	r3, [pc, #12]	@ (80070a4 <vTaskMissedYield+0x14>)
 8007096:	2201      	movs	r2, #1
 8007098:	601a      	str	r2, [r3, #0]
}
 800709a:	bf00      	nop
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr
 80070a4:	20000e2c 	.word	0x20000e2c

080070a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b082      	sub	sp, #8
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80070b0:	f000 f852 	bl	8007158 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80070b4:	4b06      	ldr	r3, [pc, #24]	@ (80070d0 <prvIdleTask+0x28>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d9f9      	bls.n	80070b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80070bc:	4b05      	ldr	r3, [pc, #20]	@ (80070d4 <prvIdleTask+0x2c>)
 80070be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070c2:	601a      	str	r2, [r3, #0]
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80070cc:	e7f0      	b.n	80070b0 <prvIdleTask+0x8>
 80070ce:	bf00      	nop
 80070d0:	20000948 	.word	0x20000948
 80070d4:	e000ed04 	.word	0xe000ed04

080070d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b082      	sub	sp, #8
 80070dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80070de:	2300      	movs	r3, #0
 80070e0:	607b      	str	r3, [r7, #4]
 80070e2:	e00c      	b.n	80070fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	4613      	mov	r3, r2
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	4413      	add	r3, r2
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	4a12      	ldr	r2, [pc, #72]	@ (8007138 <prvInitialiseTaskLists+0x60>)
 80070f0:	4413      	add	r3, r2
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7fe f8ec 	bl	80052d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	3301      	adds	r3, #1
 80070fc:	607b      	str	r3, [r7, #4]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b37      	cmp	r3, #55	@ 0x37
 8007102:	d9ef      	bls.n	80070e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007104:	480d      	ldr	r0, [pc, #52]	@ (800713c <prvInitialiseTaskLists+0x64>)
 8007106:	f7fe f8e3 	bl	80052d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800710a:	480d      	ldr	r0, [pc, #52]	@ (8007140 <prvInitialiseTaskLists+0x68>)
 800710c:	f7fe f8e0 	bl	80052d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007110:	480c      	ldr	r0, [pc, #48]	@ (8007144 <prvInitialiseTaskLists+0x6c>)
 8007112:	f7fe f8dd 	bl	80052d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007116:	480c      	ldr	r0, [pc, #48]	@ (8007148 <prvInitialiseTaskLists+0x70>)
 8007118:	f7fe f8da 	bl	80052d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800711c:	480b      	ldr	r0, [pc, #44]	@ (800714c <prvInitialiseTaskLists+0x74>)
 800711e:	f7fe f8d7 	bl	80052d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007122:	4b0b      	ldr	r3, [pc, #44]	@ (8007150 <prvInitialiseTaskLists+0x78>)
 8007124:	4a05      	ldr	r2, [pc, #20]	@ (800713c <prvInitialiseTaskLists+0x64>)
 8007126:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007128:	4b0a      	ldr	r3, [pc, #40]	@ (8007154 <prvInitialiseTaskLists+0x7c>)
 800712a:	4a05      	ldr	r2, [pc, #20]	@ (8007140 <prvInitialiseTaskLists+0x68>)
 800712c:	601a      	str	r2, [r3, #0]
}
 800712e:	bf00      	nop
 8007130:	3708      	adds	r7, #8
 8007132:	46bd      	mov	sp, r7
 8007134:	bd80      	pop	{r7, pc}
 8007136:	bf00      	nop
 8007138:	20000948 	.word	0x20000948
 800713c:	20000da8 	.word	0x20000da8
 8007140:	20000dbc 	.word	0x20000dbc
 8007144:	20000dd8 	.word	0x20000dd8
 8007148:	20000dec 	.word	0x20000dec
 800714c:	20000e04 	.word	0x20000e04
 8007150:	20000dd0 	.word	0x20000dd0
 8007154:	20000dd4 	.word	0x20000dd4

08007158 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800715e:	e019      	b.n	8007194 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007160:	f000 fef2 	bl	8007f48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007164:	4b10      	ldr	r3, [pc, #64]	@ (80071a8 <prvCheckTasksWaitingTermination+0x50>)
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	68db      	ldr	r3, [r3, #12]
 800716a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	3304      	adds	r3, #4
 8007170:	4618      	mov	r0, r3
 8007172:	f7fe f937 	bl	80053e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007176:	4b0d      	ldr	r3, [pc, #52]	@ (80071ac <prvCheckTasksWaitingTermination+0x54>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	3b01      	subs	r3, #1
 800717c:	4a0b      	ldr	r2, [pc, #44]	@ (80071ac <prvCheckTasksWaitingTermination+0x54>)
 800717e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007180:	4b0b      	ldr	r3, [pc, #44]	@ (80071b0 <prvCheckTasksWaitingTermination+0x58>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	3b01      	subs	r3, #1
 8007186:	4a0a      	ldr	r2, [pc, #40]	@ (80071b0 <prvCheckTasksWaitingTermination+0x58>)
 8007188:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800718a:	f000 ff0f 	bl	8007fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f810 	bl	80071b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007194:	4b06      	ldr	r3, [pc, #24]	@ (80071b0 <prvCheckTasksWaitingTermination+0x58>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d1e1      	bne.n	8007160 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800719c:	bf00      	nop
 800719e:	bf00      	nop
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	20000dec 	.word	0x20000dec
 80071ac:	20000e18 	.word	0x20000e18
 80071b0:	20000e00 	.word	0x20000e00

080071b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d108      	bne.n	80071d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ca:	4618      	mov	r0, r3
 80071cc:	f001 f8ac 	bl	8008328 <vPortFree>
				vPortFree( pxTCB );
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f001 f8a9 	bl	8008328 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80071d6:	e019      	b.n	800720c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d103      	bne.n	80071ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f001 f8a0 	bl	8008328 <vPortFree>
	}
 80071e8:	e010      	b.n	800720c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d00b      	beq.n	800720c <prvDeleteTCB+0x58>
	__asm volatile
 80071f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071f8:	f383 8811 	msr	BASEPRI, r3
 80071fc:	f3bf 8f6f 	isb	sy
 8007200:	f3bf 8f4f 	dsb	sy
 8007204:	60fb      	str	r3, [r7, #12]
}
 8007206:	bf00      	nop
 8007208:	bf00      	nop
 800720a:	e7fd      	b.n	8007208 <prvDeleteTCB+0x54>
	}
 800720c:	bf00      	nop
 800720e:	3710      	adds	r7, #16
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800721a:	4b0c      	ldr	r3, [pc, #48]	@ (800724c <prvResetNextTaskUnblockTime+0x38>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d104      	bne.n	800722e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007224:	4b0a      	ldr	r3, [pc, #40]	@ (8007250 <prvResetNextTaskUnblockTime+0x3c>)
 8007226:	f04f 32ff 	mov.w	r2, #4294967295
 800722a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800722c:	e008      	b.n	8007240 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800722e:	4b07      	ldr	r3, [pc, #28]	@ (800724c <prvResetNextTaskUnblockTime+0x38>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	68db      	ldr	r3, [r3, #12]
 8007236:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	4a04      	ldr	r2, [pc, #16]	@ (8007250 <prvResetNextTaskUnblockTime+0x3c>)
 800723e:	6013      	str	r3, [r2, #0]
}
 8007240:	bf00      	nop
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	20000dd0 	.word	0x20000dd0
 8007250:	20000e38 	.word	0x20000e38

08007254 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800725a:	4b05      	ldr	r3, [pc, #20]	@ (8007270 <xTaskGetCurrentTaskHandle+0x1c>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007260:	687b      	ldr	r3, [r7, #4]
	}
 8007262:	4618      	mov	r0, r3
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	20000944 	.word	0x20000944

08007274 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007274:	b480      	push	{r7}
 8007276:	b083      	sub	sp, #12
 8007278:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800727a:	4b0b      	ldr	r3, [pc, #44]	@ (80072a8 <xTaskGetSchedulerState+0x34>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d102      	bne.n	8007288 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007282:	2301      	movs	r3, #1
 8007284:	607b      	str	r3, [r7, #4]
 8007286:	e008      	b.n	800729a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007288:	4b08      	ldr	r3, [pc, #32]	@ (80072ac <xTaskGetSchedulerState+0x38>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d102      	bne.n	8007296 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007290:	2302      	movs	r3, #2
 8007292:	607b      	str	r3, [r7, #4]
 8007294:	e001      	b.n	800729a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007296:	2300      	movs	r3, #0
 8007298:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800729a:	687b      	ldr	r3, [r7, #4]
	}
 800729c:	4618      	mov	r0, r3
 800729e:	370c      	adds	r7, #12
 80072a0:	46bd      	mov	sp, r7
 80072a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a6:	4770      	bx	lr
 80072a8:	20000e24 	.word	0x20000e24
 80072ac:	20000e40 	.word	0x20000e40

080072b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80072bc:	2300      	movs	r3, #0
 80072be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d051      	beq.n	800736a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072ca:	4b2a      	ldr	r3, [pc, #168]	@ (8007374 <xTaskPriorityInherit+0xc4>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d241      	bcs.n	8007358 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	699b      	ldr	r3, [r3, #24]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	db06      	blt.n	80072ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072dc:	4b25      	ldr	r3, [pc, #148]	@ (8007374 <xTaskPriorityInherit+0xc4>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	6959      	ldr	r1, [r3, #20]
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072f2:	4613      	mov	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4413      	add	r3, r2
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	4a1f      	ldr	r2, [pc, #124]	@ (8007378 <xTaskPriorityInherit+0xc8>)
 80072fc:	4413      	add	r3, r2
 80072fe:	4299      	cmp	r1, r3
 8007300:	d122      	bne.n	8007348 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	3304      	adds	r3, #4
 8007306:	4618      	mov	r0, r3
 8007308:	f7fe f86c 	bl	80053e4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800730c:	4b19      	ldr	r3, [pc, #100]	@ (8007374 <xTaskPriorityInherit+0xc4>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800731a:	4b18      	ldr	r3, [pc, #96]	@ (800737c <xTaskPriorityInherit+0xcc>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	429a      	cmp	r2, r3
 8007320:	d903      	bls.n	800732a <xTaskPriorityInherit+0x7a>
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007326:	4a15      	ldr	r2, [pc, #84]	@ (800737c <xTaskPriorityInherit+0xcc>)
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800732e:	4613      	mov	r3, r2
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	4413      	add	r3, r2
 8007334:	009b      	lsls	r3, r3, #2
 8007336:	4a10      	ldr	r2, [pc, #64]	@ (8007378 <xTaskPriorityInherit+0xc8>)
 8007338:	441a      	add	r2, r3
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	3304      	adds	r3, #4
 800733e:	4619      	mov	r1, r3
 8007340:	4610      	mov	r0, r2
 8007342:	f7fd fff2 	bl	800532a <vListInsertEnd>
 8007346:	e004      	b.n	8007352 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007348:	4b0a      	ldr	r3, [pc, #40]	@ (8007374 <xTaskPriorityInherit+0xc4>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007352:	2301      	movs	r3, #1
 8007354:	60fb      	str	r3, [r7, #12]
 8007356:	e008      	b.n	800736a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800735c:	4b05      	ldr	r3, [pc, #20]	@ (8007374 <xTaskPriorityInherit+0xc4>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007362:	429a      	cmp	r2, r3
 8007364:	d201      	bcs.n	800736a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007366:	2301      	movs	r3, #1
 8007368:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800736a:	68fb      	ldr	r3, [r7, #12]
	}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	20000944 	.word	0x20000944
 8007378:	20000948 	.word	0x20000948
 800737c:	20000e20 	.word	0x20000e20

08007380 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007380:	b580      	push	{r7, lr}
 8007382:	b086      	sub	sp, #24
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800738c:	2300      	movs	r3, #0
 800738e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d058      	beq.n	8007448 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007396:	4b2f      	ldr	r3, [pc, #188]	@ (8007454 <xTaskPriorityDisinherit+0xd4>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	693a      	ldr	r2, [r7, #16]
 800739c:	429a      	cmp	r2, r3
 800739e:	d00b      	beq.n	80073b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80073a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a4:	f383 8811 	msr	BASEPRI, r3
 80073a8:	f3bf 8f6f 	isb	sy
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	60fb      	str	r3, [r7, #12]
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	e7fd      	b.n	80073b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d10b      	bne.n	80073d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80073c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	60bb      	str	r3, [r7, #8]
}
 80073d2:	bf00      	nop
 80073d4:	bf00      	nop
 80073d6:	e7fd      	b.n	80073d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073dc:	1e5a      	subs	r2, r3, #1
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d02c      	beq.n	8007448 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d128      	bne.n	8007448 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073f6:	693b      	ldr	r3, [r7, #16]
 80073f8:	3304      	adds	r3, #4
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fd fff2 	bl	80053e4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800740c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007418:	4b0f      	ldr	r3, [pc, #60]	@ (8007458 <xTaskPriorityDisinherit+0xd8>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	429a      	cmp	r2, r3
 800741e:	d903      	bls.n	8007428 <xTaskPriorityDisinherit+0xa8>
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007424:	4a0c      	ldr	r2, [pc, #48]	@ (8007458 <xTaskPriorityDisinherit+0xd8>)
 8007426:	6013      	str	r3, [r2, #0]
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800742c:	4613      	mov	r3, r2
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	4413      	add	r3, r2
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	4a09      	ldr	r2, [pc, #36]	@ (800745c <xTaskPriorityDisinherit+0xdc>)
 8007436:	441a      	add	r2, r3
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	3304      	adds	r3, #4
 800743c:	4619      	mov	r1, r3
 800743e:	4610      	mov	r0, r2
 8007440:	f7fd ff73 	bl	800532a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007444:	2301      	movs	r3, #1
 8007446:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007448:	697b      	ldr	r3, [r7, #20]
	}
 800744a:	4618      	mov	r0, r3
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	20000944 	.word	0x20000944
 8007458:	20000e20 	.word	0x20000e20
 800745c:	20000948 	.word	0x20000948

08007460 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007460:	b580      	push	{r7, lr}
 8007462:	b088      	sub	sp, #32
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800746e:	2301      	movs	r3, #1
 8007470:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d06c      	beq.n	8007552 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800747c:	2b00      	cmp	r3, #0
 800747e:	d10b      	bne.n	8007498 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	60fb      	str	r3, [r7, #12]
}
 8007492:	bf00      	nop
 8007494:	bf00      	nop
 8007496:	e7fd      	b.n	8007494 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749c:	683a      	ldr	r2, [r7, #0]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d902      	bls.n	80074a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	61fb      	str	r3, [r7, #28]
 80074a6:	e002      	b.n	80074ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80074ae:	69bb      	ldr	r3, [r7, #24]
 80074b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b2:	69fa      	ldr	r2, [r7, #28]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d04c      	beq.n	8007552 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	429a      	cmp	r2, r3
 80074c0:	d147      	bne.n	8007552 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80074c2:	4b26      	ldr	r3, [pc, #152]	@ (800755c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	69ba      	ldr	r2, [r7, #24]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d10b      	bne.n	80074e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80074cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d0:	f383 8811 	msr	BASEPRI, r3
 80074d4:	f3bf 8f6f 	isb	sy
 80074d8:	f3bf 8f4f 	dsb	sy
 80074dc:	60bb      	str	r3, [r7, #8]
}
 80074de:	bf00      	nop
 80074e0:	bf00      	nop
 80074e2:	e7fd      	b.n	80074e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	69fa      	ldr	r2, [r7, #28]
 80074ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	699b      	ldr	r3, [r3, #24]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	db04      	blt.n	8007502 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007502:	69bb      	ldr	r3, [r7, #24]
 8007504:	6959      	ldr	r1, [r3, #20]
 8007506:	693a      	ldr	r2, [r7, #16]
 8007508:	4613      	mov	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4413      	add	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4a13      	ldr	r2, [pc, #76]	@ (8007560 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007512:	4413      	add	r3, r2
 8007514:	4299      	cmp	r1, r3
 8007516:	d11c      	bne.n	8007552 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007518:	69bb      	ldr	r3, [r7, #24]
 800751a:	3304      	adds	r3, #4
 800751c:	4618      	mov	r0, r3
 800751e:	f7fd ff61 	bl	80053e4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007526:	4b0f      	ldr	r3, [pc, #60]	@ (8007564 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	429a      	cmp	r2, r3
 800752c:	d903      	bls.n	8007536 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007532:	4a0c      	ldr	r2, [pc, #48]	@ (8007564 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753a:	4613      	mov	r3, r2
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4413      	add	r3, r2
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	4a07      	ldr	r2, [pc, #28]	@ (8007560 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007544:	441a      	add	r2, r3
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	3304      	adds	r3, #4
 800754a:	4619      	mov	r1, r3
 800754c:	4610      	mov	r0, r2
 800754e:	f7fd feec 	bl	800532a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007552:	bf00      	nop
 8007554:	3720      	adds	r7, #32
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	20000944 	.word	0x20000944
 8007560:	20000948 	.word	0x20000948
 8007564:	20000e20 	.word	0x20000e20

08007568 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007568:	b480      	push	{r7}
 800756a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800756c:	4b07      	ldr	r3, [pc, #28]	@ (800758c <pvTaskIncrementMutexHeldCount+0x24>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d004      	beq.n	800757e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007574:	4b05      	ldr	r3, [pc, #20]	@ (800758c <pvTaskIncrementMutexHeldCount+0x24>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800757a:	3201      	adds	r2, #1
 800757c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800757e:	4b03      	ldr	r3, [pc, #12]	@ (800758c <pvTaskIncrementMutexHeldCount+0x24>)
 8007580:	681b      	ldr	r3, [r3, #0]
	}
 8007582:	4618      	mov	r0, r3
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	20000944 	.word	0x20000944

08007590 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800759a:	4b21      	ldr	r3, [pc, #132]	@ (8007620 <prvAddCurrentTaskToDelayedList+0x90>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075a0:	4b20      	ldr	r3, [pc, #128]	@ (8007624 <prvAddCurrentTaskToDelayedList+0x94>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3304      	adds	r3, #4
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fd ff1c 	bl	80053e4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075b2:	d10a      	bne.n	80075ca <prvAddCurrentTaskToDelayedList+0x3a>
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d007      	beq.n	80075ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007624 <prvAddCurrentTaskToDelayedList+0x94>)
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	3304      	adds	r3, #4
 80075c0:	4619      	mov	r1, r3
 80075c2:	4819      	ldr	r0, [pc, #100]	@ (8007628 <prvAddCurrentTaskToDelayedList+0x98>)
 80075c4:	f7fd feb1 	bl	800532a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075c8:	e026      	b.n	8007618 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	4413      	add	r3, r2
 80075d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075d2:	4b14      	ldr	r3, [pc, #80]	@ (8007624 <prvAddCurrentTaskToDelayedList+0x94>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68ba      	ldr	r2, [r7, #8]
 80075d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075da:	68ba      	ldr	r2, [r7, #8]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d209      	bcs.n	80075f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075e2:	4b12      	ldr	r3, [pc, #72]	@ (800762c <prvAddCurrentTaskToDelayedList+0x9c>)
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007624 <prvAddCurrentTaskToDelayedList+0x94>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	3304      	adds	r3, #4
 80075ec:	4619      	mov	r1, r3
 80075ee:	4610      	mov	r0, r2
 80075f0:	f7fd febf 	bl	8005372 <vListInsert>
}
 80075f4:	e010      	b.n	8007618 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075f6:	4b0e      	ldr	r3, [pc, #56]	@ (8007630 <prvAddCurrentTaskToDelayedList+0xa0>)
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007624 <prvAddCurrentTaskToDelayedList+0x94>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	3304      	adds	r3, #4
 8007600:	4619      	mov	r1, r3
 8007602:	4610      	mov	r0, r2
 8007604:	f7fd feb5 	bl	8005372 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007608:	4b0a      	ldr	r3, [pc, #40]	@ (8007634 <prvAddCurrentTaskToDelayedList+0xa4>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68ba      	ldr	r2, [r7, #8]
 800760e:	429a      	cmp	r2, r3
 8007610:	d202      	bcs.n	8007618 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007612:	4a08      	ldr	r2, [pc, #32]	@ (8007634 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	6013      	str	r3, [r2, #0]
}
 8007618:	bf00      	nop
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}
 8007620:	20000e1c 	.word	0x20000e1c
 8007624:	20000944 	.word	0x20000944
 8007628:	20000e04 	.word	0x20000e04
 800762c:	20000dd4 	.word	0x20000dd4
 8007630:	20000dd0 	.word	0x20000dd0
 8007634:	20000e38 	.word	0x20000e38

08007638 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b08a      	sub	sp, #40	@ 0x28
 800763c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800763e:	2300      	movs	r3, #0
 8007640:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007642:	f000 fb13 	bl	8007c6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007646:	4b1d      	ldr	r3, [pc, #116]	@ (80076bc <xTimerCreateTimerTask+0x84>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d021      	beq.n	8007692 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007652:	2300      	movs	r3, #0
 8007654:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007656:	1d3a      	adds	r2, r7, #4
 8007658:	f107 0108 	add.w	r1, r7, #8
 800765c:	f107 030c 	add.w	r3, r7, #12
 8007660:	4618      	mov	r0, r3
 8007662:	f7fd fe1b 	bl	800529c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007666:	6879      	ldr	r1, [r7, #4]
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	9202      	str	r2, [sp, #8]
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	2302      	movs	r3, #2
 8007672:	9300      	str	r3, [sp, #0]
 8007674:	2300      	movs	r3, #0
 8007676:	460a      	mov	r2, r1
 8007678:	4911      	ldr	r1, [pc, #68]	@ (80076c0 <xTimerCreateTimerTask+0x88>)
 800767a:	4812      	ldr	r0, [pc, #72]	@ (80076c4 <xTimerCreateTimerTask+0x8c>)
 800767c:	f7fe ffc0 	bl	8006600 <xTaskCreateStatic>
 8007680:	4603      	mov	r3, r0
 8007682:	4a11      	ldr	r2, [pc, #68]	@ (80076c8 <xTimerCreateTimerTask+0x90>)
 8007684:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007686:	4b10      	ldr	r3, [pc, #64]	@ (80076c8 <xTimerCreateTimerTask+0x90>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800768e:	2301      	movs	r3, #1
 8007690:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d10b      	bne.n	80076b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	613b      	str	r3, [r7, #16]
}
 80076aa:	bf00      	nop
 80076ac:	bf00      	nop
 80076ae:	e7fd      	b.n	80076ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80076b0:	697b      	ldr	r3, [r7, #20]
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3718      	adds	r7, #24
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	20000e74 	.word	0x20000e74
 80076c0:	080095f8 	.word	0x080095f8
 80076c4:	08007805 	.word	0x08007805
 80076c8:	20000e78 	.word	0x20000e78

080076cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b08a      	sub	sp, #40	@ 0x28
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	60f8      	str	r0, [r7, #12]
 80076d4:	60b9      	str	r1, [r7, #8]
 80076d6:	607a      	str	r2, [r7, #4]
 80076d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80076da:	2300      	movs	r3, #0
 80076dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d10b      	bne.n	80076fc <xTimerGenericCommand+0x30>
	__asm volatile
 80076e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e8:	f383 8811 	msr	BASEPRI, r3
 80076ec:	f3bf 8f6f 	isb	sy
 80076f0:	f3bf 8f4f 	dsb	sy
 80076f4:	623b      	str	r3, [r7, #32]
}
 80076f6:	bf00      	nop
 80076f8:	bf00      	nop
 80076fa:	e7fd      	b.n	80076f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80076fc:	4b19      	ldr	r3, [pc, #100]	@ (8007764 <xTimerGenericCommand+0x98>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d02a      	beq.n	800775a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	2b05      	cmp	r3, #5
 8007714:	dc18      	bgt.n	8007748 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007716:	f7ff fdad 	bl	8007274 <xTaskGetSchedulerState>
 800771a:	4603      	mov	r3, r0
 800771c:	2b02      	cmp	r3, #2
 800771e:	d109      	bne.n	8007734 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007720:	4b10      	ldr	r3, [pc, #64]	@ (8007764 <xTimerGenericCommand+0x98>)
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	f107 0110 	add.w	r1, r7, #16
 8007728:	2300      	movs	r3, #0
 800772a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800772c:	f7fe f8f0 	bl	8005910 <xQueueGenericSend>
 8007730:	6278      	str	r0, [r7, #36]	@ 0x24
 8007732:	e012      	b.n	800775a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007734:	4b0b      	ldr	r3, [pc, #44]	@ (8007764 <xTimerGenericCommand+0x98>)
 8007736:	6818      	ldr	r0, [r3, #0]
 8007738:	f107 0110 	add.w	r1, r7, #16
 800773c:	2300      	movs	r3, #0
 800773e:	2200      	movs	r2, #0
 8007740:	f7fe f8e6 	bl	8005910 <xQueueGenericSend>
 8007744:	6278      	str	r0, [r7, #36]	@ 0x24
 8007746:	e008      	b.n	800775a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007748:	4b06      	ldr	r3, [pc, #24]	@ (8007764 <xTimerGenericCommand+0x98>)
 800774a:	6818      	ldr	r0, [r3, #0]
 800774c:	f107 0110 	add.w	r1, r7, #16
 8007750:	2300      	movs	r3, #0
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	f7fe f9de 	bl	8005b14 <xQueueGenericSendFromISR>
 8007758:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800775a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800775c:	4618      	mov	r0, r3
 800775e:	3728      	adds	r7, #40	@ 0x28
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	20000e74 	.word	0x20000e74

08007768 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b088      	sub	sp, #32
 800776c:	af02      	add	r7, sp, #8
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007772:	4b23      	ldr	r3, [pc, #140]	@ (8007800 <prvProcessExpiredTimer+0x98>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800777c:	697b      	ldr	r3, [r7, #20]
 800777e:	3304      	adds	r3, #4
 8007780:	4618      	mov	r0, r3
 8007782:	f7fd fe2f 	bl	80053e4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800778c:	f003 0304 	and.w	r3, r3, #4
 8007790:	2b00      	cmp	r3, #0
 8007792:	d023      	beq.n	80077dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	699a      	ldr	r2, [r3, #24]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	18d1      	adds	r1, r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	683a      	ldr	r2, [r7, #0]
 80077a0:	6978      	ldr	r0, [r7, #20]
 80077a2:	f000 f8d5 	bl	8007950 <prvInsertTimerInActiveList>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d020      	beq.n	80077ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077ac:	2300      	movs	r3, #0
 80077ae:	9300      	str	r3, [sp, #0]
 80077b0:	2300      	movs	r3, #0
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	2100      	movs	r1, #0
 80077b6:	6978      	ldr	r0, [r7, #20]
 80077b8:	f7ff ff88 	bl	80076cc <xTimerGenericCommand>
 80077bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d114      	bne.n	80077ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 80077c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c8:	f383 8811 	msr	BASEPRI, r3
 80077cc:	f3bf 8f6f 	isb	sy
 80077d0:	f3bf 8f4f 	dsb	sy
 80077d4:	60fb      	str	r3, [r7, #12]
}
 80077d6:	bf00      	nop
 80077d8:	bf00      	nop
 80077da:	e7fd      	b.n	80077d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077e2:	f023 0301 	bic.w	r3, r3, #1
 80077e6:	b2da      	uxtb	r2, r3
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	6a1b      	ldr	r3, [r3, #32]
 80077f2:	6978      	ldr	r0, [r7, #20]
 80077f4:	4798      	blx	r3
}
 80077f6:	bf00      	nop
 80077f8:	3718      	adds	r7, #24
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
 80077fe:	bf00      	nop
 8007800:	20000e6c 	.word	0x20000e6c

08007804 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007804:	b580      	push	{r7, lr}
 8007806:	b084      	sub	sp, #16
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800780c:	f107 0308 	add.w	r3, r7, #8
 8007810:	4618      	mov	r0, r3
 8007812:	f000 f859 	bl	80078c8 <prvGetNextExpireTime>
 8007816:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	4619      	mov	r1, r3
 800781c:	68f8      	ldr	r0, [r7, #12]
 800781e:	f000 f805 	bl	800782c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007822:	f000 f8d7 	bl	80079d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007826:	bf00      	nop
 8007828:	e7f0      	b.n	800780c <prvTimerTask+0x8>
	...

0800782c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007836:	f7ff f927 	bl	8006a88 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800783a:	f107 0308 	add.w	r3, r7, #8
 800783e:	4618      	mov	r0, r3
 8007840:	f000 f866 	bl	8007910 <prvSampleTimeNow>
 8007844:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	2b00      	cmp	r3, #0
 800784a:	d130      	bne.n	80078ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	2b00      	cmp	r3, #0
 8007850:	d10a      	bne.n	8007868 <prvProcessTimerOrBlockTask+0x3c>
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	429a      	cmp	r2, r3
 8007858:	d806      	bhi.n	8007868 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800785a:	f7ff f923 	bl	8006aa4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800785e:	68f9      	ldr	r1, [r7, #12]
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	f7ff ff81 	bl	8007768 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007866:	e024      	b.n	80078b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d008      	beq.n	8007880 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800786e:	4b13      	ldr	r3, [pc, #76]	@ (80078bc <prvProcessTimerOrBlockTask+0x90>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d101      	bne.n	800787c <prvProcessTimerOrBlockTask+0x50>
 8007878:	2301      	movs	r3, #1
 800787a:	e000      	b.n	800787e <prvProcessTimerOrBlockTask+0x52>
 800787c:	2300      	movs	r3, #0
 800787e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007880:	4b0f      	ldr	r3, [pc, #60]	@ (80078c0 <prvProcessTimerOrBlockTask+0x94>)
 8007882:	6818      	ldr	r0, [r3, #0]
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	1ad3      	subs	r3, r2, r3
 800788a:	683a      	ldr	r2, [r7, #0]
 800788c:	4619      	mov	r1, r3
 800788e:	f7fe fe83 	bl	8006598 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007892:	f7ff f907 	bl	8006aa4 <xTaskResumeAll>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d10a      	bne.n	80078b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800789c:	4b09      	ldr	r3, [pc, #36]	@ (80078c4 <prvProcessTimerOrBlockTask+0x98>)
 800789e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	f3bf 8f6f 	isb	sy
}
 80078ac:	e001      	b.n	80078b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80078ae:	f7ff f8f9 	bl	8006aa4 <xTaskResumeAll>
}
 80078b2:	bf00      	nop
 80078b4:	3710      	adds	r7, #16
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	20000e70 	.word	0x20000e70
 80078c0:	20000e74 	.word	0x20000e74
 80078c4:	e000ed04 	.word	0xe000ed04

080078c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80078c8:	b480      	push	{r7}
 80078ca:	b085      	sub	sp, #20
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078d0:	4b0e      	ldr	r3, [pc, #56]	@ (800790c <prvGetNextExpireTime+0x44>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d101      	bne.n	80078de <prvGetNextExpireTime+0x16>
 80078da:	2201      	movs	r2, #1
 80078dc:	e000      	b.n	80078e0 <prvGetNextExpireTime+0x18>
 80078de:	2200      	movs	r2, #0
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d105      	bne.n	80078f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80078ec:	4b07      	ldr	r3, [pc, #28]	@ (800790c <prvGetNextExpireTime+0x44>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	68db      	ldr	r3, [r3, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	60fb      	str	r3, [r7, #12]
 80078f6:	e001      	b.n	80078fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80078f8:	2300      	movs	r3, #0
 80078fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80078fc:	68fb      	ldr	r3, [r7, #12]
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3714      	adds	r7, #20
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	20000e6c 	.word	0x20000e6c

08007910 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007910:	b580      	push	{r7, lr}
 8007912:	b084      	sub	sp, #16
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007918:	f7ff f962 	bl	8006be0 <xTaskGetTickCount>
 800791c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800791e:	4b0b      	ldr	r3, [pc, #44]	@ (800794c <prvSampleTimeNow+0x3c>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	429a      	cmp	r2, r3
 8007926:	d205      	bcs.n	8007934 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007928:	f000 f93a 	bl	8007ba0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	601a      	str	r2, [r3, #0]
 8007932:	e002      	b.n	800793a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800793a:	4a04      	ldr	r2, [pc, #16]	@ (800794c <prvSampleTimeNow+0x3c>)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007940:	68fb      	ldr	r3, [r7, #12]
}
 8007942:	4618      	mov	r0, r3
 8007944:	3710      	adds	r7, #16
 8007946:	46bd      	mov	sp, r7
 8007948:	bd80      	pop	{r7, pc}
 800794a:	bf00      	nop
 800794c:	20000e7c 	.word	0x20000e7c

08007950 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b086      	sub	sp, #24
 8007954:	af00      	add	r7, sp, #0
 8007956:	60f8      	str	r0, [r7, #12]
 8007958:	60b9      	str	r1, [r7, #8]
 800795a:	607a      	str	r2, [r7, #4]
 800795c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800795e:	2300      	movs	r3, #0
 8007960:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800796e:	68ba      	ldr	r2, [r7, #8]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	429a      	cmp	r2, r3
 8007974:	d812      	bhi.n	800799c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	1ad2      	subs	r2, r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	699b      	ldr	r3, [r3, #24]
 8007980:	429a      	cmp	r2, r3
 8007982:	d302      	bcc.n	800798a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007984:	2301      	movs	r3, #1
 8007986:	617b      	str	r3, [r7, #20]
 8007988:	e01b      	b.n	80079c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800798a:	4b10      	ldr	r3, [pc, #64]	@ (80079cc <prvInsertTimerInActiveList+0x7c>)
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	3304      	adds	r3, #4
 8007992:	4619      	mov	r1, r3
 8007994:	4610      	mov	r0, r2
 8007996:	f7fd fcec 	bl	8005372 <vListInsert>
 800799a:	e012      	b.n	80079c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800799c:	687a      	ldr	r2, [r7, #4]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d206      	bcs.n	80079b2 <prvInsertTimerInActiveList+0x62>
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d302      	bcc.n	80079b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80079ac:	2301      	movs	r3, #1
 80079ae:	617b      	str	r3, [r7, #20]
 80079b0:	e007      	b.n	80079c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079b2:	4b07      	ldr	r3, [pc, #28]	@ (80079d0 <prvInsertTimerInActiveList+0x80>)
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3304      	adds	r3, #4
 80079ba:	4619      	mov	r1, r3
 80079bc:	4610      	mov	r0, r2
 80079be:	f7fd fcd8 	bl	8005372 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079c2:	697b      	ldr	r3, [r7, #20]
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3718      	adds	r7, #24
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}
 80079cc:	20000e70 	.word	0x20000e70
 80079d0:	20000e6c 	.word	0x20000e6c

080079d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b08e      	sub	sp, #56	@ 0x38
 80079d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079da:	e0ce      	b.n	8007b7a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	da19      	bge.n	8007a16 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80079e2:	1d3b      	adds	r3, r7, #4
 80079e4:	3304      	adds	r3, #4
 80079e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80079e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10b      	bne.n	8007a06 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80079ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f2:	f383 8811 	msr	BASEPRI, r3
 80079f6:	f3bf 8f6f 	isb	sy
 80079fa:	f3bf 8f4f 	dsb	sy
 80079fe:	61fb      	str	r3, [r7, #28]
}
 8007a00:	bf00      	nop
 8007a02:	bf00      	nop
 8007a04:	e7fd      	b.n	8007a02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a0c:	6850      	ldr	r0, [r2, #4]
 8007a0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a10:	6892      	ldr	r2, [r2, #8]
 8007a12:	4611      	mov	r1, r2
 8007a14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f2c0 80ae 	blt.w	8007b7a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d004      	beq.n	8007a34 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2c:	3304      	adds	r3, #4
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7fd fcd8 	bl	80053e4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a34:	463b      	mov	r3, r7
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7ff ff6a 	bl	8007910 <prvSampleTimeNow>
 8007a3c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2b09      	cmp	r3, #9
 8007a42:	f200 8097 	bhi.w	8007b74 <prvProcessReceivedCommands+0x1a0>
 8007a46:	a201      	add	r2, pc, #4	@ (adr r2, 8007a4c <prvProcessReceivedCommands+0x78>)
 8007a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a4c:	08007a75 	.word	0x08007a75
 8007a50:	08007a75 	.word	0x08007a75
 8007a54:	08007a75 	.word	0x08007a75
 8007a58:	08007aeb 	.word	0x08007aeb
 8007a5c:	08007aff 	.word	0x08007aff
 8007a60:	08007b4b 	.word	0x08007b4b
 8007a64:	08007a75 	.word	0x08007a75
 8007a68:	08007a75 	.word	0x08007a75
 8007a6c:	08007aeb 	.word	0x08007aeb
 8007a70:	08007aff 	.word	0x08007aff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a7a:	f043 0301 	orr.w	r3, r3, #1
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	18d1      	adds	r1, r2, r3
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a94:	f7ff ff5c 	bl	8007950 <prvInsertTimerInActiveList>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d06c      	beq.n	8007b78 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa0:	6a1b      	ldr	r3, [r3, #32]
 8007aa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007aa4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aac:	f003 0304 	and.w	r3, r3, #4
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d061      	beq.n	8007b78 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007ab4:	68ba      	ldr	r2, [r7, #8]
 8007ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab8:	699b      	ldr	r3, [r3, #24]
 8007aba:	441a      	add	r2, r3
 8007abc:	2300      	movs	r3, #0
 8007abe:	9300      	str	r3, [sp, #0]
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ac6:	f7ff fe01 	bl	80076cc <xTimerGenericCommand>
 8007aca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007acc:	6a3b      	ldr	r3, [r7, #32]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d152      	bne.n	8007b78 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad6:	f383 8811 	msr	BASEPRI, r3
 8007ada:	f3bf 8f6f 	isb	sy
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	61bb      	str	r3, [r7, #24]
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop
 8007ae8:	e7fd      	b.n	8007ae6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007af0:	f023 0301 	bic.w	r3, r3, #1
 8007af4:	b2da      	uxtb	r2, r3
 8007af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007afc:	e03d      	b.n	8007b7a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b04:	f043 0301 	orr.w	r3, r3, #1
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b18:	699b      	ldr	r3, [r3, #24]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10b      	bne.n	8007b36 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	617b      	str	r3, [r7, #20]
}
 8007b30:	bf00      	nop
 8007b32:	bf00      	nop
 8007b34:	e7fd      	b.n	8007b32 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b38:	699a      	ldr	r2, [r3, #24]
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3c:	18d1      	adds	r1, r2, r3
 8007b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b44:	f7ff ff04 	bl	8007950 <prvInsertTimerInActiveList>
					break;
 8007b48:	e017      	b.n	8007b7a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d103      	bne.n	8007b60 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b5a:	f000 fbe5 	bl	8008328 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b5e:	e00c      	b.n	8007b7a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b66:	f023 0301 	bic.w	r3, r3, #1
 8007b6a:	b2da      	uxtb	r2, r3
 8007b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b72:	e002      	b.n	8007b7a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007b74:	bf00      	nop
 8007b76:	e000      	b.n	8007b7a <prvProcessReceivedCommands+0x1a6>
					break;
 8007b78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b7a:	4b08      	ldr	r3, [pc, #32]	@ (8007b9c <prvProcessReceivedCommands+0x1c8>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	1d39      	adds	r1, r7, #4
 8007b80:	2200      	movs	r2, #0
 8007b82:	4618      	mov	r0, r3
 8007b84:	f7fe f8f4 	bl	8005d70 <xQueueReceive>
 8007b88:	4603      	mov	r3, r0
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	f47f af26 	bne.w	80079dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007b90:	bf00      	nop
 8007b92:	bf00      	nop
 8007b94:	3730      	adds	r7, #48	@ 0x30
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}
 8007b9a:	bf00      	nop
 8007b9c:	20000e74 	.word	0x20000e74

08007ba0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b088      	sub	sp, #32
 8007ba4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ba6:	e049      	b.n	8007c3c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8007c64 <prvSwitchTimerLists+0xc4>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bb2:	4b2c      	ldr	r3, [pc, #176]	@ (8007c64 <prvSwitchTimerLists+0xc4>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68db      	ldr	r3, [r3, #12]
 8007bb8:	68db      	ldr	r3, [r3, #12]
 8007bba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	3304      	adds	r3, #4
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f7fd fc0f 	bl	80053e4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
 8007bca:	68f8      	ldr	r0, [r7, #12]
 8007bcc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bd4:	f003 0304 	and.w	r3, r3, #4
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d02f      	beq.n	8007c3c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	699b      	ldr	r3, [r3, #24]
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	4413      	add	r3, r2
 8007be4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d90e      	bls.n	8007c0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	68ba      	ldr	r2, [r7, #8]
 8007bf2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8007c64 <prvSwitchTimerLists+0xc4>)
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	3304      	adds	r3, #4
 8007c02:	4619      	mov	r1, r3
 8007c04:	4610      	mov	r0, r2
 8007c06:	f7fd fbb4 	bl	8005372 <vListInsert>
 8007c0a:	e017      	b.n	8007c3c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	9300      	str	r3, [sp, #0]
 8007c10:	2300      	movs	r3, #0
 8007c12:	693a      	ldr	r2, [r7, #16]
 8007c14:	2100      	movs	r1, #0
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f7ff fd58 	bl	80076cc <xTimerGenericCommand>
 8007c1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d10b      	bne.n	8007c3c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c28:	f383 8811 	msr	BASEPRI, r3
 8007c2c:	f3bf 8f6f 	isb	sy
 8007c30:	f3bf 8f4f 	dsb	sy
 8007c34:	603b      	str	r3, [r7, #0]
}
 8007c36:	bf00      	nop
 8007c38:	bf00      	nop
 8007c3a:	e7fd      	b.n	8007c38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c3c:	4b09      	ldr	r3, [pc, #36]	@ (8007c64 <prvSwitchTimerLists+0xc4>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1b0      	bne.n	8007ba8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c46:	4b07      	ldr	r3, [pc, #28]	@ (8007c64 <prvSwitchTimerLists+0xc4>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c4c:	4b06      	ldr	r3, [pc, #24]	@ (8007c68 <prvSwitchTimerLists+0xc8>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a04      	ldr	r2, [pc, #16]	@ (8007c64 <prvSwitchTimerLists+0xc4>)
 8007c52:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c54:	4a04      	ldr	r2, [pc, #16]	@ (8007c68 <prvSwitchTimerLists+0xc8>)
 8007c56:	697b      	ldr	r3, [r7, #20]
 8007c58:	6013      	str	r3, [r2, #0]
}
 8007c5a:	bf00      	nop
 8007c5c:	3718      	adds	r7, #24
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000e6c 	.word	0x20000e6c
 8007c68:	20000e70 	.word	0x20000e70

08007c6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b082      	sub	sp, #8
 8007c70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c72:	f000 f969 	bl	8007f48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c76:	4b15      	ldr	r3, [pc, #84]	@ (8007ccc <prvCheckForValidListAndQueue+0x60>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d120      	bne.n	8007cc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c7e:	4814      	ldr	r0, [pc, #80]	@ (8007cd0 <prvCheckForValidListAndQueue+0x64>)
 8007c80:	f7fd fb26 	bl	80052d0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c84:	4813      	ldr	r0, [pc, #76]	@ (8007cd4 <prvCheckForValidListAndQueue+0x68>)
 8007c86:	f7fd fb23 	bl	80052d0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c8a:	4b13      	ldr	r3, [pc, #76]	@ (8007cd8 <prvCheckForValidListAndQueue+0x6c>)
 8007c8c:	4a10      	ldr	r2, [pc, #64]	@ (8007cd0 <prvCheckForValidListAndQueue+0x64>)
 8007c8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007c90:	4b12      	ldr	r3, [pc, #72]	@ (8007cdc <prvCheckForValidListAndQueue+0x70>)
 8007c92:	4a10      	ldr	r2, [pc, #64]	@ (8007cd4 <prvCheckForValidListAndQueue+0x68>)
 8007c94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c96:	2300      	movs	r3, #0
 8007c98:	9300      	str	r3, [sp, #0]
 8007c9a:	4b11      	ldr	r3, [pc, #68]	@ (8007ce0 <prvCheckForValidListAndQueue+0x74>)
 8007c9c:	4a11      	ldr	r2, [pc, #68]	@ (8007ce4 <prvCheckForValidListAndQueue+0x78>)
 8007c9e:	2110      	movs	r1, #16
 8007ca0:	200a      	movs	r0, #10
 8007ca2:	f7fd fc33 	bl	800550c <xQueueGenericCreateStatic>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	4a08      	ldr	r2, [pc, #32]	@ (8007ccc <prvCheckForValidListAndQueue+0x60>)
 8007caa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007cac:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <prvCheckForValidListAndQueue+0x60>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d005      	beq.n	8007cc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007cb4:	4b05      	ldr	r3, [pc, #20]	@ (8007ccc <prvCheckForValidListAndQueue+0x60>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	490b      	ldr	r1, [pc, #44]	@ (8007ce8 <prvCheckForValidListAndQueue+0x7c>)
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7fe fc18 	bl	80064f0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cc0:	f000 f974 	bl	8007fac <vPortExitCritical>
}
 8007cc4:	bf00      	nop
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
 8007cca:	bf00      	nop
 8007ccc:	20000e74 	.word	0x20000e74
 8007cd0:	20000e44 	.word	0x20000e44
 8007cd4:	20000e58 	.word	0x20000e58
 8007cd8:	20000e6c 	.word	0x20000e6c
 8007cdc:	20000e70 	.word	0x20000e70
 8007ce0:	20000f20 	.word	0x20000f20
 8007ce4:	20000e80 	.word	0x20000e80
 8007ce8:	08009600 	.word	0x08009600

08007cec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007cec:	b480      	push	{r7}
 8007cee:	b085      	sub	sp, #20
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	3b04      	subs	r3, #4
 8007cfc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007d04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	3b04      	subs	r3, #4
 8007d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	f023 0201 	bic.w	r2, r3, #1
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	3b04      	subs	r3, #4
 8007d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8007d50 <pxPortInitialiseStack+0x64>)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	3b14      	subs	r3, #20
 8007d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d28:	687a      	ldr	r2, [r7, #4]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	3b04      	subs	r3, #4
 8007d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f06f 0202 	mvn.w	r2, #2
 8007d3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	3b20      	subs	r3, #32
 8007d40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d42:	68fb      	ldr	r3, [r7, #12]
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr
 8007d50:	08007d55 	.word	0x08007d55

08007d54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d5e:	4b13      	ldr	r3, [pc, #76]	@ (8007dac <prvTaskExitError+0x58>)
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d66:	d00b      	beq.n	8007d80 <prvTaskExitError+0x2c>
	__asm volatile
 8007d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d6c:	f383 8811 	msr	BASEPRI, r3
 8007d70:	f3bf 8f6f 	isb	sy
 8007d74:	f3bf 8f4f 	dsb	sy
 8007d78:	60fb      	str	r3, [r7, #12]
}
 8007d7a:	bf00      	nop
 8007d7c:	bf00      	nop
 8007d7e:	e7fd      	b.n	8007d7c <prvTaskExitError+0x28>
	__asm volatile
 8007d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d84:	f383 8811 	msr	BASEPRI, r3
 8007d88:	f3bf 8f6f 	isb	sy
 8007d8c:	f3bf 8f4f 	dsb	sy
 8007d90:	60bb      	str	r3, [r7, #8]
}
 8007d92:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d94:	bf00      	nop
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d0fc      	beq.n	8007d96 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d9c:	bf00      	nop
 8007d9e:	bf00      	nop
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000014 	.word	0x20000014

08007db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007db0:	4b07      	ldr	r3, [pc, #28]	@ (8007dd0 <pxCurrentTCBConst2>)
 8007db2:	6819      	ldr	r1, [r3, #0]
 8007db4:	6808      	ldr	r0, [r1, #0]
 8007db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dba:	f380 8809 	msr	PSP, r0
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f04f 0000 	mov.w	r0, #0
 8007dc6:	f380 8811 	msr	BASEPRI, r0
 8007dca:	4770      	bx	lr
 8007dcc:	f3af 8000 	nop.w

08007dd0 <pxCurrentTCBConst2>:
 8007dd0:	20000944 	.word	0x20000944
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007dd4:	bf00      	nop
 8007dd6:	bf00      	nop

08007dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007dd8:	4808      	ldr	r0, [pc, #32]	@ (8007dfc <prvPortStartFirstTask+0x24>)
 8007dda:	6800      	ldr	r0, [r0, #0]
 8007ddc:	6800      	ldr	r0, [r0, #0]
 8007dde:	f380 8808 	msr	MSP, r0
 8007de2:	f04f 0000 	mov.w	r0, #0
 8007de6:	f380 8814 	msr	CONTROL, r0
 8007dea:	b662      	cpsie	i
 8007dec:	b661      	cpsie	f
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	df00      	svc	0
 8007df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dfa:	bf00      	nop
 8007dfc:	e000ed08 	.word	0xe000ed08

08007e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e06:	4b47      	ldr	r3, [pc, #284]	@ (8007f24 <xPortStartScheduler+0x124>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a47      	ldr	r2, [pc, #284]	@ (8007f28 <xPortStartScheduler+0x128>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d10b      	bne.n	8007e28 <xPortStartScheduler+0x28>
	__asm volatile
 8007e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e14:	f383 8811 	msr	BASEPRI, r3
 8007e18:	f3bf 8f6f 	isb	sy
 8007e1c:	f3bf 8f4f 	dsb	sy
 8007e20:	60fb      	str	r3, [r7, #12]
}
 8007e22:	bf00      	nop
 8007e24:	bf00      	nop
 8007e26:	e7fd      	b.n	8007e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e28:	4b3e      	ldr	r3, [pc, #248]	@ (8007f24 <xPortStartScheduler+0x124>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f2c <xPortStartScheduler+0x12c>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d10b      	bne.n	8007e4a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	613b      	str	r3, [r7, #16]
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	e7fd      	b.n	8007e46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e4a:	4b39      	ldr	r3, [pc, #228]	@ (8007f30 <xPortStartScheduler+0x130>)
 8007e4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	22ff      	movs	r2, #255	@ 0xff
 8007e5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e64:	78fb      	ldrb	r3, [r7, #3]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e6c:	b2da      	uxtb	r2, r3
 8007e6e:	4b31      	ldr	r3, [pc, #196]	@ (8007f34 <xPortStartScheduler+0x134>)
 8007e70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e72:	4b31      	ldr	r3, [pc, #196]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e74:	2207      	movs	r2, #7
 8007e76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e78:	e009      	b.n	8007e8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	4a2d      	ldr	r2, [pc, #180]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e84:	78fb      	ldrb	r3, [r7, #3]
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	005b      	lsls	r3, r3, #1
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e8e:	78fb      	ldrb	r3, [r7, #3]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e96:	2b80      	cmp	r3, #128	@ 0x80
 8007e98:	d0ef      	beq.n	8007e7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e9a:	4b27      	ldr	r3, [pc, #156]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f1c3 0307 	rsb	r3, r3, #7
 8007ea2:	2b04      	cmp	r3, #4
 8007ea4:	d00b      	beq.n	8007ebe <xPortStartScheduler+0xbe>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	60bb      	str	r3, [r7, #8]
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	e7fd      	b.n	8007eba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007ec6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ed0:	4a19      	ldr	r2, [pc, #100]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007ed2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	b2da      	uxtb	r2, r3
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007edc:	4b17      	ldr	r3, [pc, #92]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a16      	ldr	r2, [pc, #88]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007ee2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007ee6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ee8:	4b14      	ldr	r3, [pc, #80]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a13      	ldr	r2, [pc, #76]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007eee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007ef2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ef4:	f000 f8da 	bl	80080ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ef8:	4b11      	ldr	r3, [pc, #68]	@ (8007f40 <xPortStartScheduler+0x140>)
 8007efa:	2200      	movs	r2, #0
 8007efc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007efe:	f000 f8f9 	bl	80080f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f02:	4b10      	ldr	r3, [pc, #64]	@ (8007f44 <xPortStartScheduler+0x144>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a0f      	ldr	r2, [pc, #60]	@ (8007f44 <xPortStartScheduler+0x144>)
 8007f08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007f0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f0e:	f7ff ff63 	bl	8007dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f12:	f7fe ff2f 	bl	8006d74 <vTaskSwitchContext>
	prvTaskExitError();
 8007f16:	f7ff ff1d 	bl	8007d54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	e000ed00 	.word	0xe000ed00
 8007f28:	410fc271 	.word	0x410fc271
 8007f2c:	410fc270 	.word	0x410fc270
 8007f30:	e000e400 	.word	0xe000e400
 8007f34:	20000f70 	.word	0x20000f70
 8007f38:	20000f74 	.word	0x20000f74
 8007f3c:	e000ed20 	.word	0xe000ed20
 8007f40:	20000014 	.word	0x20000014
 8007f44:	e000ef34 	.word	0xe000ef34

08007f48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	607b      	str	r3, [r7, #4]
}
 8007f60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f62:	4b10      	ldr	r3, [pc, #64]	@ (8007fa4 <vPortEnterCritical+0x5c>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3301      	adds	r3, #1
 8007f68:	4a0e      	ldr	r2, [pc, #56]	@ (8007fa4 <vPortEnterCritical+0x5c>)
 8007f6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa4 <vPortEnterCritical+0x5c>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d110      	bne.n	8007f96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f74:	4b0c      	ldr	r3, [pc, #48]	@ (8007fa8 <vPortEnterCritical+0x60>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00b      	beq.n	8007f96 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	603b      	str	r3, [r7, #0]
}
 8007f90:	bf00      	nop
 8007f92:	bf00      	nop
 8007f94:	e7fd      	b.n	8007f92 <vPortEnterCritical+0x4a>
	}
}
 8007f96:	bf00      	nop
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20000014 	.word	0x20000014
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fb2:	4b12      	ldr	r3, [pc, #72]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d10b      	bne.n	8007fd2 <vPortExitCritical+0x26>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	607b      	str	r3, [r7, #4]
}
 8007fcc:	bf00      	nop
 8007fce:	bf00      	nop
 8007fd0:	e7fd      	b.n	8007fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	4a08      	ldr	r2, [pc, #32]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fdc:	4b07      	ldr	r3, [pc, #28]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d105      	bne.n	8007ff0 <vPortExitCritical+0x44>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	f383 8811 	msr	BASEPRI, r3
}
 8007fee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ff0:	bf00      	nop
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr
 8007ffc:	20000014 	.word	0x20000014

08008000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008000:	f3ef 8009 	mrs	r0, PSP
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	4b15      	ldr	r3, [pc, #84]	@ (8008060 <pxCurrentTCBConst>)
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	f01e 0f10 	tst.w	lr, #16
 8008010:	bf08      	it	eq
 8008012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800801a:	6010      	str	r0, [r2, #0]
 800801c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008020:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008024:	f380 8811 	msr	BASEPRI, r0
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	f3bf 8f6f 	isb	sy
 8008030:	f7fe fea0 	bl	8006d74 <vTaskSwitchContext>
 8008034:	f04f 0000 	mov.w	r0, #0
 8008038:	f380 8811 	msr	BASEPRI, r0
 800803c:	bc09      	pop	{r0, r3}
 800803e:	6819      	ldr	r1, [r3, #0]
 8008040:	6808      	ldr	r0, [r1, #0]
 8008042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008046:	f01e 0f10 	tst.w	lr, #16
 800804a:	bf08      	it	eq
 800804c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008050:	f380 8809 	msr	PSP, r0
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	f3af 8000 	nop.w

08008060 <pxCurrentTCBConst>:
 8008060:	20000944 	.word	0x20000944
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008064:	bf00      	nop
 8008066:	bf00      	nop

08008068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	607b      	str	r3, [r7, #4]
}
 8008080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008082:	f7fe fdbd 	bl	8006c00 <xTaskIncrementTick>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d003      	beq.n	8008094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800808c:	4b06      	ldr	r3, [pc, #24]	@ (80080a8 <xPortSysTickHandler+0x40>)
 800808e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008092:	601a      	str	r2, [r3, #0]
 8008094:	2300      	movs	r3, #0
 8008096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	f383 8811 	msr	BASEPRI, r3
}
 800809e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	e000ed04 	.word	0xe000ed04

080080ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080b0:	4b0b      	ldr	r3, [pc, #44]	@ (80080e0 <vPortSetupTimerInterrupt+0x34>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080b6:	4b0b      	ldr	r3, [pc, #44]	@ (80080e4 <vPortSetupTimerInterrupt+0x38>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080bc:	4b0a      	ldr	r3, [pc, #40]	@ (80080e8 <vPortSetupTimerInterrupt+0x3c>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a0a      	ldr	r2, [pc, #40]	@ (80080ec <vPortSetupTimerInterrupt+0x40>)
 80080c2:	fba2 2303 	umull	r2, r3, r2, r3
 80080c6:	099b      	lsrs	r3, r3, #6
 80080c8:	4a09      	ldr	r2, [pc, #36]	@ (80080f0 <vPortSetupTimerInterrupt+0x44>)
 80080ca:	3b01      	subs	r3, #1
 80080cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ce:	4b04      	ldr	r3, [pc, #16]	@ (80080e0 <vPortSetupTimerInterrupt+0x34>)
 80080d0:	2207      	movs	r2, #7
 80080d2:	601a      	str	r2, [r3, #0]
}
 80080d4:	bf00      	nop
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	e000e010 	.word	0xe000e010
 80080e4:	e000e018 	.word	0xe000e018
 80080e8:	20000008 	.word	0x20000008
 80080ec:	10624dd3 	.word	0x10624dd3
 80080f0:	e000e014 	.word	0xe000e014

080080f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80080f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008104 <vPortEnableVFP+0x10>
 80080f8:	6801      	ldr	r1, [r0, #0]
 80080fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080fe:	6001      	str	r1, [r0, #0]
 8008100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008102:	bf00      	nop
 8008104:	e000ed88 	.word	0xe000ed88

08008108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800810e:	f3ef 8305 	mrs	r3, IPSR
 8008112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2b0f      	cmp	r3, #15
 8008118:	d915      	bls.n	8008146 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800811a:	4a18      	ldr	r2, [pc, #96]	@ (800817c <vPortValidateInterruptPriority+0x74>)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	4413      	add	r3, r2
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008124:	4b16      	ldr	r3, [pc, #88]	@ (8008180 <vPortValidateInterruptPriority+0x78>)
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	7afa      	ldrb	r2, [r7, #11]
 800812a:	429a      	cmp	r2, r3
 800812c:	d20b      	bcs.n	8008146 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	607b      	str	r3, [r7, #4]
}
 8008140:	bf00      	nop
 8008142:	bf00      	nop
 8008144:	e7fd      	b.n	8008142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008146:	4b0f      	ldr	r3, [pc, #60]	@ (8008184 <vPortValidateInterruptPriority+0x7c>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800814e:	4b0e      	ldr	r3, [pc, #56]	@ (8008188 <vPortValidateInterruptPriority+0x80>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d90b      	bls.n	800816e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	603b      	str	r3, [r7, #0]
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	e7fd      	b.n	800816a <vPortValidateInterruptPriority+0x62>
	}
 800816e:	bf00      	nop
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	e000e3f0 	.word	0xe000e3f0
 8008180:	20000f70 	.word	0x20000f70
 8008184:	e000ed0c 	.word	0xe000ed0c
 8008188:	20000f74 	.word	0x20000f74

0800818c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b08a      	sub	sp, #40	@ 0x28
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008194:	2300      	movs	r3, #0
 8008196:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008198:	f7fe fc76 	bl	8006a88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800819c:	4b5c      	ldr	r3, [pc, #368]	@ (8008310 <pvPortMalloc+0x184>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081a4:	f000 f924 	bl	80083f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081a8:	4b5a      	ldr	r3, [pc, #360]	@ (8008314 <pvPortMalloc+0x188>)
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4013      	ands	r3, r2
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f040 8095 	bne.w	80082e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d01e      	beq.n	80081fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80081bc:	2208      	movs	r2, #8
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4413      	add	r3, r2
 80081c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d015      	beq.n	80081fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f023 0307 	bic.w	r3, r3, #7
 80081d4:	3308      	adds	r3, #8
 80081d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00b      	beq.n	80081fa <pvPortMalloc+0x6e>
	__asm volatile
 80081e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e6:	f383 8811 	msr	BASEPRI, r3
 80081ea:	f3bf 8f6f 	isb	sy
 80081ee:	f3bf 8f4f 	dsb	sy
 80081f2:	617b      	str	r3, [r7, #20]
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	e7fd      	b.n	80081f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d06f      	beq.n	80082e0 <pvPortMalloc+0x154>
 8008200:	4b45      	ldr	r3, [pc, #276]	@ (8008318 <pvPortMalloc+0x18c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	429a      	cmp	r2, r3
 8008208:	d86a      	bhi.n	80082e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800820a:	4b44      	ldr	r3, [pc, #272]	@ (800831c <pvPortMalloc+0x190>)
 800820c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800820e:	4b43      	ldr	r3, [pc, #268]	@ (800831c <pvPortMalloc+0x190>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008214:	e004      	b.n	8008220 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008218:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	d903      	bls.n	8008232 <pvPortMalloc+0xa6>
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1f1      	bne.n	8008216 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008232:	4b37      	ldr	r3, [pc, #220]	@ (8008310 <pvPortMalloc+0x184>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008238:	429a      	cmp	r2, r3
 800823a:	d051      	beq.n	80082e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2208      	movs	r2, #8
 8008242:	4413      	add	r3, r2
 8008244:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	6a3b      	ldr	r3, [r7, #32]
 800824c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	685a      	ldr	r2, [r3, #4]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	1ad2      	subs	r2, r2, r3
 8008256:	2308      	movs	r3, #8
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	429a      	cmp	r2, r3
 800825c:	d920      	bls.n	80082a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800825e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4413      	add	r3, r2
 8008264:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	f003 0307 	and.w	r3, r3, #7
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00b      	beq.n	8008288 <pvPortMalloc+0xfc>
	__asm volatile
 8008270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008274:	f383 8811 	msr	BASEPRI, r3
 8008278:	f3bf 8f6f 	isb	sy
 800827c:	f3bf 8f4f 	dsb	sy
 8008280:	613b      	str	r3, [r7, #16]
}
 8008282:	bf00      	nop
 8008284:	bf00      	nop
 8008286:	e7fd      	b.n	8008284 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	1ad2      	subs	r2, r2, r3
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800829a:	69b8      	ldr	r0, [r7, #24]
 800829c:	f000 f90a 	bl	80084b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008318 <pvPortMalloc+0x18c>)
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	1ad3      	subs	r3, r2, r3
 80082aa:	4a1b      	ldr	r2, [pc, #108]	@ (8008318 <pvPortMalloc+0x18c>)
 80082ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008318 <pvPortMalloc+0x18c>)
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	4b1b      	ldr	r3, [pc, #108]	@ (8008320 <pvPortMalloc+0x194>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d203      	bcs.n	80082c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082ba:	4b17      	ldr	r3, [pc, #92]	@ (8008318 <pvPortMalloc+0x18c>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a18      	ldr	r2, [pc, #96]	@ (8008320 <pvPortMalloc+0x194>)
 80082c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c4:	685a      	ldr	r2, [r3, #4]
 80082c6:	4b13      	ldr	r3, [pc, #76]	@ (8008314 <pvPortMalloc+0x188>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	431a      	orrs	r2, r3
 80082cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d2:	2200      	movs	r2, #0
 80082d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082d6:	4b13      	ldr	r3, [pc, #76]	@ (8008324 <pvPortMalloc+0x198>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	3301      	adds	r3, #1
 80082dc:	4a11      	ldr	r2, [pc, #68]	@ (8008324 <pvPortMalloc+0x198>)
 80082de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082e0:	f7fe fbe0 	bl	8006aa4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	f003 0307 	and.w	r3, r3, #7
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00b      	beq.n	8008306 <pvPortMalloc+0x17a>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	60fb      	str	r3, [r7, #12]
}
 8008300:	bf00      	nop
 8008302:	bf00      	nop
 8008304:	e7fd      	b.n	8008302 <pvPortMalloc+0x176>
	return pvReturn;
 8008306:	69fb      	ldr	r3, [r7, #28]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3728      	adds	r7, #40	@ 0x28
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}
 8008310:	20002f80 	.word	0x20002f80
 8008314:	20002f94 	.word	0x20002f94
 8008318:	20002f84 	.word	0x20002f84
 800831c:	20002f78 	.word	0x20002f78
 8008320:	20002f88 	.word	0x20002f88
 8008324:	20002f8c 	.word	0x20002f8c

08008328 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b086      	sub	sp, #24
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d04f      	beq.n	80083da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800833a:	2308      	movs	r3, #8
 800833c:	425b      	negs	r3, r3
 800833e:	697a      	ldr	r2, [r7, #20]
 8008340:	4413      	add	r3, r2
 8008342:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	685a      	ldr	r2, [r3, #4]
 800834c:	4b25      	ldr	r3, [pc, #148]	@ (80083e4 <vPortFree+0xbc>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4013      	ands	r3, r2
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10b      	bne.n	800836e <vPortFree+0x46>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	60fb      	str	r3, [r7, #12]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00b      	beq.n	800838e <vPortFree+0x66>
	__asm volatile
 8008376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837a:	f383 8811 	msr	BASEPRI, r3
 800837e:	f3bf 8f6f 	isb	sy
 8008382:	f3bf 8f4f 	dsb	sy
 8008386:	60bb      	str	r3, [r7, #8]
}
 8008388:	bf00      	nop
 800838a:	bf00      	nop
 800838c:	e7fd      	b.n	800838a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	685a      	ldr	r2, [r3, #4]
 8008392:	4b14      	ldr	r3, [pc, #80]	@ (80083e4 <vPortFree+0xbc>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4013      	ands	r3, r2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d01e      	beq.n	80083da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d11a      	bne.n	80083da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	685a      	ldr	r2, [r3, #4]
 80083a8:	4b0e      	ldr	r3, [pc, #56]	@ (80083e4 <vPortFree+0xbc>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	43db      	mvns	r3, r3
 80083ae:	401a      	ands	r2, r3
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083b4:	f7fe fb68 	bl	8006a88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	4b0a      	ldr	r3, [pc, #40]	@ (80083e8 <vPortFree+0xc0>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4413      	add	r3, r2
 80083c2:	4a09      	ldr	r2, [pc, #36]	@ (80083e8 <vPortFree+0xc0>)
 80083c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083c6:	6938      	ldr	r0, [r7, #16]
 80083c8:	f000 f874 	bl	80084b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083cc:	4b07      	ldr	r3, [pc, #28]	@ (80083ec <vPortFree+0xc4>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3301      	adds	r3, #1
 80083d2:	4a06      	ldr	r2, [pc, #24]	@ (80083ec <vPortFree+0xc4>)
 80083d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083d6:	f7fe fb65 	bl	8006aa4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083da:	bf00      	nop
 80083dc:	3718      	adds	r7, #24
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}
 80083e2:	bf00      	nop
 80083e4:	20002f94 	.word	0x20002f94
 80083e8:	20002f84 	.word	0x20002f84
 80083ec:	20002f90 	.word	0x20002f90

080083f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80083f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80083fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80083fc:	4b27      	ldr	r3, [pc, #156]	@ (800849c <prvHeapInit+0xac>)
 80083fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f003 0307 	and.w	r3, r3, #7
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00c      	beq.n	8008424 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	3307      	adds	r3, #7
 800840e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f023 0307 	bic.w	r3, r3, #7
 8008416:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008418:	68ba      	ldr	r2, [r7, #8]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	4a1f      	ldr	r2, [pc, #124]	@ (800849c <prvHeapInit+0xac>)
 8008420:	4413      	add	r3, r2
 8008422:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008428:	4a1d      	ldr	r2, [pc, #116]	@ (80084a0 <prvHeapInit+0xb0>)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800842e:	4b1c      	ldr	r3, [pc, #112]	@ (80084a0 <prvHeapInit+0xb0>)
 8008430:	2200      	movs	r2, #0
 8008432:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	4413      	add	r3, r2
 800843a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800843c:	2208      	movs	r2, #8
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	1a9b      	subs	r3, r3, r2
 8008442:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f023 0307 	bic.w	r3, r3, #7
 800844a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	4a15      	ldr	r2, [pc, #84]	@ (80084a4 <prvHeapInit+0xb4>)
 8008450:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008452:	4b14      	ldr	r3, [pc, #80]	@ (80084a4 <prvHeapInit+0xb4>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2200      	movs	r2, #0
 8008458:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800845a:	4b12      	ldr	r3, [pc, #72]	@ (80084a4 <prvHeapInit+0xb4>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2200      	movs	r2, #0
 8008460:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	1ad2      	subs	r2, r2, r3
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008470:	4b0c      	ldr	r3, [pc, #48]	@ (80084a4 <prvHeapInit+0xb4>)
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	4a0a      	ldr	r2, [pc, #40]	@ (80084a8 <prvHeapInit+0xb8>)
 800847e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	4a09      	ldr	r2, [pc, #36]	@ (80084ac <prvHeapInit+0xbc>)
 8008486:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008488:	4b09      	ldr	r3, [pc, #36]	@ (80084b0 <prvHeapInit+0xc0>)
 800848a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800848e:	601a      	str	r2, [r3, #0]
}
 8008490:	bf00      	nop
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	20000f78 	.word	0x20000f78
 80084a0:	20002f78 	.word	0x20002f78
 80084a4:	20002f80 	.word	0x20002f80
 80084a8:	20002f88 	.word	0x20002f88
 80084ac:	20002f84 	.word	0x20002f84
 80084b0:	20002f94 	.word	0x20002f94

080084b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084bc:	4b28      	ldr	r3, [pc, #160]	@ (8008560 <prvInsertBlockIntoFreeList+0xac>)
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e002      	b.n	80084c8 <prvInsertBlockIntoFreeList+0x14>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	60fb      	str	r3, [r7, #12]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d8f7      	bhi.n	80084c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	4413      	add	r3, r2
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d108      	bne.n	80084f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	441a      	add	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	441a      	add	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	429a      	cmp	r2, r3
 8008508:	d118      	bne.n	800853c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	4b15      	ldr	r3, [pc, #84]	@ (8008564 <prvInsertBlockIntoFreeList+0xb0>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	429a      	cmp	r2, r3
 8008514:	d00d      	beq.n	8008532 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	441a      	add	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	601a      	str	r2, [r3, #0]
 8008530:	e008      	b.n	8008544 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008532:	4b0c      	ldr	r3, [pc, #48]	@ (8008564 <prvInsertBlockIntoFreeList+0xb0>)
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	e003      	b.n	8008544 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008544:	68fa      	ldr	r2, [r7, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	429a      	cmp	r2, r3
 800854a:	d002      	beq.n	8008552 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008552:	bf00      	nop
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	20002f78 	.word	0x20002f78
 8008564:	20002f80 	.word	0x20002f80

08008568 <std>:
 8008568:	2300      	movs	r3, #0
 800856a:	b510      	push	{r4, lr}
 800856c:	4604      	mov	r4, r0
 800856e:	e9c0 3300 	strd	r3, r3, [r0]
 8008572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008576:	6083      	str	r3, [r0, #8]
 8008578:	8181      	strh	r1, [r0, #12]
 800857a:	6643      	str	r3, [r0, #100]	@ 0x64
 800857c:	81c2      	strh	r2, [r0, #14]
 800857e:	6183      	str	r3, [r0, #24]
 8008580:	4619      	mov	r1, r3
 8008582:	2208      	movs	r2, #8
 8008584:	305c      	adds	r0, #92	@ 0x5c
 8008586:	f000 f9f9 	bl	800897c <memset>
 800858a:	4b0d      	ldr	r3, [pc, #52]	@ (80085c0 <std+0x58>)
 800858c:	6263      	str	r3, [r4, #36]	@ 0x24
 800858e:	4b0d      	ldr	r3, [pc, #52]	@ (80085c4 <std+0x5c>)
 8008590:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008592:	4b0d      	ldr	r3, [pc, #52]	@ (80085c8 <std+0x60>)
 8008594:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008596:	4b0d      	ldr	r3, [pc, #52]	@ (80085cc <std+0x64>)
 8008598:	6323      	str	r3, [r4, #48]	@ 0x30
 800859a:	4b0d      	ldr	r3, [pc, #52]	@ (80085d0 <std+0x68>)
 800859c:	6224      	str	r4, [r4, #32]
 800859e:	429c      	cmp	r4, r3
 80085a0:	d006      	beq.n	80085b0 <std+0x48>
 80085a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085a6:	4294      	cmp	r4, r2
 80085a8:	d002      	beq.n	80085b0 <std+0x48>
 80085aa:	33d0      	adds	r3, #208	@ 0xd0
 80085ac:	429c      	cmp	r4, r3
 80085ae:	d105      	bne.n	80085bc <std+0x54>
 80085b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085b8:	f000 ba58 	b.w	8008a6c <__retarget_lock_init_recursive>
 80085bc:	bd10      	pop	{r4, pc}
 80085be:	bf00      	nop
 80085c0:	080087cd 	.word	0x080087cd
 80085c4:	080087ef 	.word	0x080087ef
 80085c8:	08008827 	.word	0x08008827
 80085cc:	0800884b 	.word	0x0800884b
 80085d0:	20002f98 	.word	0x20002f98

080085d4 <stdio_exit_handler>:
 80085d4:	4a02      	ldr	r2, [pc, #8]	@ (80085e0 <stdio_exit_handler+0xc>)
 80085d6:	4903      	ldr	r1, [pc, #12]	@ (80085e4 <stdio_exit_handler+0x10>)
 80085d8:	4803      	ldr	r0, [pc, #12]	@ (80085e8 <stdio_exit_handler+0x14>)
 80085da:	f000 b869 	b.w	80086b0 <_fwalk_sglue>
 80085de:	bf00      	nop
 80085e0:	20000018 	.word	0x20000018
 80085e4:	08009325 	.word	0x08009325
 80085e8:	20000028 	.word	0x20000028

080085ec <cleanup_stdio>:
 80085ec:	6841      	ldr	r1, [r0, #4]
 80085ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008620 <cleanup_stdio+0x34>)
 80085f0:	4299      	cmp	r1, r3
 80085f2:	b510      	push	{r4, lr}
 80085f4:	4604      	mov	r4, r0
 80085f6:	d001      	beq.n	80085fc <cleanup_stdio+0x10>
 80085f8:	f000 fe94 	bl	8009324 <_fflush_r>
 80085fc:	68a1      	ldr	r1, [r4, #8]
 80085fe:	4b09      	ldr	r3, [pc, #36]	@ (8008624 <cleanup_stdio+0x38>)
 8008600:	4299      	cmp	r1, r3
 8008602:	d002      	beq.n	800860a <cleanup_stdio+0x1e>
 8008604:	4620      	mov	r0, r4
 8008606:	f000 fe8d 	bl	8009324 <_fflush_r>
 800860a:	68e1      	ldr	r1, [r4, #12]
 800860c:	4b06      	ldr	r3, [pc, #24]	@ (8008628 <cleanup_stdio+0x3c>)
 800860e:	4299      	cmp	r1, r3
 8008610:	d004      	beq.n	800861c <cleanup_stdio+0x30>
 8008612:	4620      	mov	r0, r4
 8008614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008618:	f000 be84 	b.w	8009324 <_fflush_r>
 800861c:	bd10      	pop	{r4, pc}
 800861e:	bf00      	nop
 8008620:	20002f98 	.word	0x20002f98
 8008624:	20003000 	.word	0x20003000
 8008628:	20003068 	.word	0x20003068

0800862c <global_stdio_init.part.0>:
 800862c:	b510      	push	{r4, lr}
 800862e:	4b0b      	ldr	r3, [pc, #44]	@ (800865c <global_stdio_init.part.0+0x30>)
 8008630:	4c0b      	ldr	r4, [pc, #44]	@ (8008660 <global_stdio_init.part.0+0x34>)
 8008632:	4a0c      	ldr	r2, [pc, #48]	@ (8008664 <global_stdio_init.part.0+0x38>)
 8008634:	601a      	str	r2, [r3, #0]
 8008636:	4620      	mov	r0, r4
 8008638:	2200      	movs	r2, #0
 800863a:	2104      	movs	r1, #4
 800863c:	f7ff ff94 	bl	8008568 <std>
 8008640:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008644:	2201      	movs	r2, #1
 8008646:	2109      	movs	r1, #9
 8008648:	f7ff ff8e 	bl	8008568 <std>
 800864c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008650:	2202      	movs	r2, #2
 8008652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008656:	2112      	movs	r1, #18
 8008658:	f7ff bf86 	b.w	8008568 <std>
 800865c:	200030d0 	.word	0x200030d0
 8008660:	20002f98 	.word	0x20002f98
 8008664:	080085d5 	.word	0x080085d5

08008668 <__sfp_lock_acquire>:
 8008668:	4801      	ldr	r0, [pc, #4]	@ (8008670 <__sfp_lock_acquire+0x8>)
 800866a:	f000 ba00 	b.w	8008a6e <__retarget_lock_acquire_recursive>
 800866e:	bf00      	nop
 8008670:	200030d9 	.word	0x200030d9

08008674 <__sfp_lock_release>:
 8008674:	4801      	ldr	r0, [pc, #4]	@ (800867c <__sfp_lock_release+0x8>)
 8008676:	f000 b9fb 	b.w	8008a70 <__retarget_lock_release_recursive>
 800867a:	bf00      	nop
 800867c:	200030d9 	.word	0x200030d9

08008680 <__sinit>:
 8008680:	b510      	push	{r4, lr}
 8008682:	4604      	mov	r4, r0
 8008684:	f7ff fff0 	bl	8008668 <__sfp_lock_acquire>
 8008688:	6a23      	ldr	r3, [r4, #32]
 800868a:	b11b      	cbz	r3, 8008694 <__sinit+0x14>
 800868c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008690:	f7ff bff0 	b.w	8008674 <__sfp_lock_release>
 8008694:	4b04      	ldr	r3, [pc, #16]	@ (80086a8 <__sinit+0x28>)
 8008696:	6223      	str	r3, [r4, #32]
 8008698:	4b04      	ldr	r3, [pc, #16]	@ (80086ac <__sinit+0x2c>)
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1f5      	bne.n	800868c <__sinit+0xc>
 80086a0:	f7ff ffc4 	bl	800862c <global_stdio_init.part.0>
 80086a4:	e7f2      	b.n	800868c <__sinit+0xc>
 80086a6:	bf00      	nop
 80086a8:	080085ed 	.word	0x080085ed
 80086ac:	200030d0 	.word	0x200030d0

080086b0 <_fwalk_sglue>:
 80086b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086b4:	4607      	mov	r7, r0
 80086b6:	4688      	mov	r8, r1
 80086b8:	4614      	mov	r4, r2
 80086ba:	2600      	movs	r6, #0
 80086bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086c0:	f1b9 0901 	subs.w	r9, r9, #1
 80086c4:	d505      	bpl.n	80086d2 <_fwalk_sglue+0x22>
 80086c6:	6824      	ldr	r4, [r4, #0]
 80086c8:	2c00      	cmp	r4, #0
 80086ca:	d1f7      	bne.n	80086bc <_fwalk_sglue+0xc>
 80086cc:	4630      	mov	r0, r6
 80086ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086d2:	89ab      	ldrh	r3, [r5, #12]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	d907      	bls.n	80086e8 <_fwalk_sglue+0x38>
 80086d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80086dc:	3301      	adds	r3, #1
 80086de:	d003      	beq.n	80086e8 <_fwalk_sglue+0x38>
 80086e0:	4629      	mov	r1, r5
 80086e2:	4638      	mov	r0, r7
 80086e4:	47c0      	blx	r8
 80086e6:	4306      	orrs	r6, r0
 80086e8:	3568      	adds	r5, #104	@ 0x68
 80086ea:	e7e9      	b.n	80086c0 <_fwalk_sglue+0x10>

080086ec <iprintf>:
 80086ec:	b40f      	push	{r0, r1, r2, r3}
 80086ee:	b507      	push	{r0, r1, r2, lr}
 80086f0:	4906      	ldr	r1, [pc, #24]	@ (800870c <iprintf+0x20>)
 80086f2:	ab04      	add	r3, sp, #16
 80086f4:	6808      	ldr	r0, [r1, #0]
 80086f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80086fa:	6881      	ldr	r1, [r0, #8]
 80086fc:	9301      	str	r3, [sp, #4]
 80086fe:	f000 fae9 	bl	8008cd4 <_vfiprintf_r>
 8008702:	b003      	add	sp, #12
 8008704:	f85d eb04 	ldr.w	lr, [sp], #4
 8008708:	b004      	add	sp, #16
 800870a:	4770      	bx	lr
 800870c:	20000024 	.word	0x20000024

08008710 <_puts_r>:
 8008710:	6a03      	ldr	r3, [r0, #32]
 8008712:	b570      	push	{r4, r5, r6, lr}
 8008714:	6884      	ldr	r4, [r0, #8]
 8008716:	4605      	mov	r5, r0
 8008718:	460e      	mov	r6, r1
 800871a:	b90b      	cbnz	r3, 8008720 <_puts_r+0x10>
 800871c:	f7ff ffb0 	bl	8008680 <__sinit>
 8008720:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008722:	07db      	lsls	r3, r3, #31
 8008724:	d405      	bmi.n	8008732 <_puts_r+0x22>
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	0598      	lsls	r0, r3, #22
 800872a:	d402      	bmi.n	8008732 <_puts_r+0x22>
 800872c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800872e:	f000 f99e 	bl	8008a6e <__retarget_lock_acquire_recursive>
 8008732:	89a3      	ldrh	r3, [r4, #12]
 8008734:	0719      	lsls	r1, r3, #28
 8008736:	d502      	bpl.n	800873e <_puts_r+0x2e>
 8008738:	6923      	ldr	r3, [r4, #16]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d135      	bne.n	80087aa <_puts_r+0x9a>
 800873e:	4621      	mov	r1, r4
 8008740:	4628      	mov	r0, r5
 8008742:	f000 f8c5 	bl	80088d0 <__swsetup_r>
 8008746:	b380      	cbz	r0, 80087aa <_puts_r+0x9a>
 8008748:	f04f 35ff 	mov.w	r5, #4294967295
 800874c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800874e:	07da      	lsls	r2, r3, #31
 8008750:	d405      	bmi.n	800875e <_puts_r+0x4e>
 8008752:	89a3      	ldrh	r3, [r4, #12]
 8008754:	059b      	lsls	r3, r3, #22
 8008756:	d402      	bmi.n	800875e <_puts_r+0x4e>
 8008758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800875a:	f000 f989 	bl	8008a70 <__retarget_lock_release_recursive>
 800875e:	4628      	mov	r0, r5
 8008760:	bd70      	pop	{r4, r5, r6, pc}
 8008762:	2b00      	cmp	r3, #0
 8008764:	da04      	bge.n	8008770 <_puts_r+0x60>
 8008766:	69a2      	ldr	r2, [r4, #24]
 8008768:	429a      	cmp	r2, r3
 800876a:	dc17      	bgt.n	800879c <_puts_r+0x8c>
 800876c:	290a      	cmp	r1, #10
 800876e:	d015      	beq.n	800879c <_puts_r+0x8c>
 8008770:	6823      	ldr	r3, [r4, #0]
 8008772:	1c5a      	adds	r2, r3, #1
 8008774:	6022      	str	r2, [r4, #0]
 8008776:	7019      	strb	r1, [r3, #0]
 8008778:	68a3      	ldr	r3, [r4, #8]
 800877a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800877e:	3b01      	subs	r3, #1
 8008780:	60a3      	str	r3, [r4, #8]
 8008782:	2900      	cmp	r1, #0
 8008784:	d1ed      	bne.n	8008762 <_puts_r+0x52>
 8008786:	2b00      	cmp	r3, #0
 8008788:	da11      	bge.n	80087ae <_puts_r+0x9e>
 800878a:	4622      	mov	r2, r4
 800878c:	210a      	movs	r1, #10
 800878e:	4628      	mov	r0, r5
 8008790:	f000 f85f 	bl	8008852 <__swbuf_r>
 8008794:	3001      	adds	r0, #1
 8008796:	d0d7      	beq.n	8008748 <_puts_r+0x38>
 8008798:	250a      	movs	r5, #10
 800879a:	e7d7      	b.n	800874c <_puts_r+0x3c>
 800879c:	4622      	mov	r2, r4
 800879e:	4628      	mov	r0, r5
 80087a0:	f000 f857 	bl	8008852 <__swbuf_r>
 80087a4:	3001      	adds	r0, #1
 80087a6:	d1e7      	bne.n	8008778 <_puts_r+0x68>
 80087a8:	e7ce      	b.n	8008748 <_puts_r+0x38>
 80087aa:	3e01      	subs	r6, #1
 80087ac:	e7e4      	b.n	8008778 <_puts_r+0x68>
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	1c5a      	adds	r2, r3, #1
 80087b2:	6022      	str	r2, [r4, #0]
 80087b4:	220a      	movs	r2, #10
 80087b6:	701a      	strb	r2, [r3, #0]
 80087b8:	e7ee      	b.n	8008798 <_puts_r+0x88>
	...

080087bc <puts>:
 80087bc:	4b02      	ldr	r3, [pc, #8]	@ (80087c8 <puts+0xc>)
 80087be:	4601      	mov	r1, r0
 80087c0:	6818      	ldr	r0, [r3, #0]
 80087c2:	f7ff bfa5 	b.w	8008710 <_puts_r>
 80087c6:	bf00      	nop
 80087c8:	20000024 	.word	0x20000024

080087cc <__sread>:
 80087cc:	b510      	push	{r4, lr}
 80087ce:	460c      	mov	r4, r1
 80087d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087d4:	f000 f8fc 	bl	80089d0 <_read_r>
 80087d8:	2800      	cmp	r0, #0
 80087da:	bfab      	itete	ge
 80087dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80087de:	89a3      	ldrhlt	r3, [r4, #12]
 80087e0:	181b      	addge	r3, r3, r0
 80087e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80087e6:	bfac      	ite	ge
 80087e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80087ea:	81a3      	strhlt	r3, [r4, #12]
 80087ec:	bd10      	pop	{r4, pc}

080087ee <__swrite>:
 80087ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087f2:	461f      	mov	r7, r3
 80087f4:	898b      	ldrh	r3, [r1, #12]
 80087f6:	05db      	lsls	r3, r3, #23
 80087f8:	4605      	mov	r5, r0
 80087fa:	460c      	mov	r4, r1
 80087fc:	4616      	mov	r6, r2
 80087fe:	d505      	bpl.n	800880c <__swrite+0x1e>
 8008800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008804:	2302      	movs	r3, #2
 8008806:	2200      	movs	r2, #0
 8008808:	f000 f8d0 	bl	80089ac <_lseek_r>
 800880c:	89a3      	ldrh	r3, [r4, #12]
 800880e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008812:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008816:	81a3      	strh	r3, [r4, #12]
 8008818:	4632      	mov	r2, r6
 800881a:	463b      	mov	r3, r7
 800881c:	4628      	mov	r0, r5
 800881e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008822:	f000 b8e7 	b.w	80089f4 <_write_r>

08008826 <__sseek>:
 8008826:	b510      	push	{r4, lr}
 8008828:	460c      	mov	r4, r1
 800882a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800882e:	f000 f8bd 	bl	80089ac <_lseek_r>
 8008832:	1c43      	adds	r3, r0, #1
 8008834:	89a3      	ldrh	r3, [r4, #12]
 8008836:	bf15      	itete	ne
 8008838:	6560      	strne	r0, [r4, #84]	@ 0x54
 800883a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800883e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008842:	81a3      	strheq	r3, [r4, #12]
 8008844:	bf18      	it	ne
 8008846:	81a3      	strhne	r3, [r4, #12]
 8008848:	bd10      	pop	{r4, pc}

0800884a <__sclose>:
 800884a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800884e:	f000 b89d 	b.w	800898c <_close_r>

08008852 <__swbuf_r>:
 8008852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008854:	460e      	mov	r6, r1
 8008856:	4614      	mov	r4, r2
 8008858:	4605      	mov	r5, r0
 800885a:	b118      	cbz	r0, 8008864 <__swbuf_r+0x12>
 800885c:	6a03      	ldr	r3, [r0, #32]
 800885e:	b90b      	cbnz	r3, 8008864 <__swbuf_r+0x12>
 8008860:	f7ff ff0e 	bl	8008680 <__sinit>
 8008864:	69a3      	ldr	r3, [r4, #24]
 8008866:	60a3      	str	r3, [r4, #8]
 8008868:	89a3      	ldrh	r3, [r4, #12]
 800886a:	071a      	lsls	r2, r3, #28
 800886c:	d501      	bpl.n	8008872 <__swbuf_r+0x20>
 800886e:	6923      	ldr	r3, [r4, #16]
 8008870:	b943      	cbnz	r3, 8008884 <__swbuf_r+0x32>
 8008872:	4621      	mov	r1, r4
 8008874:	4628      	mov	r0, r5
 8008876:	f000 f82b 	bl	80088d0 <__swsetup_r>
 800887a:	b118      	cbz	r0, 8008884 <__swbuf_r+0x32>
 800887c:	f04f 37ff 	mov.w	r7, #4294967295
 8008880:	4638      	mov	r0, r7
 8008882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008884:	6823      	ldr	r3, [r4, #0]
 8008886:	6922      	ldr	r2, [r4, #16]
 8008888:	1a98      	subs	r0, r3, r2
 800888a:	6963      	ldr	r3, [r4, #20]
 800888c:	b2f6      	uxtb	r6, r6
 800888e:	4283      	cmp	r3, r0
 8008890:	4637      	mov	r7, r6
 8008892:	dc05      	bgt.n	80088a0 <__swbuf_r+0x4e>
 8008894:	4621      	mov	r1, r4
 8008896:	4628      	mov	r0, r5
 8008898:	f000 fd44 	bl	8009324 <_fflush_r>
 800889c:	2800      	cmp	r0, #0
 800889e:	d1ed      	bne.n	800887c <__swbuf_r+0x2a>
 80088a0:	68a3      	ldr	r3, [r4, #8]
 80088a2:	3b01      	subs	r3, #1
 80088a4:	60a3      	str	r3, [r4, #8]
 80088a6:	6823      	ldr	r3, [r4, #0]
 80088a8:	1c5a      	adds	r2, r3, #1
 80088aa:	6022      	str	r2, [r4, #0]
 80088ac:	701e      	strb	r6, [r3, #0]
 80088ae:	6962      	ldr	r2, [r4, #20]
 80088b0:	1c43      	adds	r3, r0, #1
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d004      	beq.n	80088c0 <__swbuf_r+0x6e>
 80088b6:	89a3      	ldrh	r3, [r4, #12]
 80088b8:	07db      	lsls	r3, r3, #31
 80088ba:	d5e1      	bpl.n	8008880 <__swbuf_r+0x2e>
 80088bc:	2e0a      	cmp	r6, #10
 80088be:	d1df      	bne.n	8008880 <__swbuf_r+0x2e>
 80088c0:	4621      	mov	r1, r4
 80088c2:	4628      	mov	r0, r5
 80088c4:	f000 fd2e 	bl	8009324 <_fflush_r>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d0d9      	beq.n	8008880 <__swbuf_r+0x2e>
 80088cc:	e7d6      	b.n	800887c <__swbuf_r+0x2a>
	...

080088d0 <__swsetup_r>:
 80088d0:	b538      	push	{r3, r4, r5, lr}
 80088d2:	4b29      	ldr	r3, [pc, #164]	@ (8008978 <__swsetup_r+0xa8>)
 80088d4:	4605      	mov	r5, r0
 80088d6:	6818      	ldr	r0, [r3, #0]
 80088d8:	460c      	mov	r4, r1
 80088da:	b118      	cbz	r0, 80088e4 <__swsetup_r+0x14>
 80088dc:	6a03      	ldr	r3, [r0, #32]
 80088de:	b90b      	cbnz	r3, 80088e4 <__swsetup_r+0x14>
 80088e0:	f7ff fece 	bl	8008680 <__sinit>
 80088e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088e8:	0719      	lsls	r1, r3, #28
 80088ea:	d422      	bmi.n	8008932 <__swsetup_r+0x62>
 80088ec:	06da      	lsls	r2, r3, #27
 80088ee:	d407      	bmi.n	8008900 <__swsetup_r+0x30>
 80088f0:	2209      	movs	r2, #9
 80088f2:	602a      	str	r2, [r5, #0]
 80088f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088f8:	81a3      	strh	r3, [r4, #12]
 80088fa:	f04f 30ff 	mov.w	r0, #4294967295
 80088fe:	e033      	b.n	8008968 <__swsetup_r+0x98>
 8008900:	0758      	lsls	r0, r3, #29
 8008902:	d512      	bpl.n	800892a <__swsetup_r+0x5a>
 8008904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008906:	b141      	cbz	r1, 800891a <__swsetup_r+0x4a>
 8008908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800890c:	4299      	cmp	r1, r3
 800890e:	d002      	beq.n	8008916 <__swsetup_r+0x46>
 8008910:	4628      	mov	r0, r5
 8008912:	f000 f8bd 	bl	8008a90 <_free_r>
 8008916:	2300      	movs	r3, #0
 8008918:	6363      	str	r3, [r4, #52]	@ 0x34
 800891a:	89a3      	ldrh	r3, [r4, #12]
 800891c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008920:	81a3      	strh	r3, [r4, #12]
 8008922:	2300      	movs	r3, #0
 8008924:	6063      	str	r3, [r4, #4]
 8008926:	6923      	ldr	r3, [r4, #16]
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	f043 0308 	orr.w	r3, r3, #8
 8008930:	81a3      	strh	r3, [r4, #12]
 8008932:	6923      	ldr	r3, [r4, #16]
 8008934:	b94b      	cbnz	r3, 800894a <__swsetup_r+0x7a>
 8008936:	89a3      	ldrh	r3, [r4, #12]
 8008938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800893c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008940:	d003      	beq.n	800894a <__swsetup_r+0x7a>
 8008942:	4621      	mov	r1, r4
 8008944:	4628      	mov	r0, r5
 8008946:	f000 fd3b 	bl	80093c0 <__smakebuf_r>
 800894a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800894e:	f013 0201 	ands.w	r2, r3, #1
 8008952:	d00a      	beq.n	800896a <__swsetup_r+0x9a>
 8008954:	2200      	movs	r2, #0
 8008956:	60a2      	str	r2, [r4, #8]
 8008958:	6962      	ldr	r2, [r4, #20]
 800895a:	4252      	negs	r2, r2
 800895c:	61a2      	str	r2, [r4, #24]
 800895e:	6922      	ldr	r2, [r4, #16]
 8008960:	b942      	cbnz	r2, 8008974 <__swsetup_r+0xa4>
 8008962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008966:	d1c5      	bne.n	80088f4 <__swsetup_r+0x24>
 8008968:	bd38      	pop	{r3, r4, r5, pc}
 800896a:	0799      	lsls	r1, r3, #30
 800896c:	bf58      	it	pl
 800896e:	6962      	ldrpl	r2, [r4, #20]
 8008970:	60a2      	str	r2, [r4, #8]
 8008972:	e7f4      	b.n	800895e <__swsetup_r+0x8e>
 8008974:	2000      	movs	r0, #0
 8008976:	e7f7      	b.n	8008968 <__swsetup_r+0x98>
 8008978:	20000024 	.word	0x20000024

0800897c <memset>:
 800897c:	4402      	add	r2, r0
 800897e:	4603      	mov	r3, r0
 8008980:	4293      	cmp	r3, r2
 8008982:	d100      	bne.n	8008986 <memset+0xa>
 8008984:	4770      	bx	lr
 8008986:	f803 1b01 	strb.w	r1, [r3], #1
 800898a:	e7f9      	b.n	8008980 <memset+0x4>

0800898c <_close_r>:
 800898c:	b538      	push	{r3, r4, r5, lr}
 800898e:	4d06      	ldr	r5, [pc, #24]	@ (80089a8 <_close_r+0x1c>)
 8008990:	2300      	movs	r3, #0
 8008992:	4604      	mov	r4, r0
 8008994:	4608      	mov	r0, r1
 8008996:	602b      	str	r3, [r5, #0]
 8008998:	f7f8 fc9e 	bl	80012d8 <_close>
 800899c:	1c43      	adds	r3, r0, #1
 800899e:	d102      	bne.n	80089a6 <_close_r+0x1a>
 80089a0:	682b      	ldr	r3, [r5, #0]
 80089a2:	b103      	cbz	r3, 80089a6 <_close_r+0x1a>
 80089a4:	6023      	str	r3, [r4, #0]
 80089a6:	bd38      	pop	{r3, r4, r5, pc}
 80089a8:	200030d4 	.word	0x200030d4

080089ac <_lseek_r>:
 80089ac:	b538      	push	{r3, r4, r5, lr}
 80089ae:	4d07      	ldr	r5, [pc, #28]	@ (80089cc <_lseek_r+0x20>)
 80089b0:	4604      	mov	r4, r0
 80089b2:	4608      	mov	r0, r1
 80089b4:	4611      	mov	r1, r2
 80089b6:	2200      	movs	r2, #0
 80089b8:	602a      	str	r2, [r5, #0]
 80089ba:	461a      	mov	r2, r3
 80089bc:	f7f8 fcb3 	bl	8001326 <_lseek>
 80089c0:	1c43      	adds	r3, r0, #1
 80089c2:	d102      	bne.n	80089ca <_lseek_r+0x1e>
 80089c4:	682b      	ldr	r3, [r5, #0]
 80089c6:	b103      	cbz	r3, 80089ca <_lseek_r+0x1e>
 80089c8:	6023      	str	r3, [r4, #0]
 80089ca:	bd38      	pop	{r3, r4, r5, pc}
 80089cc:	200030d4 	.word	0x200030d4

080089d0 <_read_r>:
 80089d0:	b538      	push	{r3, r4, r5, lr}
 80089d2:	4d07      	ldr	r5, [pc, #28]	@ (80089f0 <_read_r+0x20>)
 80089d4:	4604      	mov	r4, r0
 80089d6:	4608      	mov	r0, r1
 80089d8:	4611      	mov	r1, r2
 80089da:	2200      	movs	r2, #0
 80089dc:	602a      	str	r2, [r5, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	f7f8 fc5d 	bl	800129e <_read>
 80089e4:	1c43      	adds	r3, r0, #1
 80089e6:	d102      	bne.n	80089ee <_read_r+0x1e>
 80089e8:	682b      	ldr	r3, [r5, #0]
 80089ea:	b103      	cbz	r3, 80089ee <_read_r+0x1e>
 80089ec:	6023      	str	r3, [r4, #0]
 80089ee:	bd38      	pop	{r3, r4, r5, pc}
 80089f0:	200030d4 	.word	0x200030d4

080089f4 <_write_r>:
 80089f4:	b538      	push	{r3, r4, r5, lr}
 80089f6:	4d07      	ldr	r5, [pc, #28]	@ (8008a14 <_write_r+0x20>)
 80089f8:	4604      	mov	r4, r0
 80089fa:	4608      	mov	r0, r1
 80089fc:	4611      	mov	r1, r2
 80089fe:	2200      	movs	r2, #0
 8008a00:	602a      	str	r2, [r5, #0]
 8008a02:	461a      	mov	r2, r3
 8008a04:	f7f8 f87c 	bl	8000b00 <_write>
 8008a08:	1c43      	adds	r3, r0, #1
 8008a0a:	d102      	bne.n	8008a12 <_write_r+0x1e>
 8008a0c:	682b      	ldr	r3, [r5, #0]
 8008a0e:	b103      	cbz	r3, 8008a12 <_write_r+0x1e>
 8008a10:	6023      	str	r3, [r4, #0]
 8008a12:	bd38      	pop	{r3, r4, r5, pc}
 8008a14:	200030d4 	.word	0x200030d4

08008a18 <__errno>:
 8008a18:	4b01      	ldr	r3, [pc, #4]	@ (8008a20 <__errno+0x8>)
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	20000024 	.word	0x20000024

08008a24 <__libc_init_array>:
 8008a24:	b570      	push	{r4, r5, r6, lr}
 8008a26:	4d0d      	ldr	r5, [pc, #52]	@ (8008a5c <__libc_init_array+0x38>)
 8008a28:	4c0d      	ldr	r4, [pc, #52]	@ (8008a60 <__libc_init_array+0x3c>)
 8008a2a:	1b64      	subs	r4, r4, r5
 8008a2c:	10a4      	asrs	r4, r4, #2
 8008a2e:	2600      	movs	r6, #0
 8008a30:	42a6      	cmp	r6, r4
 8008a32:	d109      	bne.n	8008a48 <__libc_init_array+0x24>
 8008a34:	4d0b      	ldr	r5, [pc, #44]	@ (8008a64 <__libc_init_array+0x40>)
 8008a36:	4c0c      	ldr	r4, [pc, #48]	@ (8008a68 <__libc_init_array+0x44>)
 8008a38:	f000 fd30 	bl	800949c <_init>
 8008a3c:	1b64      	subs	r4, r4, r5
 8008a3e:	10a4      	asrs	r4, r4, #2
 8008a40:	2600      	movs	r6, #0
 8008a42:	42a6      	cmp	r6, r4
 8008a44:	d105      	bne.n	8008a52 <__libc_init_array+0x2e>
 8008a46:	bd70      	pop	{r4, r5, r6, pc}
 8008a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a4c:	4798      	blx	r3
 8008a4e:	3601      	adds	r6, #1
 8008a50:	e7ee      	b.n	8008a30 <__libc_init_array+0xc>
 8008a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a56:	4798      	blx	r3
 8008a58:	3601      	adds	r6, #1
 8008a5a:	e7f2      	b.n	8008a42 <__libc_init_array+0x1e>
 8008a5c:	08009780 	.word	0x08009780
 8008a60:	08009780 	.word	0x08009780
 8008a64:	08009780 	.word	0x08009780
 8008a68:	08009784 	.word	0x08009784

08008a6c <__retarget_lock_init_recursive>:
 8008a6c:	4770      	bx	lr

08008a6e <__retarget_lock_acquire_recursive>:
 8008a6e:	4770      	bx	lr

08008a70 <__retarget_lock_release_recursive>:
 8008a70:	4770      	bx	lr

08008a72 <memcpy>:
 8008a72:	440a      	add	r2, r1
 8008a74:	4291      	cmp	r1, r2
 8008a76:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a7a:	d100      	bne.n	8008a7e <memcpy+0xc>
 8008a7c:	4770      	bx	lr
 8008a7e:	b510      	push	{r4, lr}
 8008a80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a88:	4291      	cmp	r1, r2
 8008a8a:	d1f9      	bne.n	8008a80 <memcpy+0xe>
 8008a8c:	bd10      	pop	{r4, pc}
	...

08008a90 <_free_r>:
 8008a90:	b538      	push	{r3, r4, r5, lr}
 8008a92:	4605      	mov	r5, r0
 8008a94:	2900      	cmp	r1, #0
 8008a96:	d041      	beq.n	8008b1c <_free_r+0x8c>
 8008a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a9c:	1f0c      	subs	r4, r1, #4
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	bfb8      	it	lt
 8008aa2:	18e4      	addlt	r4, r4, r3
 8008aa4:	f000 f8e0 	bl	8008c68 <__malloc_lock>
 8008aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8008b20 <_free_r+0x90>)
 8008aaa:	6813      	ldr	r3, [r2, #0]
 8008aac:	b933      	cbnz	r3, 8008abc <_free_r+0x2c>
 8008aae:	6063      	str	r3, [r4, #4]
 8008ab0:	6014      	str	r4, [r2, #0]
 8008ab2:	4628      	mov	r0, r5
 8008ab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ab8:	f000 b8dc 	b.w	8008c74 <__malloc_unlock>
 8008abc:	42a3      	cmp	r3, r4
 8008abe:	d908      	bls.n	8008ad2 <_free_r+0x42>
 8008ac0:	6820      	ldr	r0, [r4, #0]
 8008ac2:	1821      	adds	r1, r4, r0
 8008ac4:	428b      	cmp	r3, r1
 8008ac6:	bf01      	itttt	eq
 8008ac8:	6819      	ldreq	r1, [r3, #0]
 8008aca:	685b      	ldreq	r3, [r3, #4]
 8008acc:	1809      	addeq	r1, r1, r0
 8008ace:	6021      	streq	r1, [r4, #0]
 8008ad0:	e7ed      	b.n	8008aae <_free_r+0x1e>
 8008ad2:	461a      	mov	r2, r3
 8008ad4:	685b      	ldr	r3, [r3, #4]
 8008ad6:	b10b      	cbz	r3, 8008adc <_free_r+0x4c>
 8008ad8:	42a3      	cmp	r3, r4
 8008ada:	d9fa      	bls.n	8008ad2 <_free_r+0x42>
 8008adc:	6811      	ldr	r1, [r2, #0]
 8008ade:	1850      	adds	r0, r2, r1
 8008ae0:	42a0      	cmp	r0, r4
 8008ae2:	d10b      	bne.n	8008afc <_free_r+0x6c>
 8008ae4:	6820      	ldr	r0, [r4, #0]
 8008ae6:	4401      	add	r1, r0
 8008ae8:	1850      	adds	r0, r2, r1
 8008aea:	4283      	cmp	r3, r0
 8008aec:	6011      	str	r1, [r2, #0]
 8008aee:	d1e0      	bne.n	8008ab2 <_free_r+0x22>
 8008af0:	6818      	ldr	r0, [r3, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	6053      	str	r3, [r2, #4]
 8008af6:	4408      	add	r0, r1
 8008af8:	6010      	str	r0, [r2, #0]
 8008afa:	e7da      	b.n	8008ab2 <_free_r+0x22>
 8008afc:	d902      	bls.n	8008b04 <_free_r+0x74>
 8008afe:	230c      	movs	r3, #12
 8008b00:	602b      	str	r3, [r5, #0]
 8008b02:	e7d6      	b.n	8008ab2 <_free_r+0x22>
 8008b04:	6820      	ldr	r0, [r4, #0]
 8008b06:	1821      	adds	r1, r4, r0
 8008b08:	428b      	cmp	r3, r1
 8008b0a:	bf04      	itt	eq
 8008b0c:	6819      	ldreq	r1, [r3, #0]
 8008b0e:	685b      	ldreq	r3, [r3, #4]
 8008b10:	6063      	str	r3, [r4, #4]
 8008b12:	bf04      	itt	eq
 8008b14:	1809      	addeq	r1, r1, r0
 8008b16:	6021      	streq	r1, [r4, #0]
 8008b18:	6054      	str	r4, [r2, #4]
 8008b1a:	e7ca      	b.n	8008ab2 <_free_r+0x22>
 8008b1c:	bd38      	pop	{r3, r4, r5, pc}
 8008b1e:	bf00      	nop
 8008b20:	200030e0 	.word	0x200030e0

08008b24 <sbrk_aligned>:
 8008b24:	b570      	push	{r4, r5, r6, lr}
 8008b26:	4e0f      	ldr	r6, [pc, #60]	@ (8008b64 <sbrk_aligned+0x40>)
 8008b28:	460c      	mov	r4, r1
 8008b2a:	6831      	ldr	r1, [r6, #0]
 8008b2c:	4605      	mov	r5, r0
 8008b2e:	b911      	cbnz	r1, 8008b36 <sbrk_aligned+0x12>
 8008b30:	f000 fca4 	bl	800947c <_sbrk_r>
 8008b34:	6030      	str	r0, [r6, #0]
 8008b36:	4621      	mov	r1, r4
 8008b38:	4628      	mov	r0, r5
 8008b3a:	f000 fc9f 	bl	800947c <_sbrk_r>
 8008b3e:	1c43      	adds	r3, r0, #1
 8008b40:	d103      	bne.n	8008b4a <sbrk_aligned+0x26>
 8008b42:	f04f 34ff 	mov.w	r4, #4294967295
 8008b46:	4620      	mov	r0, r4
 8008b48:	bd70      	pop	{r4, r5, r6, pc}
 8008b4a:	1cc4      	adds	r4, r0, #3
 8008b4c:	f024 0403 	bic.w	r4, r4, #3
 8008b50:	42a0      	cmp	r0, r4
 8008b52:	d0f8      	beq.n	8008b46 <sbrk_aligned+0x22>
 8008b54:	1a21      	subs	r1, r4, r0
 8008b56:	4628      	mov	r0, r5
 8008b58:	f000 fc90 	bl	800947c <_sbrk_r>
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	d1f2      	bne.n	8008b46 <sbrk_aligned+0x22>
 8008b60:	e7ef      	b.n	8008b42 <sbrk_aligned+0x1e>
 8008b62:	bf00      	nop
 8008b64:	200030dc 	.word	0x200030dc

08008b68 <_malloc_r>:
 8008b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b6c:	1ccd      	adds	r5, r1, #3
 8008b6e:	f025 0503 	bic.w	r5, r5, #3
 8008b72:	3508      	adds	r5, #8
 8008b74:	2d0c      	cmp	r5, #12
 8008b76:	bf38      	it	cc
 8008b78:	250c      	movcc	r5, #12
 8008b7a:	2d00      	cmp	r5, #0
 8008b7c:	4606      	mov	r6, r0
 8008b7e:	db01      	blt.n	8008b84 <_malloc_r+0x1c>
 8008b80:	42a9      	cmp	r1, r5
 8008b82:	d904      	bls.n	8008b8e <_malloc_r+0x26>
 8008b84:	230c      	movs	r3, #12
 8008b86:	6033      	str	r3, [r6, #0]
 8008b88:	2000      	movs	r0, #0
 8008b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c64 <_malloc_r+0xfc>
 8008b92:	f000 f869 	bl	8008c68 <__malloc_lock>
 8008b96:	f8d8 3000 	ldr.w	r3, [r8]
 8008b9a:	461c      	mov	r4, r3
 8008b9c:	bb44      	cbnz	r4, 8008bf0 <_malloc_r+0x88>
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	4630      	mov	r0, r6
 8008ba2:	f7ff ffbf 	bl	8008b24 <sbrk_aligned>
 8008ba6:	1c43      	adds	r3, r0, #1
 8008ba8:	4604      	mov	r4, r0
 8008baa:	d158      	bne.n	8008c5e <_malloc_r+0xf6>
 8008bac:	f8d8 4000 	ldr.w	r4, [r8]
 8008bb0:	4627      	mov	r7, r4
 8008bb2:	2f00      	cmp	r7, #0
 8008bb4:	d143      	bne.n	8008c3e <_malloc_r+0xd6>
 8008bb6:	2c00      	cmp	r4, #0
 8008bb8:	d04b      	beq.n	8008c52 <_malloc_r+0xea>
 8008bba:	6823      	ldr	r3, [r4, #0]
 8008bbc:	4639      	mov	r1, r7
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	eb04 0903 	add.w	r9, r4, r3
 8008bc4:	f000 fc5a 	bl	800947c <_sbrk_r>
 8008bc8:	4581      	cmp	r9, r0
 8008bca:	d142      	bne.n	8008c52 <_malloc_r+0xea>
 8008bcc:	6821      	ldr	r1, [r4, #0]
 8008bce:	1a6d      	subs	r5, r5, r1
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	4630      	mov	r0, r6
 8008bd4:	f7ff ffa6 	bl	8008b24 <sbrk_aligned>
 8008bd8:	3001      	adds	r0, #1
 8008bda:	d03a      	beq.n	8008c52 <_malloc_r+0xea>
 8008bdc:	6823      	ldr	r3, [r4, #0]
 8008bde:	442b      	add	r3, r5
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	f8d8 3000 	ldr.w	r3, [r8]
 8008be6:	685a      	ldr	r2, [r3, #4]
 8008be8:	bb62      	cbnz	r2, 8008c44 <_malloc_r+0xdc>
 8008bea:	f8c8 7000 	str.w	r7, [r8]
 8008bee:	e00f      	b.n	8008c10 <_malloc_r+0xa8>
 8008bf0:	6822      	ldr	r2, [r4, #0]
 8008bf2:	1b52      	subs	r2, r2, r5
 8008bf4:	d420      	bmi.n	8008c38 <_malloc_r+0xd0>
 8008bf6:	2a0b      	cmp	r2, #11
 8008bf8:	d917      	bls.n	8008c2a <_malloc_r+0xc2>
 8008bfa:	1961      	adds	r1, r4, r5
 8008bfc:	42a3      	cmp	r3, r4
 8008bfe:	6025      	str	r5, [r4, #0]
 8008c00:	bf18      	it	ne
 8008c02:	6059      	strne	r1, [r3, #4]
 8008c04:	6863      	ldr	r3, [r4, #4]
 8008c06:	bf08      	it	eq
 8008c08:	f8c8 1000 	streq.w	r1, [r8]
 8008c0c:	5162      	str	r2, [r4, r5]
 8008c0e:	604b      	str	r3, [r1, #4]
 8008c10:	4630      	mov	r0, r6
 8008c12:	f000 f82f 	bl	8008c74 <__malloc_unlock>
 8008c16:	f104 000b 	add.w	r0, r4, #11
 8008c1a:	1d23      	adds	r3, r4, #4
 8008c1c:	f020 0007 	bic.w	r0, r0, #7
 8008c20:	1ac2      	subs	r2, r0, r3
 8008c22:	bf1c      	itt	ne
 8008c24:	1a1b      	subne	r3, r3, r0
 8008c26:	50a3      	strne	r3, [r4, r2]
 8008c28:	e7af      	b.n	8008b8a <_malloc_r+0x22>
 8008c2a:	6862      	ldr	r2, [r4, #4]
 8008c2c:	42a3      	cmp	r3, r4
 8008c2e:	bf0c      	ite	eq
 8008c30:	f8c8 2000 	streq.w	r2, [r8]
 8008c34:	605a      	strne	r2, [r3, #4]
 8008c36:	e7eb      	b.n	8008c10 <_malloc_r+0xa8>
 8008c38:	4623      	mov	r3, r4
 8008c3a:	6864      	ldr	r4, [r4, #4]
 8008c3c:	e7ae      	b.n	8008b9c <_malloc_r+0x34>
 8008c3e:	463c      	mov	r4, r7
 8008c40:	687f      	ldr	r7, [r7, #4]
 8008c42:	e7b6      	b.n	8008bb2 <_malloc_r+0x4a>
 8008c44:	461a      	mov	r2, r3
 8008c46:	685b      	ldr	r3, [r3, #4]
 8008c48:	42a3      	cmp	r3, r4
 8008c4a:	d1fb      	bne.n	8008c44 <_malloc_r+0xdc>
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	6053      	str	r3, [r2, #4]
 8008c50:	e7de      	b.n	8008c10 <_malloc_r+0xa8>
 8008c52:	230c      	movs	r3, #12
 8008c54:	6033      	str	r3, [r6, #0]
 8008c56:	4630      	mov	r0, r6
 8008c58:	f000 f80c 	bl	8008c74 <__malloc_unlock>
 8008c5c:	e794      	b.n	8008b88 <_malloc_r+0x20>
 8008c5e:	6005      	str	r5, [r0, #0]
 8008c60:	e7d6      	b.n	8008c10 <_malloc_r+0xa8>
 8008c62:	bf00      	nop
 8008c64:	200030e0 	.word	0x200030e0

08008c68 <__malloc_lock>:
 8008c68:	4801      	ldr	r0, [pc, #4]	@ (8008c70 <__malloc_lock+0x8>)
 8008c6a:	f7ff bf00 	b.w	8008a6e <__retarget_lock_acquire_recursive>
 8008c6e:	bf00      	nop
 8008c70:	200030d8 	.word	0x200030d8

08008c74 <__malloc_unlock>:
 8008c74:	4801      	ldr	r0, [pc, #4]	@ (8008c7c <__malloc_unlock+0x8>)
 8008c76:	f7ff befb 	b.w	8008a70 <__retarget_lock_release_recursive>
 8008c7a:	bf00      	nop
 8008c7c:	200030d8 	.word	0x200030d8

08008c80 <__sfputc_r>:
 8008c80:	6893      	ldr	r3, [r2, #8]
 8008c82:	3b01      	subs	r3, #1
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	b410      	push	{r4}
 8008c88:	6093      	str	r3, [r2, #8]
 8008c8a:	da08      	bge.n	8008c9e <__sfputc_r+0x1e>
 8008c8c:	6994      	ldr	r4, [r2, #24]
 8008c8e:	42a3      	cmp	r3, r4
 8008c90:	db01      	blt.n	8008c96 <__sfputc_r+0x16>
 8008c92:	290a      	cmp	r1, #10
 8008c94:	d103      	bne.n	8008c9e <__sfputc_r+0x1e>
 8008c96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c9a:	f7ff bdda 	b.w	8008852 <__swbuf_r>
 8008c9e:	6813      	ldr	r3, [r2, #0]
 8008ca0:	1c58      	adds	r0, r3, #1
 8008ca2:	6010      	str	r0, [r2, #0]
 8008ca4:	7019      	strb	r1, [r3, #0]
 8008ca6:	4608      	mov	r0, r1
 8008ca8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008cac:	4770      	bx	lr

08008cae <__sfputs_r>:
 8008cae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb0:	4606      	mov	r6, r0
 8008cb2:	460f      	mov	r7, r1
 8008cb4:	4614      	mov	r4, r2
 8008cb6:	18d5      	adds	r5, r2, r3
 8008cb8:	42ac      	cmp	r4, r5
 8008cba:	d101      	bne.n	8008cc0 <__sfputs_r+0x12>
 8008cbc:	2000      	movs	r0, #0
 8008cbe:	e007      	b.n	8008cd0 <__sfputs_r+0x22>
 8008cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc4:	463a      	mov	r2, r7
 8008cc6:	4630      	mov	r0, r6
 8008cc8:	f7ff ffda 	bl	8008c80 <__sfputc_r>
 8008ccc:	1c43      	adds	r3, r0, #1
 8008cce:	d1f3      	bne.n	8008cb8 <__sfputs_r+0xa>
 8008cd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008cd4 <_vfiprintf_r>:
 8008cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cd8:	460d      	mov	r5, r1
 8008cda:	b09d      	sub	sp, #116	@ 0x74
 8008cdc:	4614      	mov	r4, r2
 8008cde:	4698      	mov	r8, r3
 8008ce0:	4606      	mov	r6, r0
 8008ce2:	b118      	cbz	r0, 8008cec <_vfiprintf_r+0x18>
 8008ce4:	6a03      	ldr	r3, [r0, #32]
 8008ce6:	b90b      	cbnz	r3, 8008cec <_vfiprintf_r+0x18>
 8008ce8:	f7ff fcca 	bl	8008680 <__sinit>
 8008cec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008cee:	07d9      	lsls	r1, r3, #31
 8008cf0:	d405      	bmi.n	8008cfe <_vfiprintf_r+0x2a>
 8008cf2:	89ab      	ldrh	r3, [r5, #12]
 8008cf4:	059a      	lsls	r2, r3, #22
 8008cf6:	d402      	bmi.n	8008cfe <_vfiprintf_r+0x2a>
 8008cf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008cfa:	f7ff feb8 	bl	8008a6e <__retarget_lock_acquire_recursive>
 8008cfe:	89ab      	ldrh	r3, [r5, #12]
 8008d00:	071b      	lsls	r3, r3, #28
 8008d02:	d501      	bpl.n	8008d08 <_vfiprintf_r+0x34>
 8008d04:	692b      	ldr	r3, [r5, #16]
 8008d06:	b99b      	cbnz	r3, 8008d30 <_vfiprintf_r+0x5c>
 8008d08:	4629      	mov	r1, r5
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	f7ff fde0 	bl	80088d0 <__swsetup_r>
 8008d10:	b170      	cbz	r0, 8008d30 <_vfiprintf_r+0x5c>
 8008d12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d14:	07dc      	lsls	r4, r3, #31
 8008d16:	d504      	bpl.n	8008d22 <_vfiprintf_r+0x4e>
 8008d18:	f04f 30ff 	mov.w	r0, #4294967295
 8008d1c:	b01d      	add	sp, #116	@ 0x74
 8008d1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d22:	89ab      	ldrh	r3, [r5, #12]
 8008d24:	0598      	lsls	r0, r3, #22
 8008d26:	d4f7      	bmi.n	8008d18 <_vfiprintf_r+0x44>
 8008d28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d2a:	f7ff fea1 	bl	8008a70 <__retarget_lock_release_recursive>
 8008d2e:	e7f3      	b.n	8008d18 <_vfiprintf_r+0x44>
 8008d30:	2300      	movs	r3, #0
 8008d32:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d34:	2320      	movs	r3, #32
 8008d36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008d3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d3e:	2330      	movs	r3, #48	@ 0x30
 8008d40:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ef0 <_vfiprintf_r+0x21c>
 8008d44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d48:	f04f 0901 	mov.w	r9, #1
 8008d4c:	4623      	mov	r3, r4
 8008d4e:	469a      	mov	sl, r3
 8008d50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d54:	b10a      	cbz	r2, 8008d5a <_vfiprintf_r+0x86>
 8008d56:	2a25      	cmp	r2, #37	@ 0x25
 8008d58:	d1f9      	bne.n	8008d4e <_vfiprintf_r+0x7a>
 8008d5a:	ebba 0b04 	subs.w	fp, sl, r4
 8008d5e:	d00b      	beq.n	8008d78 <_vfiprintf_r+0xa4>
 8008d60:	465b      	mov	r3, fp
 8008d62:	4622      	mov	r2, r4
 8008d64:	4629      	mov	r1, r5
 8008d66:	4630      	mov	r0, r6
 8008d68:	f7ff ffa1 	bl	8008cae <__sfputs_r>
 8008d6c:	3001      	adds	r0, #1
 8008d6e:	f000 80a7 	beq.w	8008ec0 <_vfiprintf_r+0x1ec>
 8008d72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d74:	445a      	add	r2, fp
 8008d76:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d78:	f89a 3000 	ldrb.w	r3, [sl]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	f000 809f 	beq.w	8008ec0 <_vfiprintf_r+0x1ec>
 8008d82:	2300      	movs	r3, #0
 8008d84:	f04f 32ff 	mov.w	r2, #4294967295
 8008d88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d8c:	f10a 0a01 	add.w	sl, sl, #1
 8008d90:	9304      	str	r3, [sp, #16]
 8008d92:	9307      	str	r3, [sp, #28]
 8008d94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d98:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d9a:	4654      	mov	r4, sl
 8008d9c:	2205      	movs	r2, #5
 8008d9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008da2:	4853      	ldr	r0, [pc, #332]	@ (8008ef0 <_vfiprintf_r+0x21c>)
 8008da4:	f7f7 fa14 	bl	80001d0 <memchr>
 8008da8:	9a04      	ldr	r2, [sp, #16]
 8008daa:	b9d8      	cbnz	r0, 8008de4 <_vfiprintf_r+0x110>
 8008dac:	06d1      	lsls	r1, r2, #27
 8008dae:	bf44      	itt	mi
 8008db0:	2320      	movmi	r3, #32
 8008db2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008db6:	0713      	lsls	r3, r2, #28
 8008db8:	bf44      	itt	mi
 8008dba:	232b      	movmi	r3, #43	@ 0x2b
 8008dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008dc0:	f89a 3000 	ldrb.w	r3, [sl]
 8008dc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dc6:	d015      	beq.n	8008df4 <_vfiprintf_r+0x120>
 8008dc8:	9a07      	ldr	r2, [sp, #28]
 8008dca:	4654      	mov	r4, sl
 8008dcc:	2000      	movs	r0, #0
 8008dce:	f04f 0c0a 	mov.w	ip, #10
 8008dd2:	4621      	mov	r1, r4
 8008dd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dd8:	3b30      	subs	r3, #48	@ 0x30
 8008dda:	2b09      	cmp	r3, #9
 8008ddc:	d94b      	bls.n	8008e76 <_vfiprintf_r+0x1a2>
 8008dde:	b1b0      	cbz	r0, 8008e0e <_vfiprintf_r+0x13a>
 8008de0:	9207      	str	r2, [sp, #28]
 8008de2:	e014      	b.n	8008e0e <_vfiprintf_r+0x13a>
 8008de4:	eba0 0308 	sub.w	r3, r0, r8
 8008de8:	fa09 f303 	lsl.w	r3, r9, r3
 8008dec:	4313      	orrs	r3, r2
 8008dee:	9304      	str	r3, [sp, #16]
 8008df0:	46a2      	mov	sl, r4
 8008df2:	e7d2      	b.n	8008d9a <_vfiprintf_r+0xc6>
 8008df4:	9b03      	ldr	r3, [sp, #12]
 8008df6:	1d19      	adds	r1, r3, #4
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	9103      	str	r1, [sp, #12]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	bfbb      	ittet	lt
 8008e00:	425b      	neglt	r3, r3
 8008e02:	f042 0202 	orrlt.w	r2, r2, #2
 8008e06:	9307      	strge	r3, [sp, #28]
 8008e08:	9307      	strlt	r3, [sp, #28]
 8008e0a:	bfb8      	it	lt
 8008e0c:	9204      	strlt	r2, [sp, #16]
 8008e0e:	7823      	ldrb	r3, [r4, #0]
 8008e10:	2b2e      	cmp	r3, #46	@ 0x2e
 8008e12:	d10a      	bne.n	8008e2a <_vfiprintf_r+0x156>
 8008e14:	7863      	ldrb	r3, [r4, #1]
 8008e16:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e18:	d132      	bne.n	8008e80 <_vfiprintf_r+0x1ac>
 8008e1a:	9b03      	ldr	r3, [sp, #12]
 8008e1c:	1d1a      	adds	r2, r3, #4
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	9203      	str	r2, [sp, #12]
 8008e22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008e26:	3402      	adds	r4, #2
 8008e28:	9305      	str	r3, [sp, #20]
 8008e2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008f00 <_vfiprintf_r+0x22c>
 8008e2e:	7821      	ldrb	r1, [r4, #0]
 8008e30:	2203      	movs	r2, #3
 8008e32:	4650      	mov	r0, sl
 8008e34:	f7f7 f9cc 	bl	80001d0 <memchr>
 8008e38:	b138      	cbz	r0, 8008e4a <_vfiprintf_r+0x176>
 8008e3a:	9b04      	ldr	r3, [sp, #16]
 8008e3c:	eba0 000a 	sub.w	r0, r0, sl
 8008e40:	2240      	movs	r2, #64	@ 0x40
 8008e42:	4082      	lsls	r2, r0
 8008e44:	4313      	orrs	r3, r2
 8008e46:	3401      	adds	r4, #1
 8008e48:	9304      	str	r3, [sp, #16]
 8008e4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e4e:	4829      	ldr	r0, [pc, #164]	@ (8008ef4 <_vfiprintf_r+0x220>)
 8008e50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e54:	2206      	movs	r2, #6
 8008e56:	f7f7 f9bb 	bl	80001d0 <memchr>
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d03f      	beq.n	8008ede <_vfiprintf_r+0x20a>
 8008e5e:	4b26      	ldr	r3, [pc, #152]	@ (8008ef8 <_vfiprintf_r+0x224>)
 8008e60:	bb1b      	cbnz	r3, 8008eaa <_vfiprintf_r+0x1d6>
 8008e62:	9b03      	ldr	r3, [sp, #12]
 8008e64:	3307      	adds	r3, #7
 8008e66:	f023 0307 	bic.w	r3, r3, #7
 8008e6a:	3308      	adds	r3, #8
 8008e6c:	9303      	str	r3, [sp, #12]
 8008e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e70:	443b      	add	r3, r7
 8008e72:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e74:	e76a      	b.n	8008d4c <_vfiprintf_r+0x78>
 8008e76:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e7a:	460c      	mov	r4, r1
 8008e7c:	2001      	movs	r0, #1
 8008e7e:	e7a8      	b.n	8008dd2 <_vfiprintf_r+0xfe>
 8008e80:	2300      	movs	r3, #0
 8008e82:	3401      	adds	r4, #1
 8008e84:	9305      	str	r3, [sp, #20]
 8008e86:	4619      	mov	r1, r3
 8008e88:	f04f 0c0a 	mov.w	ip, #10
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e92:	3a30      	subs	r2, #48	@ 0x30
 8008e94:	2a09      	cmp	r2, #9
 8008e96:	d903      	bls.n	8008ea0 <_vfiprintf_r+0x1cc>
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d0c6      	beq.n	8008e2a <_vfiprintf_r+0x156>
 8008e9c:	9105      	str	r1, [sp, #20]
 8008e9e:	e7c4      	b.n	8008e2a <_vfiprintf_r+0x156>
 8008ea0:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ea4:	4604      	mov	r4, r0
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	e7f0      	b.n	8008e8c <_vfiprintf_r+0x1b8>
 8008eaa:	ab03      	add	r3, sp, #12
 8008eac:	9300      	str	r3, [sp, #0]
 8008eae:	462a      	mov	r2, r5
 8008eb0:	4b12      	ldr	r3, [pc, #72]	@ (8008efc <_vfiprintf_r+0x228>)
 8008eb2:	a904      	add	r1, sp, #16
 8008eb4:	4630      	mov	r0, r6
 8008eb6:	f3af 8000 	nop.w
 8008eba:	4607      	mov	r7, r0
 8008ebc:	1c78      	adds	r0, r7, #1
 8008ebe:	d1d6      	bne.n	8008e6e <_vfiprintf_r+0x19a>
 8008ec0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ec2:	07d9      	lsls	r1, r3, #31
 8008ec4:	d405      	bmi.n	8008ed2 <_vfiprintf_r+0x1fe>
 8008ec6:	89ab      	ldrh	r3, [r5, #12]
 8008ec8:	059a      	lsls	r2, r3, #22
 8008eca:	d402      	bmi.n	8008ed2 <_vfiprintf_r+0x1fe>
 8008ecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ece:	f7ff fdcf 	bl	8008a70 <__retarget_lock_release_recursive>
 8008ed2:	89ab      	ldrh	r3, [r5, #12]
 8008ed4:	065b      	lsls	r3, r3, #25
 8008ed6:	f53f af1f 	bmi.w	8008d18 <_vfiprintf_r+0x44>
 8008eda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008edc:	e71e      	b.n	8008d1c <_vfiprintf_r+0x48>
 8008ede:	ab03      	add	r3, sp, #12
 8008ee0:	9300      	str	r3, [sp, #0]
 8008ee2:	462a      	mov	r2, r5
 8008ee4:	4b05      	ldr	r3, [pc, #20]	@ (8008efc <_vfiprintf_r+0x228>)
 8008ee6:	a904      	add	r1, sp, #16
 8008ee8:	4630      	mov	r0, r6
 8008eea:	f000 f879 	bl	8008fe0 <_printf_i>
 8008eee:	e7e4      	b.n	8008eba <_vfiprintf_r+0x1e6>
 8008ef0:	08009744 	.word	0x08009744
 8008ef4:	0800974e 	.word	0x0800974e
 8008ef8:	00000000 	.word	0x00000000
 8008efc:	08008caf 	.word	0x08008caf
 8008f00:	0800974a 	.word	0x0800974a

08008f04 <_printf_common>:
 8008f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f08:	4616      	mov	r6, r2
 8008f0a:	4698      	mov	r8, r3
 8008f0c:	688a      	ldr	r2, [r1, #8]
 8008f0e:	690b      	ldr	r3, [r1, #16]
 8008f10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008f14:	4293      	cmp	r3, r2
 8008f16:	bfb8      	it	lt
 8008f18:	4613      	movlt	r3, r2
 8008f1a:	6033      	str	r3, [r6, #0]
 8008f1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008f20:	4607      	mov	r7, r0
 8008f22:	460c      	mov	r4, r1
 8008f24:	b10a      	cbz	r2, 8008f2a <_printf_common+0x26>
 8008f26:	3301      	adds	r3, #1
 8008f28:	6033      	str	r3, [r6, #0]
 8008f2a:	6823      	ldr	r3, [r4, #0]
 8008f2c:	0699      	lsls	r1, r3, #26
 8008f2e:	bf42      	ittt	mi
 8008f30:	6833      	ldrmi	r3, [r6, #0]
 8008f32:	3302      	addmi	r3, #2
 8008f34:	6033      	strmi	r3, [r6, #0]
 8008f36:	6825      	ldr	r5, [r4, #0]
 8008f38:	f015 0506 	ands.w	r5, r5, #6
 8008f3c:	d106      	bne.n	8008f4c <_printf_common+0x48>
 8008f3e:	f104 0a19 	add.w	sl, r4, #25
 8008f42:	68e3      	ldr	r3, [r4, #12]
 8008f44:	6832      	ldr	r2, [r6, #0]
 8008f46:	1a9b      	subs	r3, r3, r2
 8008f48:	42ab      	cmp	r3, r5
 8008f4a:	dc26      	bgt.n	8008f9a <_printf_common+0x96>
 8008f4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008f50:	6822      	ldr	r2, [r4, #0]
 8008f52:	3b00      	subs	r3, #0
 8008f54:	bf18      	it	ne
 8008f56:	2301      	movne	r3, #1
 8008f58:	0692      	lsls	r2, r2, #26
 8008f5a:	d42b      	bmi.n	8008fb4 <_printf_common+0xb0>
 8008f5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008f60:	4641      	mov	r1, r8
 8008f62:	4638      	mov	r0, r7
 8008f64:	47c8      	blx	r9
 8008f66:	3001      	adds	r0, #1
 8008f68:	d01e      	beq.n	8008fa8 <_printf_common+0xa4>
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	6922      	ldr	r2, [r4, #16]
 8008f6e:	f003 0306 	and.w	r3, r3, #6
 8008f72:	2b04      	cmp	r3, #4
 8008f74:	bf02      	ittt	eq
 8008f76:	68e5      	ldreq	r5, [r4, #12]
 8008f78:	6833      	ldreq	r3, [r6, #0]
 8008f7a:	1aed      	subeq	r5, r5, r3
 8008f7c:	68a3      	ldr	r3, [r4, #8]
 8008f7e:	bf0c      	ite	eq
 8008f80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f84:	2500      	movne	r5, #0
 8008f86:	4293      	cmp	r3, r2
 8008f88:	bfc4      	itt	gt
 8008f8a:	1a9b      	subgt	r3, r3, r2
 8008f8c:	18ed      	addgt	r5, r5, r3
 8008f8e:	2600      	movs	r6, #0
 8008f90:	341a      	adds	r4, #26
 8008f92:	42b5      	cmp	r5, r6
 8008f94:	d11a      	bne.n	8008fcc <_printf_common+0xc8>
 8008f96:	2000      	movs	r0, #0
 8008f98:	e008      	b.n	8008fac <_printf_common+0xa8>
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	4652      	mov	r2, sl
 8008f9e:	4641      	mov	r1, r8
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	47c8      	blx	r9
 8008fa4:	3001      	adds	r0, #1
 8008fa6:	d103      	bne.n	8008fb0 <_printf_common+0xac>
 8008fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb0:	3501      	adds	r5, #1
 8008fb2:	e7c6      	b.n	8008f42 <_printf_common+0x3e>
 8008fb4:	18e1      	adds	r1, r4, r3
 8008fb6:	1c5a      	adds	r2, r3, #1
 8008fb8:	2030      	movs	r0, #48	@ 0x30
 8008fba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008fbe:	4422      	add	r2, r4
 8008fc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008fc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008fc8:	3302      	adds	r3, #2
 8008fca:	e7c7      	b.n	8008f5c <_printf_common+0x58>
 8008fcc:	2301      	movs	r3, #1
 8008fce:	4622      	mov	r2, r4
 8008fd0:	4641      	mov	r1, r8
 8008fd2:	4638      	mov	r0, r7
 8008fd4:	47c8      	blx	r9
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	d0e6      	beq.n	8008fa8 <_printf_common+0xa4>
 8008fda:	3601      	adds	r6, #1
 8008fdc:	e7d9      	b.n	8008f92 <_printf_common+0x8e>
	...

08008fe0 <_printf_i>:
 8008fe0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe4:	7e0f      	ldrb	r7, [r1, #24]
 8008fe6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008fe8:	2f78      	cmp	r7, #120	@ 0x78
 8008fea:	4691      	mov	r9, r2
 8008fec:	4680      	mov	r8, r0
 8008fee:	460c      	mov	r4, r1
 8008ff0:	469a      	mov	sl, r3
 8008ff2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ff6:	d807      	bhi.n	8009008 <_printf_i+0x28>
 8008ff8:	2f62      	cmp	r7, #98	@ 0x62
 8008ffa:	d80a      	bhi.n	8009012 <_printf_i+0x32>
 8008ffc:	2f00      	cmp	r7, #0
 8008ffe:	f000 80d1 	beq.w	80091a4 <_printf_i+0x1c4>
 8009002:	2f58      	cmp	r7, #88	@ 0x58
 8009004:	f000 80b8 	beq.w	8009178 <_printf_i+0x198>
 8009008:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800900c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009010:	e03a      	b.n	8009088 <_printf_i+0xa8>
 8009012:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009016:	2b15      	cmp	r3, #21
 8009018:	d8f6      	bhi.n	8009008 <_printf_i+0x28>
 800901a:	a101      	add	r1, pc, #4	@ (adr r1, 8009020 <_printf_i+0x40>)
 800901c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009020:	08009079 	.word	0x08009079
 8009024:	0800908d 	.word	0x0800908d
 8009028:	08009009 	.word	0x08009009
 800902c:	08009009 	.word	0x08009009
 8009030:	08009009 	.word	0x08009009
 8009034:	08009009 	.word	0x08009009
 8009038:	0800908d 	.word	0x0800908d
 800903c:	08009009 	.word	0x08009009
 8009040:	08009009 	.word	0x08009009
 8009044:	08009009 	.word	0x08009009
 8009048:	08009009 	.word	0x08009009
 800904c:	0800918b 	.word	0x0800918b
 8009050:	080090b7 	.word	0x080090b7
 8009054:	08009145 	.word	0x08009145
 8009058:	08009009 	.word	0x08009009
 800905c:	08009009 	.word	0x08009009
 8009060:	080091ad 	.word	0x080091ad
 8009064:	08009009 	.word	0x08009009
 8009068:	080090b7 	.word	0x080090b7
 800906c:	08009009 	.word	0x08009009
 8009070:	08009009 	.word	0x08009009
 8009074:	0800914d 	.word	0x0800914d
 8009078:	6833      	ldr	r3, [r6, #0]
 800907a:	1d1a      	adds	r2, r3, #4
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	6032      	str	r2, [r6, #0]
 8009080:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009084:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009088:	2301      	movs	r3, #1
 800908a:	e09c      	b.n	80091c6 <_printf_i+0x1e6>
 800908c:	6833      	ldr	r3, [r6, #0]
 800908e:	6820      	ldr	r0, [r4, #0]
 8009090:	1d19      	adds	r1, r3, #4
 8009092:	6031      	str	r1, [r6, #0]
 8009094:	0606      	lsls	r6, r0, #24
 8009096:	d501      	bpl.n	800909c <_printf_i+0xbc>
 8009098:	681d      	ldr	r5, [r3, #0]
 800909a:	e003      	b.n	80090a4 <_printf_i+0xc4>
 800909c:	0645      	lsls	r5, r0, #25
 800909e:	d5fb      	bpl.n	8009098 <_printf_i+0xb8>
 80090a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80090a4:	2d00      	cmp	r5, #0
 80090a6:	da03      	bge.n	80090b0 <_printf_i+0xd0>
 80090a8:	232d      	movs	r3, #45	@ 0x2d
 80090aa:	426d      	negs	r5, r5
 80090ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80090b0:	4858      	ldr	r0, [pc, #352]	@ (8009214 <_printf_i+0x234>)
 80090b2:	230a      	movs	r3, #10
 80090b4:	e011      	b.n	80090da <_printf_i+0xfa>
 80090b6:	6821      	ldr	r1, [r4, #0]
 80090b8:	6833      	ldr	r3, [r6, #0]
 80090ba:	0608      	lsls	r0, r1, #24
 80090bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80090c0:	d402      	bmi.n	80090c8 <_printf_i+0xe8>
 80090c2:	0649      	lsls	r1, r1, #25
 80090c4:	bf48      	it	mi
 80090c6:	b2ad      	uxthmi	r5, r5
 80090c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80090ca:	4852      	ldr	r0, [pc, #328]	@ (8009214 <_printf_i+0x234>)
 80090cc:	6033      	str	r3, [r6, #0]
 80090ce:	bf14      	ite	ne
 80090d0:	230a      	movne	r3, #10
 80090d2:	2308      	moveq	r3, #8
 80090d4:	2100      	movs	r1, #0
 80090d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80090da:	6866      	ldr	r6, [r4, #4]
 80090dc:	60a6      	str	r6, [r4, #8]
 80090de:	2e00      	cmp	r6, #0
 80090e0:	db05      	blt.n	80090ee <_printf_i+0x10e>
 80090e2:	6821      	ldr	r1, [r4, #0]
 80090e4:	432e      	orrs	r6, r5
 80090e6:	f021 0104 	bic.w	r1, r1, #4
 80090ea:	6021      	str	r1, [r4, #0]
 80090ec:	d04b      	beq.n	8009186 <_printf_i+0x1a6>
 80090ee:	4616      	mov	r6, r2
 80090f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80090f4:	fb03 5711 	mls	r7, r3, r1, r5
 80090f8:	5dc7      	ldrb	r7, [r0, r7]
 80090fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80090fe:	462f      	mov	r7, r5
 8009100:	42bb      	cmp	r3, r7
 8009102:	460d      	mov	r5, r1
 8009104:	d9f4      	bls.n	80090f0 <_printf_i+0x110>
 8009106:	2b08      	cmp	r3, #8
 8009108:	d10b      	bne.n	8009122 <_printf_i+0x142>
 800910a:	6823      	ldr	r3, [r4, #0]
 800910c:	07df      	lsls	r7, r3, #31
 800910e:	d508      	bpl.n	8009122 <_printf_i+0x142>
 8009110:	6923      	ldr	r3, [r4, #16]
 8009112:	6861      	ldr	r1, [r4, #4]
 8009114:	4299      	cmp	r1, r3
 8009116:	bfde      	ittt	le
 8009118:	2330      	movle	r3, #48	@ 0x30
 800911a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800911e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009122:	1b92      	subs	r2, r2, r6
 8009124:	6122      	str	r2, [r4, #16]
 8009126:	f8cd a000 	str.w	sl, [sp]
 800912a:	464b      	mov	r3, r9
 800912c:	aa03      	add	r2, sp, #12
 800912e:	4621      	mov	r1, r4
 8009130:	4640      	mov	r0, r8
 8009132:	f7ff fee7 	bl	8008f04 <_printf_common>
 8009136:	3001      	adds	r0, #1
 8009138:	d14a      	bne.n	80091d0 <_printf_i+0x1f0>
 800913a:	f04f 30ff 	mov.w	r0, #4294967295
 800913e:	b004      	add	sp, #16
 8009140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009144:	6823      	ldr	r3, [r4, #0]
 8009146:	f043 0320 	orr.w	r3, r3, #32
 800914a:	6023      	str	r3, [r4, #0]
 800914c:	4832      	ldr	r0, [pc, #200]	@ (8009218 <_printf_i+0x238>)
 800914e:	2778      	movs	r7, #120	@ 0x78
 8009150:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009154:	6823      	ldr	r3, [r4, #0]
 8009156:	6831      	ldr	r1, [r6, #0]
 8009158:	061f      	lsls	r7, r3, #24
 800915a:	f851 5b04 	ldr.w	r5, [r1], #4
 800915e:	d402      	bmi.n	8009166 <_printf_i+0x186>
 8009160:	065f      	lsls	r7, r3, #25
 8009162:	bf48      	it	mi
 8009164:	b2ad      	uxthmi	r5, r5
 8009166:	6031      	str	r1, [r6, #0]
 8009168:	07d9      	lsls	r1, r3, #31
 800916a:	bf44      	itt	mi
 800916c:	f043 0320 	orrmi.w	r3, r3, #32
 8009170:	6023      	strmi	r3, [r4, #0]
 8009172:	b11d      	cbz	r5, 800917c <_printf_i+0x19c>
 8009174:	2310      	movs	r3, #16
 8009176:	e7ad      	b.n	80090d4 <_printf_i+0xf4>
 8009178:	4826      	ldr	r0, [pc, #152]	@ (8009214 <_printf_i+0x234>)
 800917a:	e7e9      	b.n	8009150 <_printf_i+0x170>
 800917c:	6823      	ldr	r3, [r4, #0]
 800917e:	f023 0320 	bic.w	r3, r3, #32
 8009182:	6023      	str	r3, [r4, #0]
 8009184:	e7f6      	b.n	8009174 <_printf_i+0x194>
 8009186:	4616      	mov	r6, r2
 8009188:	e7bd      	b.n	8009106 <_printf_i+0x126>
 800918a:	6833      	ldr	r3, [r6, #0]
 800918c:	6825      	ldr	r5, [r4, #0]
 800918e:	6961      	ldr	r1, [r4, #20]
 8009190:	1d18      	adds	r0, r3, #4
 8009192:	6030      	str	r0, [r6, #0]
 8009194:	062e      	lsls	r6, r5, #24
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	d501      	bpl.n	800919e <_printf_i+0x1be>
 800919a:	6019      	str	r1, [r3, #0]
 800919c:	e002      	b.n	80091a4 <_printf_i+0x1c4>
 800919e:	0668      	lsls	r0, r5, #25
 80091a0:	d5fb      	bpl.n	800919a <_printf_i+0x1ba>
 80091a2:	8019      	strh	r1, [r3, #0]
 80091a4:	2300      	movs	r3, #0
 80091a6:	6123      	str	r3, [r4, #16]
 80091a8:	4616      	mov	r6, r2
 80091aa:	e7bc      	b.n	8009126 <_printf_i+0x146>
 80091ac:	6833      	ldr	r3, [r6, #0]
 80091ae:	1d1a      	adds	r2, r3, #4
 80091b0:	6032      	str	r2, [r6, #0]
 80091b2:	681e      	ldr	r6, [r3, #0]
 80091b4:	6862      	ldr	r2, [r4, #4]
 80091b6:	2100      	movs	r1, #0
 80091b8:	4630      	mov	r0, r6
 80091ba:	f7f7 f809 	bl	80001d0 <memchr>
 80091be:	b108      	cbz	r0, 80091c4 <_printf_i+0x1e4>
 80091c0:	1b80      	subs	r0, r0, r6
 80091c2:	6060      	str	r0, [r4, #4]
 80091c4:	6863      	ldr	r3, [r4, #4]
 80091c6:	6123      	str	r3, [r4, #16]
 80091c8:	2300      	movs	r3, #0
 80091ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80091ce:	e7aa      	b.n	8009126 <_printf_i+0x146>
 80091d0:	6923      	ldr	r3, [r4, #16]
 80091d2:	4632      	mov	r2, r6
 80091d4:	4649      	mov	r1, r9
 80091d6:	4640      	mov	r0, r8
 80091d8:	47d0      	blx	sl
 80091da:	3001      	adds	r0, #1
 80091dc:	d0ad      	beq.n	800913a <_printf_i+0x15a>
 80091de:	6823      	ldr	r3, [r4, #0]
 80091e0:	079b      	lsls	r3, r3, #30
 80091e2:	d413      	bmi.n	800920c <_printf_i+0x22c>
 80091e4:	68e0      	ldr	r0, [r4, #12]
 80091e6:	9b03      	ldr	r3, [sp, #12]
 80091e8:	4298      	cmp	r0, r3
 80091ea:	bfb8      	it	lt
 80091ec:	4618      	movlt	r0, r3
 80091ee:	e7a6      	b.n	800913e <_printf_i+0x15e>
 80091f0:	2301      	movs	r3, #1
 80091f2:	4632      	mov	r2, r6
 80091f4:	4649      	mov	r1, r9
 80091f6:	4640      	mov	r0, r8
 80091f8:	47d0      	blx	sl
 80091fa:	3001      	adds	r0, #1
 80091fc:	d09d      	beq.n	800913a <_printf_i+0x15a>
 80091fe:	3501      	adds	r5, #1
 8009200:	68e3      	ldr	r3, [r4, #12]
 8009202:	9903      	ldr	r1, [sp, #12]
 8009204:	1a5b      	subs	r3, r3, r1
 8009206:	42ab      	cmp	r3, r5
 8009208:	dcf2      	bgt.n	80091f0 <_printf_i+0x210>
 800920a:	e7eb      	b.n	80091e4 <_printf_i+0x204>
 800920c:	2500      	movs	r5, #0
 800920e:	f104 0619 	add.w	r6, r4, #25
 8009212:	e7f5      	b.n	8009200 <_printf_i+0x220>
 8009214:	08009755 	.word	0x08009755
 8009218:	08009766 	.word	0x08009766

0800921c <__sflush_r>:
 800921c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009224:	0716      	lsls	r6, r2, #28
 8009226:	4605      	mov	r5, r0
 8009228:	460c      	mov	r4, r1
 800922a:	d454      	bmi.n	80092d6 <__sflush_r+0xba>
 800922c:	684b      	ldr	r3, [r1, #4]
 800922e:	2b00      	cmp	r3, #0
 8009230:	dc02      	bgt.n	8009238 <__sflush_r+0x1c>
 8009232:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009234:	2b00      	cmp	r3, #0
 8009236:	dd48      	ble.n	80092ca <__sflush_r+0xae>
 8009238:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800923a:	2e00      	cmp	r6, #0
 800923c:	d045      	beq.n	80092ca <__sflush_r+0xae>
 800923e:	2300      	movs	r3, #0
 8009240:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009244:	682f      	ldr	r7, [r5, #0]
 8009246:	6a21      	ldr	r1, [r4, #32]
 8009248:	602b      	str	r3, [r5, #0]
 800924a:	d030      	beq.n	80092ae <__sflush_r+0x92>
 800924c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800924e:	89a3      	ldrh	r3, [r4, #12]
 8009250:	0759      	lsls	r1, r3, #29
 8009252:	d505      	bpl.n	8009260 <__sflush_r+0x44>
 8009254:	6863      	ldr	r3, [r4, #4]
 8009256:	1ad2      	subs	r2, r2, r3
 8009258:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800925a:	b10b      	cbz	r3, 8009260 <__sflush_r+0x44>
 800925c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800925e:	1ad2      	subs	r2, r2, r3
 8009260:	2300      	movs	r3, #0
 8009262:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009264:	6a21      	ldr	r1, [r4, #32]
 8009266:	4628      	mov	r0, r5
 8009268:	47b0      	blx	r6
 800926a:	1c43      	adds	r3, r0, #1
 800926c:	89a3      	ldrh	r3, [r4, #12]
 800926e:	d106      	bne.n	800927e <__sflush_r+0x62>
 8009270:	6829      	ldr	r1, [r5, #0]
 8009272:	291d      	cmp	r1, #29
 8009274:	d82b      	bhi.n	80092ce <__sflush_r+0xb2>
 8009276:	4a2a      	ldr	r2, [pc, #168]	@ (8009320 <__sflush_r+0x104>)
 8009278:	40ca      	lsrs	r2, r1
 800927a:	07d6      	lsls	r6, r2, #31
 800927c:	d527      	bpl.n	80092ce <__sflush_r+0xb2>
 800927e:	2200      	movs	r2, #0
 8009280:	6062      	str	r2, [r4, #4]
 8009282:	04d9      	lsls	r1, r3, #19
 8009284:	6922      	ldr	r2, [r4, #16]
 8009286:	6022      	str	r2, [r4, #0]
 8009288:	d504      	bpl.n	8009294 <__sflush_r+0x78>
 800928a:	1c42      	adds	r2, r0, #1
 800928c:	d101      	bne.n	8009292 <__sflush_r+0x76>
 800928e:	682b      	ldr	r3, [r5, #0]
 8009290:	b903      	cbnz	r3, 8009294 <__sflush_r+0x78>
 8009292:	6560      	str	r0, [r4, #84]	@ 0x54
 8009294:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009296:	602f      	str	r7, [r5, #0]
 8009298:	b1b9      	cbz	r1, 80092ca <__sflush_r+0xae>
 800929a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800929e:	4299      	cmp	r1, r3
 80092a0:	d002      	beq.n	80092a8 <__sflush_r+0x8c>
 80092a2:	4628      	mov	r0, r5
 80092a4:	f7ff fbf4 	bl	8008a90 <_free_r>
 80092a8:	2300      	movs	r3, #0
 80092aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80092ac:	e00d      	b.n	80092ca <__sflush_r+0xae>
 80092ae:	2301      	movs	r3, #1
 80092b0:	4628      	mov	r0, r5
 80092b2:	47b0      	blx	r6
 80092b4:	4602      	mov	r2, r0
 80092b6:	1c50      	adds	r0, r2, #1
 80092b8:	d1c9      	bne.n	800924e <__sflush_r+0x32>
 80092ba:	682b      	ldr	r3, [r5, #0]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d0c6      	beq.n	800924e <__sflush_r+0x32>
 80092c0:	2b1d      	cmp	r3, #29
 80092c2:	d001      	beq.n	80092c8 <__sflush_r+0xac>
 80092c4:	2b16      	cmp	r3, #22
 80092c6:	d11e      	bne.n	8009306 <__sflush_r+0xea>
 80092c8:	602f      	str	r7, [r5, #0]
 80092ca:	2000      	movs	r0, #0
 80092cc:	e022      	b.n	8009314 <__sflush_r+0xf8>
 80092ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80092d2:	b21b      	sxth	r3, r3
 80092d4:	e01b      	b.n	800930e <__sflush_r+0xf2>
 80092d6:	690f      	ldr	r7, [r1, #16]
 80092d8:	2f00      	cmp	r7, #0
 80092da:	d0f6      	beq.n	80092ca <__sflush_r+0xae>
 80092dc:	0793      	lsls	r3, r2, #30
 80092de:	680e      	ldr	r6, [r1, #0]
 80092e0:	bf08      	it	eq
 80092e2:	694b      	ldreq	r3, [r1, #20]
 80092e4:	600f      	str	r7, [r1, #0]
 80092e6:	bf18      	it	ne
 80092e8:	2300      	movne	r3, #0
 80092ea:	eba6 0807 	sub.w	r8, r6, r7
 80092ee:	608b      	str	r3, [r1, #8]
 80092f0:	f1b8 0f00 	cmp.w	r8, #0
 80092f4:	dde9      	ble.n	80092ca <__sflush_r+0xae>
 80092f6:	6a21      	ldr	r1, [r4, #32]
 80092f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80092fa:	4643      	mov	r3, r8
 80092fc:	463a      	mov	r2, r7
 80092fe:	4628      	mov	r0, r5
 8009300:	47b0      	blx	r6
 8009302:	2800      	cmp	r0, #0
 8009304:	dc08      	bgt.n	8009318 <__sflush_r+0xfc>
 8009306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800930a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800930e:	81a3      	strh	r3, [r4, #12]
 8009310:	f04f 30ff 	mov.w	r0, #4294967295
 8009314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009318:	4407      	add	r7, r0
 800931a:	eba8 0800 	sub.w	r8, r8, r0
 800931e:	e7e7      	b.n	80092f0 <__sflush_r+0xd4>
 8009320:	20400001 	.word	0x20400001

08009324 <_fflush_r>:
 8009324:	b538      	push	{r3, r4, r5, lr}
 8009326:	690b      	ldr	r3, [r1, #16]
 8009328:	4605      	mov	r5, r0
 800932a:	460c      	mov	r4, r1
 800932c:	b913      	cbnz	r3, 8009334 <_fflush_r+0x10>
 800932e:	2500      	movs	r5, #0
 8009330:	4628      	mov	r0, r5
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	b118      	cbz	r0, 800933e <_fflush_r+0x1a>
 8009336:	6a03      	ldr	r3, [r0, #32]
 8009338:	b90b      	cbnz	r3, 800933e <_fflush_r+0x1a>
 800933a:	f7ff f9a1 	bl	8008680 <__sinit>
 800933e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d0f3      	beq.n	800932e <_fflush_r+0xa>
 8009346:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009348:	07d0      	lsls	r0, r2, #31
 800934a:	d404      	bmi.n	8009356 <_fflush_r+0x32>
 800934c:	0599      	lsls	r1, r3, #22
 800934e:	d402      	bmi.n	8009356 <_fflush_r+0x32>
 8009350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009352:	f7ff fb8c 	bl	8008a6e <__retarget_lock_acquire_recursive>
 8009356:	4628      	mov	r0, r5
 8009358:	4621      	mov	r1, r4
 800935a:	f7ff ff5f 	bl	800921c <__sflush_r>
 800935e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009360:	07da      	lsls	r2, r3, #31
 8009362:	4605      	mov	r5, r0
 8009364:	d4e4      	bmi.n	8009330 <_fflush_r+0xc>
 8009366:	89a3      	ldrh	r3, [r4, #12]
 8009368:	059b      	lsls	r3, r3, #22
 800936a:	d4e1      	bmi.n	8009330 <_fflush_r+0xc>
 800936c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800936e:	f7ff fb7f 	bl	8008a70 <__retarget_lock_release_recursive>
 8009372:	e7dd      	b.n	8009330 <_fflush_r+0xc>

08009374 <__swhatbuf_r>:
 8009374:	b570      	push	{r4, r5, r6, lr}
 8009376:	460c      	mov	r4, r1
 8009378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800937c:	2900      	cmp	r1, #0
 800937e:	b096      	sub	sp, #88	@ 0x58
 8009380:	4615      	mov	r5, r2
 8009382:	461e      	mov	r6, r3
 8009384:	da0d      	bge.n	80093a2 <__swhatbuf_r+0x2e>
 8009386:	89a3      	ldrh	r3, [r4, #12]
 8009388:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800938c:	f04f 0100 	mov.w	r1, #0
 8009390:	bf14      	ite	ne
 8009392:	2340      	movne	r3, #64	@ 0x40
 8009394:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009398:	2000      	movs	r0, #0
 800939a:	6031      	str	r1, [r6, #0]
 800939c:	602b      	str	r3, [r5, #0]
 800939e:	b016      	add	sp, #88	@ 0x58
 80093a0:	bd70      	pop	{r4, r5, r6, pc}
 80093a2:	466a      	mov	r2, sp
 80093a4:	f000 f848 	bl	8009438 <_fstat_r>
 80093a8:	2800      	cmp	r0, #0
 80093aa:	dbec      	blt.n	8009386 <__swhatbuf_r+0x12>
 80093ac:	9901      	ldr	r1, [sp, #4]
 80093ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80093b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80093b6:	4259      	negs	r1, r3
 80093b8:	4159      	adcs	r1, r3
 80093ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093be:	e7eb      	b.n	8009398 <__swhatbuf_r+0x24>

080093c0 <__smakebuf_r>:
 80093c0:	898b      	ldrh	r3, [r1, #12]
 80093c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093c4:	079d      	lsls	r5, r3, #30
 80093c6:	4606      	mov	r6, r0
 80093c8:	460c      	mov	r4, r1
 80093ca:	d507      	bpl.n	80093dc <__smakebuf_r+0x1c>
 80093cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80093d0:	6023      	str	r3, [r4, #0]
 80093d2:	6123      	str	r3, [r4, #16]
 80093d4:	2301      	movs	r3, #1
 80093d6:	6163      	str	r3, [r4, #20]
 80093d8:	b003      	add	sp, #12
 80093da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093dc:	ab01      	add	r3, sp, #4
 80093de:	466a      	mov	r2, sp
 80093e0:	f7ff ffc8 	bl	8009374 <__swhatbuf_r>
 80093e4:	9f00      	ldr	r7, [sp, #0]
 80093e6:	4605      	mov	r5, r0
 80093e8:	4639      	mov	r1, r7
 80093ea:	4630      	mov	r0, r6
 80093ec:	f7ff fbbc 	bl	8008b68 <_malloc_r>
 80093f0:	b948      	cbnz	r0, 8009406 <__smakebuf_r+0x46>
 80093f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093f6:	059a      	lsls	r2, r3, #22
 80093f8:	d4ee      	bmi.n	80093d8 <__smakebuf_r+0x18>
 80093fa:	f023 0303 	bic.w	r3, r3, #3
 80093fe:	f043 0302 	orr.w	r3, r3, #2
 8009402:	81a3      	strh	r3, [r4, #12]
 8009404:	e7e2      	b.n	80093cc <__smakebuf_r+0xc>
 8009406:	89a3      	ldrh	r3, [r4, #12]
 8009408:	6020      	str	r0, [r4, #0]
 800940a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800940e:	81a3      	strh	r3, [r4, #12]
 8009410:	9b01      	ldr	r3, [sp, #4]
 8009412:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009416:	b15b      	cbz	r3, 8009430 <__smakebuf_r+0x70>
 8009418:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800941c:	4630      	mov	r0, r6
 800941e:	f000 f81d 	bl	800945c <_isatty_r>
 8009422:	b128      	cbz	r0, 8009430 <__smakebuf_r+0x70>
 8009424:	89a3      	ldrh	r3, [r4, #12]
 8009426:	f023 0303 	bic.w	r3, r3, #3
 800942a:	f043 0301 	orr.w	r3, r3, #1
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	89a3      	ldrh	r3, [r4, #12]
 8009432:	431d      	orrs	r5, r3
 8009434:	81a5      	strh	r5, [r4, #12]
 8009436:	e7cf      	b.n	80093d8 <__smakebuf_r+0x18>

08009438 <_fstat_r>:
 8009438:	b538      	push	{r3, r4, r5, lr}
 800943a:	4d07      	ldr	r5, [pc, #28]	@ (8009458 <_fstat_r+0x20>)
 800943c:	2300      	movs	r3, #0
 800943e:	4604      	mov	r4, r0
 8009440:	4608      	mov	r0, r1
 8009442:	4611      	mov	r1, r2
 8009444:	602b      	str	r3, [r5, #0]
 8009446:	f7f7 ff53 	bl	80012f0 <_fstat>
 800944a:	1c43      	adds	r3, r0, #1
 800944c:	d102      	bne.n	8009454 <_fstat_r+0x1c>
 800944e:	682b      	ldr	r3, [r5, #0]
 8009450:	b103      	cbz	r3, 8009454 <_fstat_r+0x1c>
 8009452:	6023      	str	r3, [r4, #0]
 8009454:	bd38      	pop	{r3, r4, r5, pc}
 8009456:	bf00      	nop
 8009458:	200030d4 	.word	0x200030d4

0800945c <_isatty_r>:
 800945c:	b538      	push	{r3, r4, r5, lr}
 800945e:	4d06      	ldr	r5, [pc, #24]	@ (8009478 <_isatty_r+0x1c>)
 8009460:	2300      	movs	r3, #0
 8009462:	4604      	mov	r4, r0
 8009464:	4608      	mov	r0, r1
 8009466:	602b      	str	r3, [r5, #0]
 8009468:	f7f7 ff52 	bl	8001310 <_isatty>
 800946c:	1c43      	adds	r3, r0, #1
 800946e:	d102      	bne.n	8009476 <_isatty_r+0x1a>
 8009470:	682b      	ldr	r3, [r5, #0]
 8009472:	b103      	cbz	r3, 8009476 <_isatty_r+0x1a>
 8009474:	6023      	str	r3, [r4, #0]
 8009476:	bd38      	pop	{r3, r4, r5, pc}
 8009478:	200030d4 	.word	0x200030d4

0800947c <_sbrk_r>:
 800947c:	b538      	push	{r3, r4, r5, lr}
 800947e:	4d06      	ldr	r5, [pc, #24]	@ (8009498 <_sbrk_r+0x1c>)
 8009480:	2300      	movs	r3, #0
 8009482:	4604      	mov	r4, r0
 8009484:	4608      	mov	r0, r1
 8009486:	602b      	str	r3, [r5, #0]
 8009488:	f7f7 ff5a 	bl	8001340 <_sbrk>
 800948c:	1c43      	adds	r3, r0, #1
 800948e:	d102      	bne.n	8009496 <_sbrk_r+0x1a>
 8009490:	682b      	ldr	r3, [r5, #0]
 8009492:	b103      	cbz	r3, 8009496 <_sbrk_r+0x1a>
 8009494:	6023      	str	r3, [r4, #0]
 8009496:	bd38      	pop	{r3, r4, r5, pc}
 8009498:	200030d4 	.word	0x200030d4

0800949c <_init>:
 800949c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949e:	bf00      	nop
 80094a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094a2:	bc08      	pop	{r3}
 80094a4:	469e      	mov	lr, r3
 80094a6:	4770      	bx	lr

080094a8 <_fini>:
 80094a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094aa:	bf00      	nop
 80094ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094ae:	bc08      	pop	{r3}
 80094b0:	469e      	mov	lr, r3
 80094b2:	4770      	bx	lr
