<h2 id="Ncore3.6DMI:2024w46:11/11/24-11/15/24-Highlights:">Highlights:</h2><h2 id="Ncore3.6DMI:2024w46:11/11/24-11/15/24-Activities:">Activities:</h2><ul><li><p>3.7</p><ul><li><p>Error Testing on SRAM:</p><ul><li><p>Bring-up phase on correctable errors:</p><ul><li><p>Test is WIP</p></li><li><p>Correctable errors have been implemented and are fully tested</p></li><li><p>SRAM initialization issue which was pushing x propagation</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15837" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15837?src=confmacro" class="jira-issue-key">CONC-15837</a>
                            </span>
 </p></li><li><p>Locally modeled an initialization monitoring 1 hot address bus so DV can inject errors after initialization is fully complete on SRAM. Also asked Ben to implement this logic within the memory module so the rest of the DV team can leverage this signal to write their tests. The RTL changes have been checked in by Ben. I’m yet to integrate it into my existing tests.</p></li></ul></li><li><p>Coverage WIP, should conclude these tests and coverage by end of WW46</p></li></ul></li></ul></li><li><p>VIP features:</p><ul><li><p>Read data interleaving</p><ul><li><p>Implemented and pushed changes in</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15242" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15242?src=confmacro" class="jira-issue-key">CONC-15242</a>
                            </span>
</p></li></ul></li></ul></li></ul></li><li><p>Regression Debug</p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15814" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15814?src=confmacro" class="jira-issue-key">CONC-15814</a>
                            </span>
</p><ul><li><p>Need to trace the pending atomic transaction</p></li></ul></li></ul></li></ul></li></ul><h2 id="Ncore3.6DMI:2024w46:11/11/24-11/15/24-Amee:">Amee: <a class="confluence-userlink user-mention" data-account-id="712020:8f1e1572-cdc5-4487-b043-1a0e740fd71a" href="https://arterisip.atlassian.net/wiki/people/712020:8f1e1572-cdc5-4487-b043-1a0e740fd71a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Aatman Kansagra (Deactivated)</a></h2><ul><li><p>AXI backpressure modeling:</p><ul><li><p>Passed this on to Amee and gave her an overview with resources on how to achieve it, WIP.</p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15743" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15743?src=confmacro" class="jira-issue-key">CONC-15743</a>
                            </span>


    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13674" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13674?src=confmacro" class="jira-issue-key">CONC-13674</a>
                            </span>
</p></li></ul></li><li><p>RAL updates</p><ul><li><p>Introduced some bugs in the weekly with this change. An incremental fix has been pushed in over the weekend</p></li><li><p><a class="external-link" href="http://gitlab.arteris.com/hardware/hw-ncr/-/commit/f6f6a89075b4dbd9115b3e7eb37d23dd217d49e7" rel="nofollow">CONC-12512 : RAL Integration update (f6f6a890) · Commits · hardware / hw-ncr · GitLab</a></p></li></ul></li></ul>