Analysis & Synthesis report for top
Fri Aug  6 13:57:12 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|uart:uart_inst|receiver:uart_rx|state
 11. State Machine - |top|uart:uart_inst|transmitter:uart_tx|state
 12. State Machine - |top|boy:boy|ppu:ppu|r_next_backup
 13. State Machine - |top|boy:boy|ppu:ppu|r_state
 14. State Machine - |top|boy:boy|ppu:ppu|pf_empty
 15. State Machine - |top|boy:boy|dma:dma|state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated
 23. Source assignments for CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1
 24. Source assignments for CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1
 25. Source assignments for CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1
 26. Source assignments for CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1
 27. Source assignments for vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated
 28. Source assignments for boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0|altsyncram_kmd1:auto_generated
 29. Source assignments for boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0|altsyncram_kmd1:auto_generated
 30. Source assignments for boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated
 31. Source assignments for boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated
 32. Source assignments for boy:boy|altsyncram:high_ram_rtl_0|altsyncram_qpd1:auto_generated
 33. Parameter Settings for User Entity Instance: PLL_0:PLL_0_inst|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: boy:boy|cpu:cpu|singlereg:acc
 35. Parameter Settings for User Entity Instance: boy:boy|ppu:ppu|singleport_ram:br_vram
 36. Parameter Settings for User Entity Instance: boy:boy|sound:sound|clk_div:frame_div
 37. Parameter Settings for User Entity Instance: boy:boy|sound:sound|clk_div:freq_div
 38. Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr
 39. Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr
 40. Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr
 41. Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr
 42. Parameter Settings for User Entity Instance: boy:boy|singleport_ram:br_wram
 43. Parameter Settings for User Entity Instance: Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: uart:uart_inst|baud_rate_gen:uart_baud
 49. Parameter Settings for User Entity Instance: uart:uart_inst|transmitter:uart_tx
 50. Parameter Settings for User Entity Instance: uart:uart_inst|receiver:uart_rx
 51. Parameter Settings for User Entity Instance: vga_mixer:vga_mixer_instant|vga_timing:vga_timing
 52. Parameter Settings for Inferred Entity Instance: vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0
 53. Parameter Settings for Inferred Entity Instance: boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0
 54. Parameter Settings for Inferred Entity Instance: boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0
 55. Parameter Settings for Inferred Entity Instance: boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0
 56. Parameter Settings for Inferred Entity Instance: boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0
 57. Parameter Settings for Inferred Entity Instance: boy:boy|altsyncram:high_ram_rtl_0
 58. Parameter Settings for Inferred Entity Instance: boy:boy|sound:sound|lpm_mult:Mult0
 59. Parameter Settings for Inferred Entity Instance: boy:boy|sound:sound|lpm_mult:Mult1
 60. altpll Parameter Settings by Entity Instance
 61. altsyncram Parameter Settings by Entity Instance
 62. lpm_mult Parameter Settings by Entity Instance
 63. Port Connectivity Checks: "vga_mixer:vga_mixer_instant|vga_timing:vga_timing"
 64. Port Connectivity Checks: "vga_mixer:vga_mixer_instant"
 65. Port Connectivity Checks: "uart:uart_inst"
 66. Port Connectivity Checks: "Cart_ram:Cart_ram_inst"
 67. Port Connectivity Checks: "mbc5:mbc5"
 68. Port Connectivity Checks: "boy:boy|sound:sound|sound_square:sound_ch2"
 69. Port Connectivity Checks: "boy:boy|sound:sound"
 70. Port Connectivity Checks: "boy:boy|ppu:ppu"
 71. Port Connectivity Checks: "boy:boy"
 72. Port Connectivity Checks: "PLL_0:PLL_0_inst"
 73. In-System Memory Content Editor Settings
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 76. Elapsed Time Per Partition
 77. Analysis & Synthesis Messages
 78. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Aug  6 13:57:12 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,552                                       ;
;     Total combinational functions  ; 5,584                                       ;
;     Dedicated logic registers      ; 2,101                                       ;
; Total registers                    ; 2101                                        ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,538,752                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; rom/Tobu/tobu_3.v                                                  ; yes             ; User Wizard-Generated File                   ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v                                                  ;             ;
; rom/Tobu/tobu_2.v                                                  ; yes             ; User Wizard-Generated File                   ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v                                                  ;             ;
; rom/Tobu/tobu_1.v                                                  ; yes             ; User Wizard-Generated File                   ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v                                                  ;             ;
; rom/Tobu/tobu_0.v                                                  ; yes             ; User Wizard-Generated File                   ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v                                                  ;             ;
; rom/Tobu/CartTobu.v                                                ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v                                                ;             ;
; PLL/PLL_0.v                                                        ; yes             ; User Wizard-Generated File                   ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v                                                        ;             ;
; top.v                                                              ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v                                                              ;             ;
; Ram/Cart_ram.v                                                     ; yes             ; User Wizard-Generated File                   ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v                                                     ;             ;
; Uart/uart.v                                                        ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v                                                        ;             ;
; Uart/transmitter.v                                                 ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/transmitter.v                                                 ;             ;
; Uart/receiver.v                                                    ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/receiver.v                                                    ;             ;
; Uart/baud_rate_gen.v                                               ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/baud_rate_gen.v                                               ;             ;
; PS2_keyboard/ps2_keyboard.v                                        ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PS2_keyboard/ps2_keyboard.v                                        ;             ;
; VerilogBoyRtl/vga_timing.v                                         ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v                                         ;             ;
; VerilogBoyRtl/vga_mixer.v                                          ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v                                          ;             ;
; VerilogBoyRtl/timer.v                                              ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/timer.v                                              ;             ;
; VerilogBoyRtl/sound_wave.v                                         ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v                                         ;             ;
; VerilogBoyRtl/sound_vol_env.v                                      ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v                                      ;             ;
; VerilogBoyRtl/sound_square.v                                       ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v                                       ;             ;
; VerilogBoyRtl/sound_noise.v                                        ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v                                        ;             ;
; VerilogBoyRtl/sound_length_ctr.v                                   ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v                                   ;             ;
; VerilogBoyRtl/sound_channel_mix.v                                  ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_channel_mix.v                                  ;             ;
; VerilogBoyRtl/sound.v                                              ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v                                              ;             ;
; VerilogBoyRtl/singlereg.v                                          ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/singlereg.v                                          ;             ;
; VerilogBoyRtl/singleport_ram.v                                     ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/singleport_ram.v                                     ;             ;
; VerilogBoyRtl/regfile.v                                            ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/regfile.v                                            ;             ;
; VerilogBoyRtl/ppu.v                                                ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v                                                ;             ;
; VerilogBoyRtl/mbc5.v                                               ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/mbc5.v                                               ;             ;
; VerilogBoyRtl/dma.v                                                ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/dma.v                                                ;             ;
; VerilogBoyRtl/cpu.v                                                ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v                                                ;             ;
; VerilogBoyRtl/control.v                                            ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/control.v                                            ;             ;
; VerilogBoyRtl/common.v                                             ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/common.v                                             ;             ;
; VerilogBoyRtl/clk_div.v                                            ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/clk_div.v                                            ;             ;
; VerilogBoyRtl/brom_comb.v                                          ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v                                          ;             ;
; VerilogBoyRtl/boy.v                                                ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v                                                ;             ;
; VerilogBoyRtl/alu.v                                                ; yes             ; User Verilog HDL File                        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/alu.v                                                ;             ;
; bootRom/bootrom_game.mif                                           ; yes             ; Auto-Found Memory Initialization File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/bootRom/bootrom_game.mif                                           ;             ;
; resetGen.v                                                         ; yes             ; Auto-Found Verilog HDL File                  ; /home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                               ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                           ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                          ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                        ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                        ;             ;
; db/PLL_0_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_2ag1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf                                             ;             ;
; db/decode_msa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_msa.tdf                                                  ;             ;
; db/decode_f8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_f8a.tdf                                                  ;             ;
; db/mux_6nb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_6nb.tdf                                                     ;             ;
; db/altsyncram_7tb1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf                                             ;             ;
; db/altsyncram_akd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf                                             ;             ;
; rom/Tobu/tobu_0.mif                                                ; yes             ; Auto-Found Memory Initialization File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.mif                                                ;             ;
; db/decode_rsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_rsa.tdf                                                  ;             ;
; db/decode_k8a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_k8a.tdf                                                  ;             ;
; db/mux_bnb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_bnb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; db/altsyncram_a0c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf                                             ;             ;
; db/altsyncram_bkd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_bkd2.tdf                                             ;             ;
; rom/Tobu/tobu_1.mif                                                ; yes             ; Auto-Found Memory Initialization File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.mif                                                ;             ;
; db/altsyncram_c0c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf                                             ;             ;
; db/altsyncram_ckd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_ckd2.tdf                                             ;             ;
; rom/Tobu/tobu_2.mif                                                ; yes             ; Auto-Found Memory Initialization File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.mif                                                ;             ;
; db/altsyncram_e0c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf                                             ;             ;
; db/altsyncram_dkd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_dkd2.tdf                                             ;             ;
; rom/Tobu/tobu_3.mif                                                ; yes             ; Auto-Found Memory Initialization File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.mif                                                ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sld0739193b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
; db/altsyncram_i5h1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_i5h1.tdf                                             ;             ;
; db/decode_lsa.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_lsa.tdf                                                  ;             ;
; db/mux_vmb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_vmb.tdf                                                     ;             ;
; db/altsyncram_kmd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_kmd1.tdf                                             ;             ;
; db/altsyncram_hf81.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_hf81.tdf                                             ;             ;
; db/altsyncram_qpd1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_qpd1.tdf                                             ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc                             ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf                             ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/csa_add.inc                              ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc                             ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muleabz.inc                              ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc                             ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc                           ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc                         ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                       ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc                              ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf                             ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                          ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/addcore.inc                              ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/look_add.inc                             ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                  ;             ;
; db/add_sub_lbh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/add_sub_lbh.tdf                                                 ;             ;
; db/add_sub_mbh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/add_sub_mbh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.tdf                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,552                                                                                 ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 5584                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 3461                                                                                  ;
;     -- 3 input functions                    ; 1224                                                                                  ;
;     -- <=2 input functions                  ; 899                                                                                   ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 5068                                                                                  ;
;     -- arithmetic mode                      ; 516                                                                                   ;
;                                             ;                                                                                       ;
; Total registers                             ; 2101                                                                                  ;
;     -- Dedicated logic registers            ; 2101                                                                                  ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 95                                                                                    ;
; Total memory bits                           ; 2538752                                                                               ;
;                                             ;                                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
;                                             ;                                                                                       ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; PLL_0:PLL_0_inst|altpll:altpll_component|PLL_0_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1913                                                                                  ;
; Total fan-out                               ; 35681                                                                                 ;
; Average fan-out                             ; 4.34                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 5584 (258)          ; 2101 (64)                 ; 2538752     ; 0            ; 0       ; 0         ; 95   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |CartTobu:tobu|                                                                                                                      ; 537 (0)             ; 195 (0)                   ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu                                                                                                                                                                                                                                                                                                                              ; CartTobu                          ; work         ;
;       |tobu_0:tobu_0_inst|                                                                                                              ; 153 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst                                                                                                                                                                                                                                                                                                           ; tobu_0                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 153 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_7tb1:auto_generated|                                                                                            ; 153 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_7tb1                   ; work         ;
;                |altsyncram_akd2:altsyncram1|                                                                                            ; 86 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1                                                                                                                                                                                                                ; altsyncram_akd2                   ; work         ;
;                   |decode_k8a:rden_decode_a|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|decode_k8a:rden_decode_a                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_k8a:rden_decode_b|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|decode_k8a:rden_decode_b                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_rsa:decode5|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|decode_rsa:decode5                                                                                                                                                                                             ; decode_rsa                        ; work         ;
;                   |mux_bnb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|mux_bnb:mux6                                                                                                                                                                                                   ; mux_bnb                           ; work         ;
;                   |mux_bnb:mux7|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|mux_bnb:mux7                                                                                                                                                                                                   ; mux_bnb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 67 (44)             ; 45 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;       |tobu_1:tobu_1_inst|                                                                                                              ; 149 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst                                                                                                                                                                                                                                                                                                           ; tobu_1                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 149 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_a0c1:auto_generated|                                                                                            ; 149 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_a0c1                   ; work         ;
;                |altsyncram_bkd2:altsyncram1|                                                                                            ; 80 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1                                                                                                                                                                                                                ; altsyncram_bkd2                   ; work         ;
;                   |decode_k8a:rden_decode_b|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|decode_k8a:rden_decode_b                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_rsa:decode5|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|decode_rsa:decode5                                                                                                                                                                                             ; decode_rsa                        ; work         ;
;                   |mux_bnb:mux6|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|mux_bnb:mux6                                                                                                                                                                                                   ; mux_bnb                           ; work         ;
;                   |mux_bnb:mux7|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|mux_bnb:mux7                                                                                                                                                                                                   ; mux_bnb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 69 (44)             ; 45 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 25 (25)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;       |tobu_2:tobu_2_inst|                                                                                                              ; 119 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst                                                                                                                                                                                                                                                                                                           ; tobu_2                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 119 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_c0c1:auto_generated|                                                                                            ; 119 (0)             ; 48 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_c0c1                   ; work         ;
;                |altsyncram_ckd2:altsyncram1|                                                                                            ; 49 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1                                                                                                                                                                                                                ; altsyncram_ckd2                   ; work         ;
;                   |decode_k8a:rden_decode_a|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|decode_k8a:rden_decode_a                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_k8a:rden_decode_b|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|decode_k8a:rden_decode_b                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_rsa:decode5|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|decode_rsa:decode5                                                                                                                                                                                             ; decode_rsa                        ; work         ;
;                   |mux_bnb:mux7|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|mux_bnb:mux7                                                                                                                                                                                                   ; mux_bnb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 70 (44)             ; 45 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 26 (26)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;       |tobu_3:tobu_3_inst|                                                                                                              ; 116 (0)             ; 51 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst                                                                                                                                                                                                                                                                                                           ; tobu_3                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 116 (0)             ; 51 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_e0c1:auto_generated|                                                                                            ; 116 (0)             ; 51 (0)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_e0c1                   ; work         ;
;                |altsyncram_dkd2:altsyncram1|                                                                                            ; 49 (0)              ; 6 (6)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1                                                                                                                                                                                                                ; altsyncram_dkd2                   ; work         ;
;                   |decode_k8a:rden_decode_a|                                                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|decode_k8a:rden_decode_a                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_k8a:rden_decode_b|                                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|decode_k8a:rden_decode_b                                                                                                                                                                                       ; decode_k8a                        ; work         ;
;                   |decode_rsa:decode5|                                                                                                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|decode_rsa:decode5                                                                                                                                                                                             ; decode_rsa                        ; work         ;
;                   |mux_bnb:mux7|                                                                                                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|mux_bnb:mux7                                                                                                                                                                                                   ; mux_bnb                           ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 67 (44)             ; 45 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |Cart_ram:Cart_ram_inst|                                                                                                             ; 24 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Cart_ram:Cart_ram_inst                                                                                                                                                                                                                                                                                                                     ; Cart_ram                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 24 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_2ag1:auto_generated|                                                                                               ; 24 (0)              ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_2ag1                   ; work         ;
;             |decode_f8a:rden_decode|                                                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|decode_f8a:rden_decode                                                                                                                                                                                                                               ; decode_f8a                        ; work         ;
;             |decode_msa:decode3|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|decode_msa:decode3                                                                                                                                                                                                                                   ; decode_msa                        ; work         ;
;             |mux_6nb:mux2|                                                                                                              ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|mux_6nb:mux2                                                                                                                                                                                                                                         ; mux_6nb                           ; work         ;
;    |PLL_0:PLL_0_inst|                                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL_0:PLL_0_inst                                                                                                                                                                                                                                                                                                                           ; PLL_0                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL_0:PLL_0_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; altpll                            ; work         ;
;          |PLL_0_altpll:auto_generated|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|PLL_0:PLL_0_inst|altpll:altpll_component|PLL_0_altpll:auto_generated                                                                                                                                                                                                                                                                       ; PLL_0_altpll                      ; work         ;
;    |boy:boy|                                                                                                                            ; 4124 (348)          ; 1467 (31)                 ; 133376      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy                                                                                                                                                                                                                                                                                                                                    ; boy                               ; work         ;
;       |altsyncram:high_ram_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|altsyncram:high_ram_rtl_0                                                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;          |altsyncram_qpd1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|altsyncram:high_ram_rtl_0|altsyncram_qpd1:auto_generated                                                                                                                                                                                                                                                                           ; altsyncram_qpd1                   ; work         ;
;       |brom_comb:brom|                                                                                                                  ; 202 (202)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|brom_comb:brom                                                                                                                                                                                                                                                                                                                     ; brom_comb                         ; work         ;
;       |cpu:cpu|                                                                                                                         ; 1479 (377)          ; 257 (135)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|cpu:cpu                                                                                                                                                                                                                                                                                                                            ; cpu                               ; work         ;
;          |alu:alu|                                                                                                                      ; 296 (296)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|cpu:cpu|alu:alu                                                                                                                                                                                                                                                                                                                    ; alu                               ; work         ;
;          |control:control|                                                                                                              ; 701 (701)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|cpu:cpu|control:control                                                                                                                                                                                                                                                                                                            ; control                           ; work         ;
;          |regfile:regfile|                                                                                                              ; 96 (96)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|cpu:cpu|regfile:regfile                                                                                                                                                                                                                                                                                                            ; regfile                           ; work         ;
;          |singlereg:acc|                                                                                                                ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|cpu:cpu|singlereg:acc                                                                                                                                                                                                                                                                                                              ; singlereg                         ; work         ;
;       |dma:dma|                                                                                                                         ; 72 (72)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|dma:dma                                                                                                                                                                                                                                                                                                                            ; dma                               ; work         ;
;       |ppu:ppu|                                                                                                                         ; 797 (797)           ; 511 (511)                 ; 66816       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu                                                                                                                                                                                                                                                                                                                            ; ppu                               ; work         ;
;          |altsyncram:oam_l_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_kmd1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0|altsyncram_kmd1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_kmd1                   ; work         ;
;          |altsyncram:oam_u_rtl_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0                                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_kmd1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 640         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0|altsyncram_kmd1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_kmd1                   ; work         ;
;          |singleport_ram:br_vram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|singleport_ram:br_vram                                                                                                                                                                                                                                                                                                     ; singleport_ram                    ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_hf81:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_hf81                   ; work         ;
;       |singleport_ram:br_wram|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|singleport_ram:br_wram                                                                                                                                                                                                                                                                                                             ; singleport_ram                    ; work         ;
;          |altsyncram:ram_rtl_0|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_hf81:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_hf81                   ; work         ;
;       |sound:sound|                                                                                                                     ; 1147 (393)          ; 577 (391)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound                                                                                                                                                                                                                                                                                                                        ; sound                             ; work         ;
;          |clk_div:frame_div|                                                                                                            ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|clk_div:frame_div                                                                                                                                                                                                                                                                                                      ; clk_div                           ; work         ;
;          |clk_div:freq_div|                                                                                                             ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|clk_div:freq_div                                                                                                                                                                                                                                                                                                       ; clk_div                           ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                         ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 32 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                      ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_lbh:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lbh:auto_generated                                                                                                                                                                                                                      ; add_sub_lbh                       ; work         ;
;                   |mpar_add:sub_par_add|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                 ; mpar_add                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;                         |add_sub_mbh:auto_generated|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mbh:auto_generated                                                                                                                                                                                                 ; add_sub_mbh                       ; work         ;
;          |lpm_mult:Mult1|                                                                                                               ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                         ; lpm_mult                          ; work         ;
;             |multcore:mult_core|                                                                                                        ; 32 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                      ; multcore                          ; work         ;
;                |mpar_add:padder|                                                                                                        ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                      ; mpar_add                          ; work         ;
;                   |lpm_add_sub:adder[0]|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                 ; lpm_add_sub                       ; work         ;
;                      |add_sub_lbh:auto_generated|                                                                                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lbh:auto_generated                                                                                                                                                                                                                      ; add_sub_lbh                       ; work         ;
;                   |mpar_add:sub_par_add|                                                                                                ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                 ; mpar_add                          ; work         ;
;                      |lpm_add_sub:adder[0]|                                                                                             ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                            ; lpm_add_sub                       ; work         ;
;                         |add_sub_mbh:auto_generated|                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_mbh:auto_generated                                                                                                                                                                                                 ; add_sub_mbh                       ; work         ;
;          |sound_noise:sound_ch4|                                                                                                        ; 130 (49)            ; 57 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_noise:sound_ch4                                                                                                                                                                                                                                                                                                  ; sound_noise                       ; work         ;
;             |sound_channel_mix:sound_channel_mix|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_channel_mix:sound_channel_mix                                                                                                                                                                                                                                                              ; sound_channel_mix                 ; work         ;
;             |sound_length_ctr:sound_length_ctr|                                                                                         ; 44 (44)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr                                                                                                                                                                                                                                                                ; sound_length_ctr                  ; work         ;
;             |sound_vol_env:sound_vol_env|                                                                                               ; 33 (33)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env                                                                                                                                                                                                                                                                      ; sound_vol_env                     ; work         ;
;          |sound_square:sound_ch1|                                                                                                       ; 243 (166)           ; 44 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch1                                                                                                                                                                                                                                                                                                 ; sound_square                      ; work         ;
;             |sound_length_ctr:sound_length_ctr|                                                                                         ; 44 (44)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr                                                                                                                                                                                                                                                               ; sound_length_ctr                  ; work         ;
;             |sound_vol_env:sound_vol_env|                                                                                               ; 33 (33)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env                                                                                                                                                                                                                                                                     ; sound_vol_env                     ; work         ;
;          |sound_square:sound_ch2|                                                                                                       ; 168 (87)            ; 40 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch2                                                                                                                                                                                                                                                                                                 ; sound_square                      ; work         ;
;             |sound_channel_mix:sound_channel_mix|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch2|sound_channel_mix:sound_channel_mix                                                                                                                                                                                                                                                             ; sound_channel_mix                 ; work         ;
;             |sound_length_ctr:sound_length_ctr|                                                                                         ; 44 (44)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr                                                                                                                                                                                                                                                               ; sound_length_ctr                  ; work         ;
;             |sound_vol_env:sound_vol_env|                                                                                               ; 33 (33)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env                                                                                                                                                                                                                                                                     ; sound_vol_env                     ; work         ;
;          |sound_wave:sound_ch3|                                                                                                         ; 124 (66)            ; 26 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_wave:sound_ch3                                                                                                                                                                                                                                                                                                   ; sound_wave                        ; work         ;
;             |sound_length_ctr:sound_length_ctr|                                                                                         ; 58 (58)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr                                                                                                                                                                                                                                                                 ; sound_length_ctr                  ; work         ;
;       |timer:timer|                                                                                                                     ; 79 (79)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|boy:boy|timer:timer                                                                                                                                                                                                                                                                                                                        ; timer                             ; work         ;
;    |mbc5:mbc5|                                                                                                                          ; 14 (14)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|mbc5:mbc5                                                                                                                                                                                                                                                                                                                                  ; mbc5                              ; work         ;
;    |ps2_keyboard:ps2_inst|                                                                                                              ; 88 (88)             ; 87 (87)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2_keyboard:ps2_inst                                                                                                                                                                                                                                                                                                                      ; ps2_keyboard                      ; work         ;
;    |resetGen:pll|                                                                                                                       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|resetGen:pll                                                                                                                                                                                                                                                                                                                               ; resetGen                          ; work         ;
;    |resetGen:rst_0|                                                                                                                     ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|resetGen:rst_0                                                                                                                                                                                                                                                                                                                             ; resetGen                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 233 (1)             ; 148 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 232 (0)             ; 148 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 232 (0)             ; 148 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 232 (1)             ; 148 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 231 (0)             ; 140 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 231 (189)           ; 140 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |uart:uart_inst|                                                                                                                     ; 64 (0)              ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:uart_inst                                                                                                                                                                                                                                                                                                                             ; uart                              ; work         ;
;       |baud_rate_gen:uart_baud|                                                                                                         ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:uart_inst|baud_rate_gen:uart_baud                                                                                                                                                                                                                                                                                                     ; baud_rate_gen                     ; work         ;
;       |receiver:uart_rx|                                                                                                                ; 53 (53)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart:uart_inst|receiver:uart_rx                                                                                                                                                                                                                                                                                                            ; receiver                          ; work         ;
;    |vga_mixer:vga_mixer_instant|                                                                                                        ; 236 (74)            ; 91 (39)                   ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_mixer:vga_mixer_instant                                                                                                                                                                                                                                                                                                                ; vga_mixer                         ; work         ;
;       |altsyncram:gb_buffer_rtl_0|                                                                                                      ; 9 (0)               ; 2 (0)                     ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_i5h1:auto_generated|                                                                                               ; 9 (0)               ; 2 (2)                     ; 46080       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_i5h1                   ; work         ;
;             |decode_lsa:decode2|                                                                                                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|decode_lsa:decode2                                                                                                                                                                                                                                   ; decode_lsa                        ; work         ;
;             |mux_vmb:mux3|                                                                                                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|mux_vmb:mux3                                                                                                                                                                                                                                         ; mux_vmb                           ; work         ;
;       |vga_timing:vga_timing|                                                                                                           ; 153 (153)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing                                                                                                                                                                                                                                                                                          ; vga_timing                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF        ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+
; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; tobu_0.mif ;
; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; tobu_1.mif ;
; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; tobu_2.mif ;
; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; tobu_3.mif ;
; Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None       ;
; boy:boy|altsyncram:high_ram_rtl_0|altsyncram_qpd1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024   ; None       ;
; boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0|altsyncram_kmd1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 80           ; 8            ; 80           ; 8            ; 640    ; None       ;
; boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0|altsyncram_kmd1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 80           ; 8            ; 80           ; 8            ; 640    ; None       ;
; boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM                                  ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None       ;
; boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated|ALTSYNCRAM                                          ; AUTO ; Single Port      ; 8192         ; 8            ; --           ; --           ; 65536  ; None       ;
; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 23040        ; 2            ; 23040        ; 2            ; 46080  ; None       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|Cart_ram:Cart_ram_inst                                                                                                                                                                                                                                              ; Ram/Cart_ram.v    ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|PLL_0:PLL_0_inst                                                                                                                                                                                                                                                    ; PLL/PLL_0.v       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                   ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|CartTobu:tobu|tobu_0:tobu_0_inst                                                                                                                                                                                                                                    ; rom/Tobu/tobu_0.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|CartTobu:tobu|tobu_1:tobu_1_inst                                                                                                                                                                                                                                    ; rom/Tobu/tobu_1.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|CartTobu:tobu|tobu_2:tobu_2_inst                                                                                                                                                                                                                                    ; rom/Tobu/tobu_2.v ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |top|CartTobu:tobu|tobu_3:tobu_3_inst                                                                                                                                                                                                                                    ; rom/Tobu/tobu_3.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |top|uart:uart_inst|receiver:uart_rx|state                              ;
+----------------------+----------------------+---------------------+---------------------+
; Name                 ; state.RX_STATE_START ; state.RX_STATE_STOP ; state.RX_STATE_DATA ;
+----------------------+----------------------+---------------------+---------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                   ;
; state.RX_STATE_DATA  ; 1                    ; 0                   ; 1                   ;
; state.RX_STATE_STOP  ; 1                    ; 1                   ; 0                   ;
+----------------------+----------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |top|uart:uart_inst|transmitter:uart_tx|state                                  ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|boy:boy|ppu:ppu|r_next_backup                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+---------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------------+---------------------+
; Name                   ; r_next_backup.S_OWB ; r_next_backup.S_OFRD1B ; r_next_backup.S_OFRD1A ; r_next_backup.S_OFRD0B ; r_next_backup.S_OFRD0A ; r_next_backup.S_OAMRDB ; r_next_backup.S_SWW ; r_next_backup.S_FWAITB ; r_next_backup.S_FWAITA ; r_next_backup.S_FRD1B ; r_next_backup.S_FRD1A ; r_next_backup.S_FRD0B ; r_next_backup.S_FRD0A ; r_next_backup.S_FTIDB ; r_next_backup.S_FTIDA ; r_next_backup.S_OAMY ; r_next_backup.S_OAMX ; r_next_backup.S_BLANK ; r_next_backup.00000 ;
+------------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+---------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------------+---------------------+
; r_next_backup.00000    ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                   ;
; r_next_backup.S_BLANK  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 1                     ; 1                   ;
; r_next_backup.S_OAMX   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 1                    ; 0                     ; 1                   ;
; r_next_backup.S_OAMY   ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FTIDA  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FTIDB  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FRD0A  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FRD0B  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FRD1A  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FRD1B  ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FWAITA ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 1                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_FWAITB ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 1                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_SWW    ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_OAMRDB ; 0                   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_OFRD0A ; 0                   ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_OFRD0B ; 0                   ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_OFRD1A ; 0                   ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_OFRD1B ; 0                   ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
; r_next_backup.S_OWB    ; 1                   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                   ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                   ;
+------------------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+---------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|boy:boy|ppu:ppu|r_state                                                                                                                                                                                                                                                                                                                                             ;
+------------------+---------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+-----------------+---------------+
; Name             ; r_state.S_OWB ; r_state.S_OFRD1B ; r_state.S_OFRD1A ; r_state.S_OFRD0B ; r_state.S_OFRD0A ; r_state.S_OAMRDB ; r_state.S_OAMRDA ; r_state.S_SWW ; r_state.S_FWAITB ; r_state.S_FWAITA ; r_state.S_FRD1B ; r_state.S_FRD1A ; r_state.S_FRD0B ; r_state.S_FRD0A ; r_state.S_FTIDB ; r_state.S_FTIDA ; r_state.S_OAMY ; r_state.S_OAMX ; r_state.S_BLANK ; r_state.00000 ;
+------------------+---------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+-----------------+---------------+
; r_state.00000    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 0             ;
; r_state.S_BLANK  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 1               ; 1             ;
; r_state.S_OAMX   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 1              ; 0               ; 1             ;
; r_state.S_OAMY   ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1              ; 0              ; 0               ; 1             ;
; r_state.S_FTIDA  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FTIDB  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FRD0A  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FRD0B  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FRD1A  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FRD1B  ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FWAITA ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_FWAITB ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_SWW    ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OAMRDA ; 0             ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OAMRDB ; 0             ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OFRD0A ; 0             ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OFRD0B ; 0             ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OFRD1A ; 0             ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OFRD1B ; 0             ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
; r_state.S_OWB    ; 1             ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0             ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0              ; 0              ; 0               ; 1             ;
+------------------+---------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------+----------------+-----------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|boy:boy|ppu:ppu|pf_empty                                                                                         ;
+-------------------+------------------+-------------------+-------------------+------------------+-----------------+-------------------+
; Name              ; pf_empty.PF_FULL ; pf_empty.PF_INITB ; pf_empty.PF_EMPTY ; pf_empty.PF_HALF ; pf_empty.PF_FIN ; pf_empty.PF_INITA ;
+-------------------+------------------+-------------------+-------------------+------------------+-----------------+-------------------+
; pf_empty.PF_INITA ; 0                ; 0                 ; 0                 ; 0                ; 0               ; 0                 ;
; pf_empty.PF_FIN   ; 0                ; 0                 ; 0                 ; 0                ; 1               ; 1                 ;
; pf_empty.PF_HALF  ; 0                ; 0                 ; 0                 ; 1                ; 0               ; 1                 ;
; pf_empty.PF_EMPTY ; 0                ; 0                 ; 1                 ; 0                ; 0               ; 1                 ;
; pf_empty.PF_INITB ; 0                ; 1                 ; 0                 ; 0                ; 0               ; 1                 ;
; pf_empty.PF_FULL  ; 1                ; 0                 ; 0                 ; 0                ; 0               ; 1                 ;
+-------------------+------------------+-------------------+-------------------+------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|boy:boy|dma:dma|state                                                                                                                                                     ;
+-------------------------------+-----------------+-------------------------------+-------------------------------+------------------------------+------------------------------+----------------+
; Name                          ; state.DMA_DELAY ; state.DMA_TRANSFER_WRITE_WAIT ; state.DMA_TRANSFER_WRITE_DATA ; state.DMA_TRANSFER_READ_DATA ; state.DMA_TRANSFER_READ_ADDR ; state.DMA_IDLE ;
+-------------------------------+-----------------+-------------------------------+-------------------------------+------------------------------+------------------------------+----------------+
; state.DMA_IDLE                ; 0               ; 0                             ; 0                             ; 0                            ; 0                            ; 0              ;
; state.DMA_TRANSFER_READ_ADDR  ; 0               ; 0                             ; 0                             ; 0                            ; 1                            ; 1              ;
; state.DMA_TRANSFER_READ_DATA  ; 0               ; 0                             ; 0                             ; 1                            ; 0                            ; 1              ;
; state.DMA_TRANSFER_WRITE_DATA ; 0               ; 0                             ; 1                             ; 0                            ; 0                            ; 1              ;
; state.DMA_TRANSFER_WRITE_WAIT ; 0               ; 1                             ; 0                             ; 0                            ; 0                            ; 1              ;
; state.DMA_DELAY               ; 1               ; 0                             ; 0                             ; 0                            ; 0                            ; 1              ;
+-------------------------------+-----------------+-------------------------------+-------------------------------+------------------------------+------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                            ; Reason for Removal                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; vga_mixer:vga_mixer_instant|vga_b[6,7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|right[0]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|left[0..5,15]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|right[1..5,15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|sound:sound|sound_noise:sound_ch4|adjusted_freq_dividing_ratio[0]                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|oam_rd_addr_int[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; a_sr[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|pf_data[0..3]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; a_sr[1]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|pf_data[4,5]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; a_sr[2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|pf_data[8,9]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; a_sr[3]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|pf_data[12,13]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; a_sr[4]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|pf_data[16,17]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; a_sr[5]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|pf_data[20,21,24,25,28,29]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; uart:uart_inst|transmitter:uart_tx|data[1..7]                                                                                                            ; Merged with uart:uart_inst|transmitter:uart_tx|data[0]                                                                                                   ;
; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|address_reg_a[2]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[2] ;
; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|address_reg_a[2]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[2] ;
; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|address_reg_a[2]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[2] ;
; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|address_reg_a[1]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[1] ;
; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|address_reg_a[1]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[1] ;
; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|address_reg_a[1]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[1] ;
; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|address_reg_a[0]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[0] ;
; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1|address_reg_a[0]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[0] ;
; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1|address_reg_a[0]             ; Merged with CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1|address_reg_a[0] ;
; uart:uart_inst|transmitter:uart_tx|data[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|cpu:cpu|control:control|fault                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|cpu:cpu|control:control|fault_last                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|vram_addr_obj[12]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|sound:sound|sound_square:sound_ch2|sweep_left[2]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|reg_dma[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|sound:sound|sound_square:sound_ch2|sweep_left[0,1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|sound:sound|sound_square:sound_ch2|overflow                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; uart:uart_inst|transmitter:uart_tx|state~5                                                                                                               ; Lost fanout                                                                                                                                              ;
; uart:uart_inst|transmitter:uart_tx|state~6                                                                                                               ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_next_backup~21                                                                                                                         ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_next_backup~22                                                                                                                         ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_next_backup~23                                                                                                                         ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_next_backup~24                                                                                                                         ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_next_backup~25                                                                                                                         ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_state~2                                                                                                                                ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_state~3                                                                                                                                ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_state~4                                                                                                                                ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_state~5                                                                                                                                ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_state~6                                                                                                                                ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|pf_empty~8                                                                                                                               ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|pf_empty~9                                                                                                                               ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|pf_empty~10                                                                                                                              ; Lost fanout                                                                                                                                              ;
; boy:boy|dma:dma|state~8                                                                                                                                  ; Lost fanout                                                                                                                                              ;
; boy:boy|dma:dma|state~9                                                                                                                                  ; Lost fanout                                                                                                                                              ;
; boy:boy|dma:dma|state~10                                                                                                                                 ; Lost fanout                                                                                                                                              ;
; boy:boy|ppu:ppu|r_next_backup.S_OFRD0A                                                                                                                   ; Merged with boy:boy|ppu:ppu|r_next_backup.S_OAMRDB                                                                                                       ;
; boy:boy|ppu:ppu|r_next_backup.S_OFRD0B                                                                                                                   ; Merged with boy:boy|ppu:ppu|r_next_backup.S_OAMRDB                                                                                                       ;
; boy:boy|ppu:ppu|r_next_backup.S_OFRD1A                                                                                                                   ; Merged with boy:boy|ppu:ppu|r_next_backup.S_OAMRDB                                                                                                       ;
; boy:boy|ppu:ppu|r_next_backup.S_OFRD1B                                                                                                                   ; Merged with boy:boy|ppu:ppu|r_next_backup.S_OAMRDB                                                                                                       ;
; boy:boy|ppu:ppu|r_next_backup.S_OWB                                                                                                                      ; Merged with boy:boy|ppu:ppu|r_next_backup.S_OAMRDB                                                                                                       ;
; uart:uart_inst|transmitter:uart_tx|state.STATE_START                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; boy:boy|ppu:ppu|r_next_backup.S_OAMRDB                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; uart:uart_inst|transmitter:uart_tx|state.STATE_DATA                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; uart:uart_inst|transmitter:uart_tx|bitpos[0..2]                                                                                                          ; Lost fanout                                                                                                                                              ;
; uart:uart_inst|transmitter:uart_tx|state.STATE_STOP                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; uart:uart_inst|transmitter:uart_tx|state.STATE_IDLE                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[0..8]                                                                                                      ; Lost fanout                                                                                                                                              ;
; uart:uart_inst|transmitter:uart_tx|tx                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; Total Number of Removed Registers = 119                                                                                                                  ;                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                 ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                                               ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+
; boy:boy|ppu:ppu|pf_data[0]                               ; Stuck at GND              ; boy:boy|ppu:ppu|pf_data[4], boy:boy|ppu:ppu|pf_data[8], boy:boy|ppu:ppu|pf_data[12], ;
;                                                          ; due to stuck port data_in ; boy:boy|ppu:ppu|pf_data[16], boy:boy|ppu:ppu|pf_data[20],                            ;
;                                                          ;                           ; boy:boy|ppu:ppu|pf_data[24], boy:boy|ppu:ppu|pf_data[28]                             ;
; boy:boy|ppu:ppu|pf_data[1]                               ; Stuck at GND              ; boy:boy|ppu:ppu|pf_data[5], boy:boy|ppu:ppu|pf_data[9], boy:boy|ppu:ppu|pf_data[13], ;
;                                                          ; due to stuck port data_in ; boy:boy|ppu:ppu|pf_data[17], boy:boy|ppu:ppu|pf_data[21],                            ;
;                                                          ;                           ; boy:boy|ppu:ppu|pf_data[25], boy:boy|ppu:ppu|pf_data[29]                             ;
; uart:uart_inst|transmitter:uart_tx|state.STATE_DATA      ; Stuck at GND              ; uart:uart_inst|transmitter:uart_tx|state.STATE_STOP,                                 ;
;                                                          ; due to stuck port data_in ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[3],                                    ;
;                                                          ;                           ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[2],                                    ;
;                                                          ;                           ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[1]                                     ;
; uart:uart_inst|transmitter:uart_tx|data[0]               ; Stuck at GND              ; uart:uart_inst|transmitter:uart_tx|bitpos[2],                                        ;
;                                                          ; due to stuck port data_in ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[8],                                    ;
;                                                          ;                           ; uart:uart_inst|transmitter:uart_tx|tx                                                ;
; uart:uart_inst|transmitter:uart_tx|state~5               ; Lost Fanouts              ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[7],                                    ;
;                                                          ;                           ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[6],                                    ;
;                                                          ;                           ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[0]                                     ;
; uart:uart_inst|transmitter:uart_tx|state.STATE_START     ; Stuck at GND              ; uart:uart_inst|transmitter:uart_tx|bitpos[0],                                        ;
;                                                          ; due to stuck port data_in ; uart:uart_inst|transmitter:uart_tx|bitpos[1],                                        ;
;                                                          ;                           ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[4]                                     ;
; boy:boy|sound:sound|sound_square:sound_ch2|sweep_left[2] ; Stuck at GND              ; boy:boy|sound:sound|sound_square:sound_ch2|sweep_left[0],                            ;
;                                                          ; due to stuck port data_in ; boy:boy|sound:sound|sound_square:sound_ch2|overflow                                  ;
; boy:boy|right[0]                                         ; Stuck at GND              ; a_sr[0]                                                                              ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; boy:boy|right[5]                                         ; Stuck at GND              ; a_sr[5]                                                                              ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; boy:boy|right[4]                                         ; Stuck at GND              ; a_sr[4]                                                                              ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; boy:boy|right[3]                                         ; Stuck at GND              ; a_sr[3]                                                                              ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; boy:boy|right[2]                                         ; Stuck at GND              ; a_sr[2]                                                                              ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; boy:boy|right[1]                                         ; Stuck at GND              ; a_sr[1]                                                                              ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; boy:boy|cpu:cpu|control:control|fault                    ; Stuck at GND              ; boy:boy|cpu:cpu|control:control|fault_last                                           ;
;                                                          ; due to stuck port data_in ;                                                                                      ;
; uart:uart_inst|transmitter:uart_tx|state~6               ; Lost Fanouts              ; uart:uart_inst|baud_rate_gen:uart_baud|tx_acc[5]                                     ;
+----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2101  ;
; Number of registers using Synchronous Clear  ; 195   ;
; Number of registers using Synchronous Load   ; 171   ;
; Number of registers using Asynchronous Clear ; 418   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1624  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|vs                                                                                                                                                                                                                                                                            ; 2       ;
; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|hs                                                                                                                                                                                                                                                                            ; 2       ;
; PB_syn                                                                                                                                                                                                                                                                                                                          ; 106     ;
; rdn                                                                                                                                                                                                                                                                                                                             ; 10      ;
; clrn                                                                                                                                                                                                                                                                                                                            ; 17      ;
; PB_syn_t                                                                                                                                                                                                                                                                                                                        ; 1       ;
; vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[0]                                                                                                                                                                                                                                                                      ; 4       ;
; mbc5:mbc5|rom_bank[0]                                                                                                                                                                                                                                                                                                           ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[0]                                                                                                                                                                                                                                                                               ; 6       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[1]                                                                                                                                                                                                                                                                               ; 3       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[2]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[3]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[4]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[5]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[6]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[7]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[8]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[9]                                                                                                                                                                                                                                                                               ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[10]                                                                                                                                                                                                                                                                              ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[11]                                                                                                                                                                                                                                                                              ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[12]                                                                                                                                                                                                                                                                              ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[13]                                                                                                                                                                                                                                                                              ; 1       ;
; boy:boy|sound:sound|sound_noise:sound_ch4|lfsr[14]                                                                                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                 ;
+----------------------------------------------------+--------------------------------------------------+------+
; Register Name                                      ; Megafunction                                     ; Type ;
+----------------------------------------------------+--------------------------------------------------+------+
; vga_mixer:vga_mixer_instant|gb_rd_data[0,1]        ; vga_mixer:vga_mixer_instant|gb_buffer_rtl_0      ; RAM  ;
; boy:boy|ppu:ppu|oam_data_out[8..15]                ; boy:boy|ppu:ppu|oam_u_rtl_0                      ; RAM  ;
; boy:boy|ppu:ppu|oam_data_out[0..7]                 ; boy:boy|ppu:ppu|oam_l_rtl_0                      ; RAM  ;
; boy:boy|singleport_ram:br_wram|douta[0..7]         ; boy:boy|singleport_ram:br_wram|ram_rtl_0         ; RAM  ;
; boy:boy|ppu:ppu|singleport_ram:br_vram|douta[0..7] ; boy:boy|ppu:ppu|singleport_ram:br_vram|ram_rtl_0 ; RAM  ;
; boy:boy|high_ram_dout[0..7]                        ; boy:boy|high_ram_rtl_0                           ; RAM  ;
+----------------------------------------------------+--------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[11]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[18]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[33]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|dma:dma|dma_start_addr[6]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_g[0]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_g[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |top|uart:uart_inst|transmitter:uart_tx|bitpos[2]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_lcdc[3]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_wx[7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_wy[7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|alu_result_buffer[2]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_x_count[3]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing|h_div[0]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing|gb_y_count[0]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_timing:vga_timing|v_div[2]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|ps2_keyboard:ps2_inst|w_ptr[0]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|h_drop[2]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|ex_state[0]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[0][4]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[1][2]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[2][7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[3][5]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[4][7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[5][7]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[6][6]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|regfile:regfile|regs[7][6]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_scx[4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|opcode[7]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|m_cycle_early[0]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|db_rd_buffer[2]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_scy[1]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_dma[2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_lyc[6]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_bgp[2]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_obp0[7]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_obp1[1]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|timer:timer|div[13]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|timer:timer|reg_tac[1]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|keypad_high[1]                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|reg_stat[4]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |top|vga_mixer:vga_mixer_instant|gb_wr_addr[0]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|dma:dma|dma_dout[5]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|vram_addr_obj[1]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|h_count[4]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|vga_mixer:vga_mixer_instant|vga_g[4]                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top|keycode_1[5]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|rf_rd_ex[4]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|timer:timer|reg_tma[0]                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|boy:boy|dma:dma|dma_a[13]                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|obj_trigger_id[3]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ps2_keyboard:ps2_inst|count[3]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|imm_reg[2]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|imm_reg[10]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|singlereg:acc|data[4]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|v_count[4]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|vram_addr_bg[11]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|oam_rd_addr_int[3]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|control:control|pc_jr                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[61]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[63]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[56]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[58]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[53]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[55]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[48]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[50]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[45]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[47]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[41]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[42]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[37]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[39]                                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|boy:boy|ppu:ppu|h_pix_output[3]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pf_data[34]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|vram_addr_bg[7]                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|uart:uart_inst|receiver:uart_rx|bitpos[1]                                                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|a[1]                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[15][0]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[14][4]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[13][7]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[12][0]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[11][6]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[10][6]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[9][3]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[8][3]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[7][1]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[6][3]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[5][2]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[4][6]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[3][7]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[2][5]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[1][6]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[0][3]                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[31][2]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[30][2]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[29][7]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[28][7]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[27][5]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[26][4]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[25][5]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[24][5]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[23][1]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[22][6]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[21][4]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|boy:boy|sound:sound|regs[20][7]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[19][7]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[18][5]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[17][3]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[16][7]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|uart:uart_inst|receiver:uart_rx|sample[0]                                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|vram_addr_bg[1]                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|boy:boy|timer:timer|reg_tima[0]                                                                                                                                                                                                                                                                                                                          ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top|boy:boy|cpu:cpu|a[10]                                                                                                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|boy:boy|cpu:cpu|dout[4]                                                                                                                                                                                                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                                                                                                                                  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |top|CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                                                                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|boy:boy|cpu:cpu|pc[13]                                                                                                                                                                                                                                                                                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|boy:boy|cpu:cpu|pc[1]                                                                                                                                                                                                                                                                                                                                    ;
; 10:1               ; 6 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |top|boy:boy|dma:dma|count[4]                                                                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|boy:boy|dma:dma|count[1]                                                                                                                                                                                                                                                                                                                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |top|boy:boy|cpu:cpu|pc[3]                                                                                                                                                                                                                                                                                                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 18 LEs               ; 4 LEs                  ; Yes        ; |top|boy:boy|ppu:ppu|pixel[0]                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |top|boy:boy|sound:sound|sound_square:sound_ch1|target_freq[7]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[2]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[0]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|boy:boy|sound:sound|regs[20][0]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|ppu:ppu|r_next_backup                                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|ppu:ppu|r_state                                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|vga_mixer:vga_mixer_instant|out_r[7]                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|regfile:regfile|Mux1                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|control:control|comb_rf_wr_sel                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|control:control|comb_bus_op                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|boy:boy|cpu:cpu|control:control|comb_halt                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|sound:sound|sound_square:sound_ch1|ShiftLeft1                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|boy:boy|sound:sound|sound_square:sound_ch2|sound_channel_mix:sound_channel_mix|level[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|boy:boy|sound:sound|sound_square:sound_ch1|sound_channel_mix:sound_channel_mix|level[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|control:control|comb_ct_op                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |top|boy:boy|cpu:cpu|control:control|comb_rf_wr_sel                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|boy:boy|sound:sound|sound_noise:sound_ch4|sound_channel_mix:sound_channel_mix|level[1]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|alu_dst[0]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|alu:alu|intermediate_result2                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|regfile:regfile|Mux17                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|alu:alu|intermediate_result2                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|ppu:ppu|vram_addr[0]                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|rf_rdn[0]                                                                                                                                                                                                                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|boy:boy|cpu:cpu|control:control|comb_int_ack                                                                                                                                                                                                                                                                                                             ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |top|boy:boy|cpu:cpu|alu_b_pre[6]                                                                                                                                                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|uart:uart_inst|transmitter:uart_tx|Selector1                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|cpu:cpu|alu_a_pre[7]                                                                                                                                                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|uart:uart_inst|receiver:uart_rx|state                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|uart:uart_inst|transmitter:uart_tx|Selector0                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|boy:boy|dma:dma|state                                                                                                                                                                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|vb_din[3]                                                                                                                                                                                                                                                                                                                                                ;
; 10:1               ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |top|boy:boy|ppu:ppu|pf_empty                                                                                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|boy:boy|ppu:ppu|obj_trigger_id_next[1]                                                                                                                                                                                                                                                                                                                   ;
; 71:1               ; 3 bits    ; 141 LEs       ; 126 LEs              ; 15 LEs                 ; No         ; |top|boy:boy|cpu_din[3]                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 60 LEs               ; 56 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0|altsyncram_i5h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0|altsyncram_kmd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0|altsyncram_kmd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0|altsyncram_hf81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for boy:boy|altsyncram:high_ram_rtl_0|altsyncram_qpd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_0:PLL_0_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_0 ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                      ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 3                       ; Signed Integer              ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 10                      ; Signed Integer              ;
; CLK1_DIVIDE_BY                ; 2                       ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 10                      ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; PLL_0_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|cpu:cpu|singlereg:acc ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|ppu:ppu|singleport_ram:br_vram ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WORDS          ; 8192  ; Signed Integer                                             ;
; ABITS          ; 13    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|sound:sound|clk_div:frame_div ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                            ;
; DIV            ; 8192  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|sound:sound|clk_div:freq_div ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                           ;
; DIV            ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: boy:boy|singleport_ram:br_wram ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WORDS          ; 8192  ; Signed Integer                                     ;
; ABITS          ; 13    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_2ag1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; tobu_0.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_7tb1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; tobu_1.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_a0c1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; tobu_2.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_c0c1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; tobu_3.mif           ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_e0c1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|baud_rate_gen:uart_baud ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                                             ;
; TX_ACC_MAX     ; 434   ; Signed Integer                                             ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                                             ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|transmitter:uart_tx ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                                        ;
; STATE_START    ; 01    ; Unsigned Binary                                        ;
; STATE_DATA     ; 10    ; Unsigned Binary                                        ;
; STATE_STOP     ; 11    ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_inst|receiver:uart_rx ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                     ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                     ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mixer:vga_mixer_instant|vga_timing:vga_timing ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; H_FRONT        ; 18    ; Signed Integer                                                        ;
; H_SYNC         ; 96    ; Signed Integer                                                        ;
; H_BACK         ; 38    ; Signed Integer                                                        ;
; H_ACT          ; 640   ; Signed Integer                                                        ;
; H_BLANK        ; 152   ; Signed Integer                                                        ;
; H_TOTAL        ; 792   ; Signed Integer                                                        ;
; V_FRONT        ; 10    ; Signed Integer                                                        ;
; V_SYNC         ; 2     ; Signed Integer                                                        ;
; V_BACK         ; 33    ; Signed Integer                                                        ;
; V_ACT          ; 480   ; Signed Integer                                                        ;
; V_BLANK        ; 45    ; Signed Integer                                                        ;
; V_TOTAL        ; 525   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                     ;
; WIDTH_A                            ; 2                    ; Untyped                                     ;
; WIDTHAD_A                          ; 15                   ; Untyped                                     ;
; NUMWORDS_A                         ; 23040                ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 2                    ; Untyped                                     ;
; WIDTHAD_B                          ; 15                   ; Untyped                                     ;
; NUMWORDS_B                         ; 23040                ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_i5h1      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                     ;
; NUMWORDS_A                         ; 80                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                     ;
; NUMWORDS_B                         ; 80                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_kmd1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Untyped                     ;
; WIDTHAD_A                          ; 7                    ; Untyped                     ;
; NUMWORDS_A                         ; 80                   ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 8                    ; Untyped                     ;
; WIDTHAD_B                          ; 7                    ; Untyped                     ;
; NUMWORDS_B                         ; 80                   ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_kmd1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Untyped                                  ;
; WIDTHAD_A                          ; 13                   ; Untyped                                  ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                          ;
; WIDTHAD_A                          ; 13                   ; Untyped                                          ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_hf81      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|altsyncram:high_ram_rtl_0 ;
+------------------------------------+----------------------+------------------------+
; Parameter Name                     ; Value                ; Type                   ;
+------------------------------------+----------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                ;
; WIDTH_A                            ; 8                    ; Untyped                ;
; WIDTHAD_A                          ; 7                    ; Untyped                ;
; NUMWORDS_A                         ; 128                  ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                ;
; WIDTH_B                            ; 8                    ; Untyped                ;
; WIDTHAD_B                          ; 7                    ; Untyped                ;
; NUMWORDS_B                         ; 128                  ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                ;
; BYTE_SIZE                          ; 8                    ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                ;
; INIT_FILE                          ; UNUSED               ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_qpd1      ; Untyped                ;
+------------------------------------+----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|sound:sound|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: boy:boy|sound:sound|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6            ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 9            ; Untyped             ;
; LPM_WIDTHR                                     ; 9            ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; PLL_0:PLL_0_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 11                                                               ;
; Entity Instance                           ; Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 32768                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                              ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 2                                                                ;
;     -- NUMWORDS_A                         ; 23040                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 2                                                                ;
;     -- NUMWORDS_B                         ; 23040                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ;
; Entity Instance                           ; boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 80                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 80                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; boy:boy|ppu:ppu|altsyncram:oam_l_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 80                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 80                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; boy:boy|ppu:ppu|singleport_ram:br_vram|altsyncram:ram_rtl_0      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                      ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 1                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; boy:boy|altsyncram:high_ram_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 8                                                                ;
;     -- NUMWORDS_A                         ; 128                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 8                                                                ;
;     -- NUMWORDS_B                         ; 128                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 2                                  ;
; Entity Instance                       ; boy:boy|sound:sound|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                  ;
;     -- LPM_WIDTHB                     ; 3                                  ;
;     -- LPM_WIDTHP                     ; 9                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; boy:boy|sound:sound|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 6                                  ;
;     -- LPM_WIDTHB                     ; 3                                  ;
;     -- LPM_WIDTHP                     ; 9                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mixer:vga_mixer_instant|vga_timing:vga_timing"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; vsi     ; Input  ; Info     ; Stuck at GND                                                                        ;
; x[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x[10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mixer:vga_mixer_instant"                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; gb_en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dbg_x    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_y    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dbg_sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hold     ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_inst"           ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; din     ; Input  ; Info     ; Stuck at GND           ;
; wr_en   ; Input  ; Info     ; Stuck at GND           ;
; tx_busy ; Output ; Info     ; Explicitly unconnected ;
; rdy_clr ; Input  ; Info     ; Stuck at GND           ;
+---------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cart_ram:Cart_ram_inst"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (15 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mbc5:mbc5"                                                                                   ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rom_a[22..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_a[16..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_cs_n      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "boy:boy|sound:sound|sound_square:sound_ch2" ;
+------------------+-------+----------+----------------------------------+
; Port             ; Type  ; Severity ; Details                          ;
+------------------+-------+----------+----------------------------------+
; sweep_time       ; Input ; Info     ; Stuck at GND                     ;
; sweep_decreasing ; Input ; Info     ; Stuck at GND                     ;
; num_sweep_shifts ; Input ; Info     ; Stuck at GND                     ;
+------------------+-------+----------+----------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "boy:boy|sound:sound"        ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; ch1_level ; Output ; Info     ; Explicitly unconnected ;
; ch2_level ; Output ; Info     ; Explicitly unconnected ;
; ch3_level ; Output ; Info     ; Explicitly unconnected ;
; ch4_level ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "boy:boy|ppu:ppu"        ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; scx   ; Output ; Info     ; Explicitly unconnected ;
; scy   ; Output ; Info     ; Explicitly unconnected ;
; state ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "boy:boy"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; phi   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; done  ; Output ; Info     ; Explicitly unconnected                                                              ;
; fault ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_0:PLL_0_inst"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                    ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                              ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; 0              ; t_1         ; 8     ; 65536 ; Read/Write ; CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated ;
; 1              ; tb_1        ; 8     ; 65536 ; Read/Write ; CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated ;
; 2              ; tb_2        ; 8     ; 65536 ; Read/Write ; CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated ;
; 3              ; tb_3        ; 8     ; 65536 ; Read/Write ; CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 203                         ;
; cycloneiii_ff         ; 1953                        ;
;     CLR               ; 135                         ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 1156                        ;
;     ENA CLR           ; 90                          ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA CLR SLD       ; 64                          ;
;     ENA SCLR          ; 88                          ;
;     ENA SLD           ; 73                          ;
;     SCLR              ; 63                          ;
;     SLD               ; 13                          ;
;     plain             ; 236                         ;
; cycloneiii_io_obuf    ; 3                           ;
; cycloneiii_lcell_comb ; 5361                        ;
;     arith             ; 507                         ;
;         2 data inputs ; 348                         ;
;         3 data inputs ; 159                         ;
;     normal            ; 4854                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 437                         ;
;         3 data inputs ; 964                         ;
;         4 data inputs ; 3371                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 334                         ;
;                       ;                             ;
; Max LUT depth         ; 21.50                       ;
; Average LUT depth     ; 7.59                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 289                                      ;
; cycloneiii_ff         ; 148                                      ;
;     CLR               ; 3                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 83                                       ;
;     ENA CLR SLD       ; 8                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 233                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 224                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 101                                      ;
;         4 data inputs ; 90                                       ;
;                       ;                                          ;
; Max LUT depth         ; 5.00                                     ;
; Average LUT depth     ; 1.90                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:17     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Aug  6 13:56:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VerilogBoy_DE2-115 -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "ILA.qsys"
Info (12250): 2021.08.06.13:56:40 Progress: Loading ILA/ILA.qsys
Info (12250): 2021.08.06.13:56:41 Progress: Reading input file
Info (12250): 2021.08.06.13:56:41 Progress: Adding signaltap_ii_logic_analyzer_0 [altera_signaltap_ii_logic_analyzer 20.1]
Info (12250): 2021.08.06.13:56:41 Progress: Parameterizing module signaltap_ii_logic_analyzer_0
Info (12250): 2021.08.06.13:56:41 Progress: Building connections
Info (12250): 2021.08.06.13:56:41 Progress: Parameterizing connections
Info (12250): 2021.08.06.13:56:41 Progress: Validating
Info (12250): 2021.08.06.13:56:41 Progress: Done reading input file
Info (12250): ILA: Generating ILA "ILA" for QUARTUS_SYNTH
Info (12250): Signaltap_ii_logic_analyzer_0: "ILA" instantiated altera_signaltap_ii_logic_analyzer "signaltap_ii_logic_analyzer_0"
Info (12250): ILA: Done "ILA" with 2 modules, 1 files
Info (12249): Finished elaborating Platform Designer system entity "ILA.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_3.v
    Info (12023): Found entity 1: tobu_3 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_2.v
    Info (12023): Found entity 1: tobu_2 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_1.v
    Info (12023): Found entity 1: tobu_1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom/Tobu/tobu_0.v
    Info (12023): Found entity 1: tobu_0 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom/Tobu/CartTobu.v
    Info (12023): Found entity 1: CartTobu File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PLL/PLL_0.v
    Info (12023): Found entity 1: PLL_0 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: test File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/testbench.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rom/Tetris/Cart.v
    Info (12023): Found entity 1: Cart File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tetris/Cart.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom/Mario/CartMario.v
    Info (12023): Found entity 1: CartMario File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Mario/CartMario.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Ram/Cart_ram.v
    Info (12023): Found entity 1: Cart_ram File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Uart/uart.v
    Info (12023): Found entity 1: uart File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Uart/transmitter.v
    Info (12023): Found entity 1: transmitter File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Uart/receiver.v
    Info (12023): Found entity 1: receiver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Uart/baud_rate_gen.v
    Info (12023): Found entity 1: baud_rate_gen File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/baud_rate_gen.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file PS2_keyboard/ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PS2_keyboard/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_timing.v
    Info (12023): Found entity 1: vga_timing File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_mixer.v
    Info (12023): Found entity 1: vga_mixer File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/vga_font.v
    Info (12023): Found entity 1: vga_font File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_font.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/timer.v
    Info (12023): Found entity 1: timer File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/timer.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_wave.v
    Info (12023): Found entity 1: sound_wave File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_vol_env.v
    Info (12023): Found entity 1: sound_vol_env File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_square.v
    Info (12023): Found entity 1: sound_square File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_noise.v
    Info (12023): Found entity 1: sound_noise File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_length_ctr.v
    Info (12023): Found entity 1: sound_length_ctr File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound_channel_mix.v
    Info (12023): Found entity 1: sound_channel_mix File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_channel_mix.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/sound.v
    Info (12023): Found entity 1: sound File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/singlereg.v
    Info (12023): Found entity 1: singlereg File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/singlereg.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/singleport_ram.v
    Info (12023): Found entity 1: singleport_ram File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/singleport_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/serial.v
    Info (12023): Found entity 1: serial File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/serial.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/regfile.v
    Info (12023): Found entity 1: regfile File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/regfile.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/ppu.v
    Info (12023): Found entity 1: ppu File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/mbc5.v
    Info (12023): Found entity 1: mbc5 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/mbc5.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/dma.v
    Info (12023): Found entity 1: dma File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/dma.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/cpu.v
    Info (12023): Found entity 1: cpu File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/control.v
    Info (12023): Found entity 1: control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/control.v Line: 17
Info (12021): Found 0 design units, including 0 entities, in source file VerilogBoyRtl/common.v
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/clk_div.v
    Info (12023): Found entity 1: clk_div File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/clk_div.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/brom_comb.v
    Info (12023): Found entity 1: brom_comb File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/boy.v
    Info (12023): Found entity 1: boy File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VerilogBoyRtl/alu.v
    Info (12023): Found entity 1: alu File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/alu.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ILA/ILA.v
    Info (12023): Found entity 1: ILA File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/ILA/ILA.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at boy.v(148): created implicit net for "int_serial_ack" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 148
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "AUDIO_SCL" at top.v(31) has no driver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 31
Warning (10034): Output port "LED_RED" at top.v(35) has no driver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 35
Warning (10034): Output port "LED_GREEN" at top.v(36) has no driver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 36
Warning (10034): Output port "LED_BLUE" at top.v(37) has no driver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 37
Warning (12125): Using design file /home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: resetGen File: /home/DICS/M10912039/VerilogBoy_DE2-115/reset/resetGen.v Line: 1
Info (12128): Elaborating entity "resetGen" for hierarchy "resetGen:pll" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 64
Info (12128): Elaborating entity "PLL_0" for hierarchy "PLL_0:PLL_0_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 73
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_0:PLL_0_inst|altpll:altpll_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v Line: 112
Info (12130): Elaborated megafunction instantiation "PLL_0:PLL_0_inst|altpll:altpll_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v Line: 112
Info (12133): Instantiated megafunction "PLL_0:PLL_0_inst|altpll:altpll_component" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_0_altpll.v
    Info (12023): Found entity 1: PLL_0_altpll File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_0_altpll" for hierarchy "PLL_0:PLL_0_inst|altpll:altpll_component|PLL_0_altpll:auto_generated" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "boy" for hierarchy "boy:boy" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at boy.v(148): object "int_serial_ack" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 148
Warning (10858): Verilog HDL warning at boy.v(104): object int_serial_req used but never assigned File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 104
Warning (10030): Net "int_serial_req" at boy.v(104) has no driver or initial value, using a default initial value '0' File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 104
Info (12128): Elaborating entity "cpu" for hierarchy "boy:boy|cpu:cpu" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 54
Info (12128): Elaborating entity "control" for hierarchy "boy:boy|cpu:cpu|control:control" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v Line: 178
Warning (10270): Verilog HDL Case Statement warning at control.v(208): incomplete case statement has no default case item File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/control.v Line: 208
Info (12128): Elaborating entity "regfile" for hierarchy "boy:boy|cpu:cpu|regfile:regfile" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v Line: 259
Info (12128): Elaborating entity "singlereg" for hierarchy "boy:boy|cpu:cpu|singlereg:acc" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v Line: 282
Info (12128): Elaborating entity "alu" for hierarchy "boy:boy|cpu:cpu|alu:alu" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/cpu.v Line: 374
Info (12128): Elaborating entity "dma" for hierarchy "boy:boy|dma:dma" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 95
Info (12128): Elaborating entity "ppu" for hierarchy "boy:boy|ppu:ppu" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at ppu.v(118): object "reg_bg_disp" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 118
Warning (10036): Verilog HDL or VHDL warning at ppu.v(123): object "reg_coin_flag" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at ppu.v(146): object "vram_access_int" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at ppu.v(310): object "h_extra" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 310
Warning (10036): Verilog HDL or VHDL warning at ppu.v(401): object "current_obj_x" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 401
Warning (10230): Verilog HDL assignment warning at ppu.v(338): truncated value with size 32 to match size of target (13) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 338
Warning (10230): Verilog HDL assignment warning at ppu.v(341): truncated value with size 32 to match size of target (13) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 341
Warning (10230): Verilog HDL assignment warning at ppu.v(382): truncated value with size 32 to match size of target (4) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 382
Warning (10230): Verilog HDL assignment warning at ppu.v(410): truncated value with size 8 to match size of target (4) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 410
Warning (10230): Verilog HDL assignment warning at ppu.v(417): truncated value with size 32 to match size of target (13) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 417
Warning (10230): Verilog HDL assignment warning at ppu.v(511): truncated value with size 32 to match size of target (8) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 511
Warning (10230): Verilog HDL assignment warning at ppu.v(542): truncated value with size 32 to match size of target (8) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 542
Info (12128): Elaborating entity "singleport_ram" for hierarchy "boy:boy|ppu:ppu|singleport_ram:br_vram" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 201
Info (12128): Elaborating entity "timer" for hierarchy "boy:boy|timer:timer" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 228
Warning (10036): Verilog HDL or VHDL warning at timer.v(36): object "addr_in_timer" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/timer.v Line: 36
Info (12128): Elaborating entity "sound" for hierarchy "boy:boy|sound:sound" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 271
Warning (10036): Verilog HDL or VHDL warning at sound.v(99): object "s02_vin" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 99
Warning (10036): Verilog HDL or VHDL warning at sound.v(101): object "s01_vin" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at sound.v(135): variable "addr_in_regs" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 135
Warning (10235): Verilog HDL Always Construct warning at sound.v(137): variable "sound_enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at sound.v(137): variable "ch4_on_flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at sound.v(137): variable "ch3_on_flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at sound.v(137): variable "ch2_on_flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at sound.v(137): variable "ch1_on_flag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at sound.v(139): variable "reg_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at sound.v(142): variable "addr_in_wave" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at sound.v(143): variable "wave_addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 143
Info (12128): Elaborating entity "clk_div" for hierarchy "boy:boy|sound:sound|clk_div:frame_div" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 200
Info (12128): Elaborating entity "clk_div" for hierarchy "boy:boy|sound:sound|clk_div:freq_div" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 215
Info (12128): Elaborating entity "sound_square" for hierarchy "boy:boy|sound:sound|sound_square:sound_ch1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 243
Info (12128): Elaborating entity "sound_vol_env" for hierarchy "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 116
Info (12128): Elaborating entity "sound_length_ctr" for hierarchy "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 127
Info (12128): Elaborating entity "sound_channel_mix" for hierarchy "boy:boy|sound:sound|sound_square:sound_ch1|sound_channel_mix:sound_channel_mix" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 136
Info (12128): Elaborating entity "sound_wave" for hierarchy "boy:boy|sound:sound|sound_wave:sound_ch3" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 281
Info (12128): Elaborating entity "sound_length_ctr" for hierarchy "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 86
Info (12128): Elaborating entity "sound_noise" for hierarchy "boy:boy|sound:sound|sound_noise:sound_ch4" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 299
Warning (10230): Verilog HDL assignment warning at sound_noise.v(71): truncated value with size 32 to match size of target (5) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v Line: 71
Info (12128): Elaborating entity "brom_comb" for hierarchy "boy:boy|brom_comb:brom" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/boy.v Line: 294
Warning (10030): Net "brom_array.data_a" at brom_comb.v(7) has no driver or initial value, using a default initial value '0' File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v Line: 7
Warning (10030): Net "brom_array.waddr_a" at brom_comb.v(7) has no driver or initial value, using a default initial value '0' File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v Line: 7
Warning (10030): Net "brom_array.we_a" at brom_comb.v(7) has no driver or initial value, using a default initial value '0' File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v Line: 7
Info (12128): Elaborating entity "mbc5" for hierarchy "mbc5:mbc5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 154
Info (12128): Elaborating entity "Cart_ram" for hierarchy "Cart_ram:Cart_ram_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 173
Info (12128): Elaborating entity "altsyncram" for hierarchy "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v Line: 86
Info (12133): Instantiated megafunction "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Ram/Cart_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ag1.tdf
    Info (12023): Found entity 1: altsyncram_2ag1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_2ag1" for hierarchy "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|decode_msa:decode3" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|decode_f8a:rden_decode" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_6nb.tdf Line: 23
Info (12128): Elaborating entity "mux_6nb" for hierarchy "Cart_ram:Cart_ram_inst|altsyncram:altsyncram_component|altsyncram_2ag1:auto_generated|mux_6nb:mux2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_2ag1.tdf Line: 46
Info (12128): Elaborating entity "CartTobu" for hierarchy "CartTobu:tobu" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 181
Info (12128): Elaborating entity "tobu_0" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v Line: 82
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v Line: 82
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_0.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tobu_0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=t_1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_akd2.tdf
    Info (12023): Found entity 1: altsyncram_akd2 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_akd2" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|decode_rsa:decode4" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|decode_k8a:rden_decode_a" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_bnb.tdf Line: 23
Info (12128): Elaborating entity "mux_bnb" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|altsyncram_akd2:altsyncram1|mux_bnb:mux6" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_akd2.tdf Line: 52
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf Line: 36
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_7tb1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1952395520"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "CartTobu:tobu|tobu_0:tobu_0_inst|altsyncram:altsyncram_component|altsyncram_7tb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "tobu_1" for hierarchy "CartTobu:tobu|tobu_1:tobu_1_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v Line: 53
Info (12128): Elaborating entity "altsyncram" for hierarchy "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v Line: 82
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v Line: 82
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_1.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tobu_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_1"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0c1.tdf
    Info (12023): Found entity 1: altsyncram_a0c1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a0c1" for hierarchy "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkd2.tdf
    Info (12023): Found entity 1: altsyncram_bkd2 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_bkd2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_bkd2" for hierarchy "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|altsyncram_bkd2:altsyncram1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf Line: 36
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_1:tobu_1_inst|altsyncram:altsyncram_component|altsyncram_a0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_a0c1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1952603953"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "tobu_2" for hierarchy "CartTobu:tobu|tobu_2:tobu_2_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v Line: 82
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v Line: 82
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_2.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tobu_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_2"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c0c1.tdf
    Info (12023): Found entity 1: altsyncram_c0c1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c0c1" for hierarchy "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckd2.tdf
    Info (12023): Found entity 1: altsyncram_ckd2 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_ckd2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ckd2" for hierarchy "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|altsyncram_ckd2:altsyncram1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf Line: 36
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_2:tobu_2_inst|altsyncram:altsyncram_component|altsyncram_c0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_c0c1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1952603954"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "tobu_3" for hierarchy "CartTobu:tobu|tobu_3:tobu_3_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/CartTobu.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v Line: 82
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v Line: 82
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/rom/Tobu/tobu_3.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "tobu_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=tb_3"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0c1.tdf
    Info (12023): Found entity 1: altsyncram_e0c1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e0c1" for hierarchy "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dkd2.tdf
    Info (12023): Found entity 1: altsyncram_dkd2 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_dkd2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_dkd2" for hierarchy "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|altsyncram_dkd2:altsyncram1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf Line: 36
Info (12133): Instantiated megafunction "CartTobu:tobu|tobu_3:tobu_3_inst|altsyncram:altsyncram_component|altsyncram_e0c1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_e0c1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1952603955"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard:ps2_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 240
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_inst" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 255
Info (12128): Elaborating entity "baud_rate_gen" for hierarchy "uart:uart_inst|baud_rate_gen:uart_baud" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v Line: 15
Info (12128): Elaborating entity "transmitter" for hierarchy "uart:uart_inst|transmitter:uart_tx" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v Line: 21
Info (12128): Elaborating entity "receiver" for hierarchy "uart:uart_inst|receiver:uart_rx" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/Uart/uart.v Line: 27
Info (12128): Elaborating entity "vga_mixer" for hierarchy "vga_mixer:vga_mixer_instant" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 411
Warning (10036): Verilog HDL or VHDL warning at vga_mixer.v(61): object "font_ascii" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at vga_mixer.v(62): object "font_row" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 62
Warning (10036): Verilog HDL or VHDL warning at vga_mixer.v(63): object "font_col" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 63
Warning (10858): Verilog HDL warning at vga_mixer.v(110): object last_hold used but never assigned File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 110
Warning (10036): Verilog HDL or VHDL warning at vga_mixer.v(116): object "gb_hs_last" assigned a value but never read File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 116
Warning (10230): Verilog HDL assignment warning at vga_mixer.v(153): truncated value with size 32 to match size of target (15) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 153
Warning (10030): Net "last_hold" at vga_mixer.v(110) has no driver or initial value, using a default initial value '0' File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 110
Info (12128): Elaborating entity "vga_timing" for hierarchy "vga_mixer:vga_mixer_instant|vga_timing:vga_timing" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_mixer.v Line: 183
Warning (10230): Verilog HDL assignment warning at vga_timing.v(122): truncated value with size 32 to match size of target (11) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v Line: 122
Warning (10230): Verilog HDL assignment warning at vga_timing.v(123): truncated value with size 32 to match size of target (11) File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v Line: 123
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.08.06.13:56:48 Progress: Loading sld0739193b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/ip/sld0739193b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer boy:boy|sound:sound|sound_noise:sound_ch4|Mux0 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v Line: 60
Warning (276027): Inferred dual-clock RAM node "boy:boy|ppu:ppu|oam_u_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "boy:boy|ppu:ppu|oam_l_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "boy:boy|high_ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "ps2_keyboard:ps2_inst|fifo" is uninferred due to inappropriate RAM size File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PS2_keyboard/ps2_keyboard.v Line: 10
    Info (276007): RAM logic "boy:boy|brom_comb:brom|brom_array" is uninferred due to asynchronous read logic File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/brom_comb.v Line: 7
    Info (276007): RAM logic "boy:boy|sound:sound|wave" is uninferred due to asynchronous read logic File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 117
    Info (276004): RAM logic "boy:boy|ppu:ppu|obj_visible_list" is uninferred due to inappropriate RAM size File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 359
    Info (276004): RAM logic "boy:boy|ppu:ppu|obj_y_list" is uninferred due to inappropriate RAM size File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/ppu.v Line: 361
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mixer:vga_mixer_instant|gb_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 23040
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 23040
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "boy:boy|ppu:ppu|oam_u_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 80
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 80
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "boy:boy|ppu:ppu|oam_l_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 80
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 80
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "boy:boy|singleport_ram:br_wram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "boy:boy|ppu:ppu|singleport_ram:br_vram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "boy:boy|high_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "boy:boy|sound:sound|Mult0" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 347
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "boy:boy|sound:sound|Mult1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 348
Info (12130): Elaborated megafunction instantiation "vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0"
Info (12133): Instantiated megafunction "vga_mixer:vga_mixer_instant|altsyncram:gb_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "23040"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "23040"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5h1.tdf
    Info (12023): Found entity 1: altsyncram_i5h1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_i5h1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/decode_lsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/mux_vmb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0"
Info (12133): Instantiated megafunction "boy:boy|ppu:ppu|altsyncram:oam_u_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "80"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "80"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmd1.tdf
    Info (12023): Found entity 1: altsyncram_kmd1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_kmd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "boy:boy|singleport_ram:br_wram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hf81.tdf
    Info (12023): Found entity 1: altsyncram_hf81 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_hf81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "boy:boy|altsyncram:high_ram_rtl_0"
Info (12133): Instantiated megafunction "boy:boy|altsyncram:high_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qpd1.tdf
    Info (12023): Found entity 1: altsyncram_qpd1 File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/altsyncram_qpd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 347
Info (12133): Instantiated megafunction "boy:boy|sound:sound|lpm_mult:Mult0" with the following parameter: File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v Line: 347
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "9"
    Info (12134): Parameter "LPM_WIDTHR" = "9"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 324
Info (12131): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 283
Info (12131): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lbh.tdf
    Info (12023): Found entity 1: add_sub_lbh File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/add_sub_lbh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mbh.tdf
    Info (12023): Found entity 1: add_sub_mbh File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/add_sub_mbh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "boy:boy|sound:sound|lpm_mult:Mult0" File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "VGA_SCL" has no driver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 18
    Warning (13040): bidirectional pin "AUDIO_SDA" has no driver File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 32
Info (13000): Registers with preset signals will power-up high File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/vga_timing.v Line: 7
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|enable" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|enable~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|enable~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 23
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|enable~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 23
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|enable" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|enable~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|enable~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 23
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|enable" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|enable~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|enable~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 23
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[10]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[10]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[10]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[9]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[9]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[9]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[8]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[8]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[8]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[7]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[7]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[7]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[6]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[6]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[6]~17" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[5]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[5]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[4]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[4]~25" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[3]~29" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[2]~33" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[1]~37" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|target_freq[0]~41" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[2]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[1]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sweep_left[0]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[5]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[5]~6" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[4]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[4]~11" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[3]~16" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[2]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_length_ctr:sound_length_ctr|length_left[1]~26" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[5]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[5]~6" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[4]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[4]~11" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[3]~16" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[2]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_length_ctr:sound_length_ctr|length_left[1]~26" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[7]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[7]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[7]~6" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[6]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[6]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[6]~11" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[5]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[5]~16" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[4]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[4]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[3]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[3]~26" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[2]~31" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|sound_length_ctr:sound_length_ctr|length_left[1]~36" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[5]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[5]~6" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[4]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[4]~11" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[3]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[3]~16" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[2]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_length_ctr:sound_length_ctr|length_left[1]~26" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v Line: 39
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[3]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[3]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[2]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[2]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[1]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[1]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|target_vol[0]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|target_vol[0]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[3]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[3]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[2]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[2]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[1]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[1]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[0]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|target_vol[0]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[10]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[9]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[8]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[7]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[6]~17" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[5]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[4]~25" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[3]~29" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[2]~33" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[1]~37" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~_emulated" and latch "boy:boy|sound:sound|sound_wave:sound_ch3|divider[0]~41" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v Line: 58
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[2]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|sound_vol_env:sound_vol_env|enve_left[1]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[2]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|sound_vol_env:sound_vol_env|enve_left[1]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[0]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[0]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[2]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[1]~_emulated" and latch "boy:boy|sound:sound|sound_noise:sound_ch4|sound_vol_env:sound_vol_env|enve_left[1]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v Line: 35
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[10]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[10]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[10]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[9]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[9]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[9]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[8]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[8]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[8]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[7]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[7]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[7]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[6]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[6]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[6]~17" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[5]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[5]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[4]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[4]~25" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[3]~29" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[2]~33" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[1]~37" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch1|divider[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch1|divider[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch1|divider[0]~41" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[10]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[10]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[10]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[9]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[9]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[9]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[8]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[8]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[8]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[7]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[7]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[7]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[6]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[6]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[6]~17" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[5]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[5]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[4]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[4]~25" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[3]~29" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[2]~33" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[1]~37" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|divider[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|divider[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|divider[0]~41" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 60
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[10]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[10]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[10]~1" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[9]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[9]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[9]~5" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[8]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[8]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[8]~9" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[7]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[7]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[7]~13" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[6]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[6]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[6]~17" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[5]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[5]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[5]~21" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[4]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[4]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[4]~25" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[3]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[3]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[3]~29" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[2]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[2]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[2]~33" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[1]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[1]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[1]~37" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
    Warning (13310): Register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[0]" is converted into an equivalent circuit using register "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[0]~_emulated" and latch "boy:boy|sound:sound|sound_square:sound_ch2|target_freq[0]~41" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v Line: 92
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ur_tx" is stuck at VCC File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 11
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 22
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 22
    Warning (13410): Pin "AUDIO_SCL" is stuck at GND File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 31
    Warning (13410): Pin "LED_RED" is stuck at GND File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 35
    Warning (13410): Pin "LED_GREEN" is stuck at GND File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 36
    Warning (13410): Pin "LED_BLUE" is stuck at GND File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 37
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high File: /home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 19 assignments for entity "ILA" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "sld_signaltap" -- entity does not exist in design
Info (144001): Generated suppressed messages file /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v Line: 50
Info (21057): Implemented 7064 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 80 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 6629 logic cells
    Info (21064): Implemented 334 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 185 warnings
    Info: Peak virtual memory: 712 megabytes
    Info: Processing ended: Fri Aug  6 13:57:12 2021
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/output_files/top.map.smsg.


