###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID eecad41)
#  Generated on:      Thu Feb 12 00:11:44 2015
#  Command:           optDesign -postCTS -hold -incr
###############################################################
Path 1: MET Hold Check with Pin \b_reg_reg[14] /CLK 
Endpoint:   \b_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.203
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[14] v    |          | 0.000 |       |   0.100 |    0.093 | 
     | FE_PHC195_b_14_ | A v -> Y v | BUFNIx04 | 0.016 | 0.016 |   0.116 |    0.109 | 
     | FE_PHC222_b_14_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.138 |    0.131 | 
     | FE_PHC141_b_14_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.158 |    0.151 | 
     | FE_PHC167_b_14_ | A v -> Y v | BUFNIx04 | 0.019 | 0.022 |   0.180 |    0.174 | 
     | FE_PHC119_b_14_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.203 |    0.197 | 
     | \b_reg_reg[14]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.203 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.013 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.022 | 
     | \b_reg_reg[14] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.023 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \a_reg_reg[7] /CLK 
Endpoint:   \a_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.203
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[7] v     |          | 0.000 |       |   0.100 |    0.093 | 
     | FE_PHC179_a_7_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    0.110 | 
     | FE_PHC204_a_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.135 |    0.128 | 
     | FE_PHC254_a_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.158 |    0.151 | 
     | FE_PHC232_a_7_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.178 |    0.171 | 
     | FE_PHC132_a_7_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.203 |    0.196 | 
     | \a_reg_reg[7]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.203 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.013 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.022 | 
     | \a_reg_reg[7] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.023 | 
     +-----------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \a_reg_reg[2] /CLK 
Endpoint:   \a_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.204
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[2] v     |          | 0.000 |       |   0.100 |    0.093 | 
     | FE_PHC178_a_2_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.108 | 
     | FE_PHC258_a_2_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.135 |    0.128 | 
     | FE_PHC231_a_2_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.158 |    0.151 | 
     | FE_PHC205_a_2_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.179 |    0.172 | 
     | FE_PHC115_a_2_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.204 |    0.197 | 
     | \a_reg_reg[2]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.204 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.014 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.015 |    0.022 | 
     | \a_reg_reg[2] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.023 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \b_reg_reg[5] /CLK 
Endpoint:   \b_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.204
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[5] v     |          | 0.000 |       |   0.100 |    0.092 | 
     | FE_PHC144_b_5_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    0.108 | 
     | FE_PHC225_b_5_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.138 |    0.130 | 
     | FE_PHC191_b_5_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.161 |    0.153 | 
     | FE_PHC161_b_5_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.182 |    0.174 | 
     | FE_PHC130_b_5_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.204 |    0.196 | 
     | \b_reg_reg[5]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.204 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.008 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.015 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.023 | 
     | \b_reg_reg[5] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.024 | 
     +-----------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \b_reg_reg[9] /CLK 
Endpoint:   \b_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.204
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[9] v     |          | 0.000 |       |   0.100 |    0.092 | 
     | FE_PHC134_b_9_ | A v -> Y v | BUFNIx03 | 0.019 | 0.019 |   0.119 |    0.111 | 
     | FE_PHC171_b_9_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.141 |    0.132 | 
     | FE_PHC226_b_9_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.161 |    0.153 | 
     | FE_PHC146_b_9_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.183 |    0.174 | 
     | FE_PHC197_b_9_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.204 |    0.196 | 
     | \b_reg_reg[9]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.204 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.008 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.015 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.023 | 
     | \b_reg_reg[9] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.015 |    0.024 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \b_reg_reg[10] /CLK 
Endpoint:   \b_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.205
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[10] v    |          | 0.000 |       |   0.100 |    0.091 | 
     | FE_PHC259_b_10_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    0.108 | 
     | FE_PHC148_b_10_ | A v -> Y v | BUFNIx04 | 0.015 | 0.021 |   0.137 |    0.128 | 
     | FE_PHC169_b_10_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.157 |    0.149 | 
     | FE_PHC198_b_10_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.181 |    0.172 | 
     | FE_PHC126_b_10_ | A v -> Y v | BUFNIx03 | 0.018 | 0.024 |   0.205 |    0.196 | 
     | \b_reg_reg[10]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.205 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.009 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.015 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.024 | 
     | \b_reg_reg[10] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.025 | 
     +------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \a_reg_reg[9] /CLK 
Endpoint:   \a_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.206
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[9] v     |          | 0.000 |       |   0.100 |    0.090 | 
     | FE_PHC164_a_9_ | A v -> Y v | BUFNIx04 | 0.018 | 0.018 |   0.118 |    0.108 | 
     | FE_PHC223_a_9_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.139 |    0.129 | 
     | FE_PHC192_a_9_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.161 |    0.151 | 
     | FE_PHC139_a_9_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.183 |    0.173 | 
     | FE_PHC127_a_9_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.206 |    0.196 | 
     | \a_reg_reg[9]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.206 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.010 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.016 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.024 | 
     | \a_reg_reg[9] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.026 | 
     +-----------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \a_reg_reg[13] /CLK 
Endpoint:   \a_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.211
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[13] v    |          | 0.000 |       |   0.100 |    0.086 | 
     | FE_PHC145_a_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.101 | 
     | FE_PHC158_a_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    0.119 | 
     | FE_PHC210_a_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.151 |    0.137 | 
     | FE_PHC239_a_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.170 |    0.156 | 
     | FE_PHC183_a_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.188 |    0.174 | 
     | FE_PHC122_a_13_ | A v -> Y v | BUFNIx03 | 0.017 | 0.022 |   0.211 |    0.197 | 
     | \a_reg_reg[13]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.211 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.014 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.021 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.029 | 
     | \a_reg_reg[13] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.030 | 
     +------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \a_reg_reg[15] /CLK 
Endpoint:   \a_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.211
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[15] v    |          | 0.000 |       |   0.100 |    0.086 | 
     | FE_PHC177_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.101 | 
     | FE_PHC200_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.133 |    0.119 | 
     | FE_PHC252_a_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.151 |    0.137 | 
     | FE_PHC265_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.170 |    0.155 | 
     | FE_PHC227_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.188 |    0.174 | 
     | FE_PHC124_a_15_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.211 |    0.197 | 
     | \a_reg_reg[15]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.211 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.014 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.021 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.029 | 
     | \a_reg_reg[15] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.030 | 
     +------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \b_reg_reg[15] /CLK 
Endpoint:   \b_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.218
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[15] v    |          | 0.000 |       |   0.100 |    0.078 | 
     | FE_PHC138_b_15_ | A v -> Y v | BUFNIx04 | 0.022 | 0.021 |   0.121 |    0.100 | 
     | FE_PHC165_b_15_ | A v -> Y v | BUFNIx09 | 0.016 | 0.020 |   0.141 |    0.120 | 
     | FE_PHC199_b_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.160 |    0.138 | 
     | FE_PHC224_b_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.177 |    0.156 | 
     | FE_PHC248_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.196 |    0.174 | 
     | FE_PHC120_b_15_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.218 |    0.197 | 
     | \b_reg_reg[15]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.218 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.022 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.028 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.037 | 
     | \b_reg_reg[15] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.038 | 
     +------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \b_reg_reg[11] /CLK 
Endpoint:   \b_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.219
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[11] v    |          | 0.000 |       |   0.100 |    0.077 | 
     | FE_PHC208_b_11_ | A v -> Y v | BUFNIx08 | 0.016 | 0.017 |   0.117 |    0.094 | 
     | FE_PHC235_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.135 |    0.113 | 
     | FE_PHC261_b_11_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.153 |    0.130 | 
     | FE_PHC275_b_11_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.176 |    0.153 | 
     | FE_PHC271_b_11_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.196 |    0.174 | 
     | FE_PHC116_b_11_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.219 |    0.197 | 
     | \b_reg_reg[11]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.219 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.023 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.029 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.037 | 
     | \b_reg_reg[11] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.039 | 
     +------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \b_reg_reg[1] /CLK 
Endpoint:   \b_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.219
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[1] v     |          | 0.000 |       |   0.100 |    0.077 | 
     | FE_PHC181_b_1_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.092 | 
     | FE_PHC262_b_1_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.134 |    0.112 | 
     | FE_PHC278_b_1_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.155 |    0.132 | 
     | FE_PHC274_b_1_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.175 |    0.153 | 
     | FE_PHC234_b_1_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.199 |    0.176 | 
     | FE_PHC207_b_1_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.219 |    0.196 | 
     | \b_reg_reg[1]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.219 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.029 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.015 |    0.038 | 
     | \b_reg_reg[1] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.039 | 
     +-----------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \b_reg_reg[13] /CLK 
Endpoint:   \b_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.219
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[13] v    |          | 0.000 |       |   0.100 |    0.077 | 
     | FE_PHC209_b_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.093 | 
     | FE_PHC236_b_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    0.110 | 
     | FE_PHC277_b_13_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.153 |    0.130 | 
     | FE_PHC270_b_13_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.176 |    0.153 | 
     | FE_PHC260_b_13_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.196 |    0.173 | 
     | FE_PHC118_b_13_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.219 |    0.197 | 
     | \b_reg_reg[13]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.219 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.023 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.029 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.038 | 
     | \b_reg_reg[13] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.039 | 
     +------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \a_reg_reg[8] /CLK 
Endpoint:   \a_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.219
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                           |            |             |       |       |  Time   |   Time   | 
     |---------------------------+------------+-------------+-------+-------+---------+----------| 
     |                           | a[8] v     |             | 0.000 |       |   0.100 |    0.077 | 
     | FE_ECOC280_a_8_           | A v -> Y v | BUFNICLKx08 | 0.013 | 0.014 |   0.114 |    0.091 | 
     | FE_PHC285_FE_ECON280_a_8_ | A v -> Y v | BUFNIx04    | 0.016 | 0.020 |   0.134 |    0.110 | 
     | FE_PHC284_FE_ECON280_a_8_ | A v -> Y v | BUFNIx04    | 0.015 | 0.020 |   0.154 |    0.131 | 
     | FE_PHC283_FE_ECON280_a_8_ | A v -> Y v | BUFNIx04    | 0.016 | 0.021 |   0.175 |    0.152 | 
     | FE_PHC282_FE_ECON280_a_8_ | A v -> Y v | BUFNIx04    | 0.017 | 0.022 |   0.197 |    0.174 | 
     | FE_PHC281_FE_ECON280_a_8_ | A v -> Y v | BUFNIx03    | 0.017 | 0.022 |   0.219 |    0.196 | 
     | \a_reg_reg[8]             | D v        | DFFASx02    | 0.017 | 0.000 |   0.219 |    0.196 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.030 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.038 | 
     | \a_reg_reg[8] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.039 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \a_reg_reg[1] /CLK 
Endpoint:   \a_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.220
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[1] v     |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC170_a_1_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.092 | 
     | FE_PHC190_a_1_ | A v -> Y v | BUFNIx08 | 0.014 | 0.017 |   0.133 |    0.109 | 
     | FE_PHC240_a_1_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.155 |    0.132 | 
     | FE_PHC212_a_1_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.175 |    0.152 | 
     | FE_PHC114_a_1_ | A v -> Y v | BUFNIx03 | 0.017 | 0.022 |   0.198 |    0.174 | 
     | FE_PHC152_a_1_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.220 |    0.197 | 
     | \a_reg_reg[1]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.220 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.030 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.015 |    0.039 | 
     | \a_reg_reg[1] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.040 | 
     +-----------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \a_reg_reg[3] /CLK 
Endpoint:   \a_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.220
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[3] v     |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC143_a_3_ | A v -> Y v | BUFNIx08 | 0.016 | 0.017 |   0.117 |    0.093 | 
     | FE_PHC220_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.136 |    0.112 | 
     | FE_PHC249_a_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.154 |    0.130 | 
     | FE_PHC189_a_3_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.177 |    0.153 | 
     | FE_PHC159_a_3_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.197 |    0.173 | 
     | FE_PHC110_a_3_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.220 |    0.197 | 
     | \a_reg_reg[3]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.220 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.030 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.039 | 
     | \a_reg_reg[3] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.040 | 
     +-----------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \a_reg_reg[0] /CLK 
Endpoint:   \a_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.221
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[0] v     |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC154_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.092 | 
     | FE_PHC267_a_0_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.136 |    0.112 | 
     | FE_PHC256_a_0_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.157 |    0.132 | 
     | FE_PHC233_a_0_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.177 |    0.153 | 
     | FE_PHC201_a_0_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.200 |    0.176 | 
     | FE_PHC173_a_0_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.221 |    0.196 | 
     | \a_reg_reg[0]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.221 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.031 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.015 |    0.040 | 
     | \a_reg_reg[0] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.040 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \b_reg_reg[0] /CLK 
Endpoint:   \b_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.221
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[0] v     |          | 0.000 |       |   0.100 |    0.076 | 
     | FE_PHC168_b_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.090 | 
     | FE_PHC246_b_0_ | A v -> Y v | BUFNIx04 | 0.015 | 0.019 |   0.134 |    0.110 | 
     | FE_PHC214_b_0_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.157 |    0.132 | 
     | FE_PHC187_b_0_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.176 |    0.152 | 
     | FE_PHC153_b_0_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.198 |    0.173 | 
     | FE_PHC113_b_0_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.221 |    0.197 | 
     | \b_reg_reg[0]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.221 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.024 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.031 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.015 |    0.040 | 
     | \b_reg_reg[0] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.041 | 
     +-----------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \a_reg_reg[6] /CLK 
Endpoint:   \a_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.221
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[6] v     |          | 0.000 |       |   0.100 |    0.075 | 
     | FE_PHC180_a_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.091 | 
     | FE_PHC206_a_6_ | A v -> Y v | BUFNIx08 | 0.014 | 0.017 |   0.132 |    0.108 | 
     | FE_PHC268_a_6_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.152 |    0.128 | 
     | FE_PHC253_a_6_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.176 |    0.151 | 
     | FE_PHC230_a_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.196 |    0.172 | 
     | FE_PHC131_a_6_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.221 |    0.196 | 
     | \a_reg_reg[6]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.221 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.025 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.031 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.039 | 
     | \a_reg_reg[6] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.040 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \b_reg_reg[3] /CLK 
Endpoint:   \b_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.222
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[3] v     |          | 0.000 |       |   0.100 |    0.075 | 
     | FE_PHC135_b_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.091 | 
     | FE_PHC245_b_3_ | A v -> Y v | BUFNIx04 | 0.015 | 0.021 |   0.137 |    0.112 | 
     | FE_PHC211_b_3_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.160 |    0.135 | 
     | FE_PHC185_b_3_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.180 |    0.155 | 
     | FE_PHC155_b_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.199 |    0.174 | 
     | FE_PHC108_b_3_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.222 |    0.197 | 
     | \b_reg_reg[3]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.222 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.025 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.031 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.040 | 
     | \b_reg_reg[3] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.041 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \b_reg_reg[2] /CLK 
Endpoint:   \b_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.222
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[2] v     |          | 0.000 |       |   0.100 |    0.075 | 
     | FE_PHC221_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.090 | 
     | FE_PHC250_b_2_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.135 |    0.110 | 
     | FE_PHC137_b_2_ | A v -> Y v | BUFNIx04 | 0.015 | 0.021 |   0.155 |    0.130 | 
     | FE_PHC194_b_2_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.176 |    0.151 | 
     | FE_PHC166_b_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.198 |    0.173 | 
     | FE_PHC107_b_2_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.222 |    0.197 | 
     | \b_reg_reg[2]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.222 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.025 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.032 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.041 | 
     | \b_reg_reg[2] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.041 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \a_reg_reg[14] /CLK 
Endpoint:   \a_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[14] v    |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC151_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.091 | 
     | FE_PHC162_a_14_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.109 | 
     | FE_PHC251_a_14_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.155 |    0.129 | 
     | FE_PHC215_a_14_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.179 |    0.154 | 
     | FE_PHC188_a_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.199 |    0.174 | 
     | FE_PHC123_a_14_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.222 |    0.197 | 
     | \a_reg_reg[14]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.222 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.032 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.041 | 
     | \a_reg_reg[14] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.042 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \a_reg_reg[4] /CLK 
Endpoint:   \a_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[4] v     |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC237_a_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.090 | 
     | FE_PHC264_a_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    0.108 | 
     | FE_PHC276_a_4_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.131 | 
     | FE_PHC272_a_4_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.177 |    0.151 | 
     | FE_PHC174_a_4_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.199 |    0.174 | 
     | FE_PHC111_a_4_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.222 |    0.197 | 
     | \a_reg_reg[4]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.222 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.032 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.041 | 
     | \a_reg_reg[4] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.042 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \b_reg_reg[6] /CLK 
Endpoint:   \b_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[6] v     |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC172_b_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.090 | 
     | FE_PHC196_b_6_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    0.107 | 
     | FE_PHC241_b_6_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.156 |    0.130 | 
     | FE_PHC216_b_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.176 |    0.150 | 
     | FE_PHC150_b_6_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.199 |    0.173 | 
     | FE_PHC133_b_6_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.222 |    0.196 | 
     | \b_reg_reg[6]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.222 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.032 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.041 | 
     | \b_reg_reg[6] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.042 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \b_reg_reg[4] /CLK 
Endpoint:   \b_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.223
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[4] v     |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC175_b_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.089 | 
     | FE_PHC257_b_4_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.135 |    0.109 | 
     | FE_PHC269_b_4_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.156 |    0.130 | 
     | FE_PHC229_b_4_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.179 |    0.153 | 
     | FE_PHC203_b_4_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.200 |    0.174 | 
     | FE_PHC109_b_4_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.223 |    0.197 | 
     | \b_reg_reg[4]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.223 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.033 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.042 | 
     | \b_reg_reg[4] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.042 | 
     +-----------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \a_reg_reg[10] /CLK 
Endpoint:   \a_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.222
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[10] v    |          | 0.000 |       |   0.100 |    0.074 | 
     | FE_PHC176_a_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.089 | 
     | FE_PHC255_a_10_ | A v -> Y v | BUFNIx04 | 0.016 | 0.020 |   0.135 |    0.109 | 
     | FE_PHC266_a_10_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.156 |    0.130 | 
     | FE_PHC228_a_10_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.179 |    0.153 | 
     | FE_PHC202_a_10_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.200 |    0.174 | 
     | FE_PHC128_a_10_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.222 |    0.196 | 
     | \a_reg_reg[10]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.222 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.026 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.033 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.041 | 
     | \a_reg_reg[10] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.042 | 
     +------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \b_reg_reg[7] /CLK 
Endpoint:   \b_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.224
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[7] v     |          | 0.000 |       |   0.100 |    0.072 | 
     | FE_PHC238_b_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.087 | 
     | FE_PHC279_b_7_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.134 |    0.107 | 
     | FE_PHC273_b_7_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.158 |    0.130 | 
     | FE_PHC263_b_7_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.178 |    0.150 | 
     | FE_PHC147_b_7_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.200 |    0.173 | 
     | FE_PHC125_b_7_ | A v -> Y v | BUFNIx03 | 0.018 | 0.024 |   0.224 |    0.196 | 
     | \b_reg_reg[7]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.224 |    0.196 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.028 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.034 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.042 | 
     | \b_reg_reg[7] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.044 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \b_reg_reg[12] /CLK 
Endpoint:   \b_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.224
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[12] v    |          | 0.000 |       |   0.100 |    0.072 | 
     | FE_PHC140_b_12_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    0.087 | 
     | FE_PHC243_b_12_ | A v -> Y v | BUFNIx03 | 0.017 | 0.022 |   0.137 |    0.110 | 
     | FE_PHC217_b_12_ | A v -> Y v | BUFNIx04 | 0.016 | 0.021 |   0.158 |    0.131 | 
     | FE_PHC182_b_12_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.182 |    0.154 | 
     | FE_PHC157_b_12_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.201 |    0.174 | 
     | FE_PHC117_b_12_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.224 |    0.197 | 
     | \b_reg_reg[12]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.224 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.028 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.034 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.043 | 
     | \b_reg_reg[12] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.044 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \a_reg_reg[11] /CLK 
Endpoint:   \a_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.224
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[11] v    |          | 0.000 |       |   0.100 |    0.072 | 
     | FE_PHC193_a_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    0.088 | 
     | FE_PHC242_a_11_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.139 |    0.111 | 
     | FE_PHC213_a_11_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.159 |    0.131 | 
     | FE_PHC142_a_11_ | A v -> Y v | BUFNIx04 | 0.015 | 0.020 |   0.179 |    0.151 | 
     | FE_PHC163_a_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.201 |    0.173 | 
     | FE_PHC129_a_11_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.224 |    0.196 | 
     | \a_reg_reg[11]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.224 |    0.196 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.028 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.034 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.043 | 
     | \a_reg_reg[11] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.044 | 
     +------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \a_reg_reg[5] /CLK 
Endpoint:   \a_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.226
  Slack Time                    0.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[5] v     |          | 0.000 |       |   0.100 |    0.070 | 
     | FE_PHC136_a_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.087 | 
     | FE_PHC244_a_5_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.138 |    0.109 | 
     | FE_PHC218_a_5_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.160 |    0.130 | 
     | FE_PHC184_a_5_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.184 |    0.154 | 
     | FE_PHC156_a_5_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.204 |    0.174 | 
     | FE_PHC112_a_5_ | A v -> Y v | BUFNIx03 | 0.017 | 0.023 |   0.226 |    0.197 | 
     | \a_reg_reg[5]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.226 |    0.197 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.030 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.036 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.045 | 
     | \a_reg_reg[5] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.046 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \a_reg_reg[12] /CLK 
Endpoint:   \a_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.016
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.197
  Arrival Time                  0.227
  Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[12] v    |          | 0.000 |       |   0.100 |    0.069 | 
     | FE_PHC149_a_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    0.085 | 
     | FE_PHC247_a_12_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.137 |    0.106 | 
     | FE_PHC219_a_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.160 |    0.129 | 
     | FE_PHC186_a_12_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.184 |    0.153 | 
     | FE_PHC160_a_12_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.204 |    0.173 | 
     | FE_PHC121_a_12_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.227 |    0.197 | 
     | \a_reg_reg[12]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.227 |    0.197 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |    0.031 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.038 | 
     | clk__L2_I1     | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.046 | 
     | \a_reg_reg[12] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.047 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \b_reg_reg[8] /CLK 
Endpoint:   \b_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.015
+ Hold                          0.030
+ Path Delay                    0.150
= Required Time                 0.196
  Arrival Time                  0.228
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                      |            |             |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-------------+-------+-------+---------+----------| 
     |                                      | b[8] v     |             | 0.000 |       |   0.100 |    0.068 | 
     | FE_ECOC352_b_8_                      | A v -> Y v | BUFNICLKx08 | 0.016 | 0.016 |   0.116 |    0.084 | 
     | FE_PHC356_FE_ECON352_b_8_            | A v -> Y v | BUFNIx04    | 0.016 | 0.021 |   0.137 |    0.105 | 
     | FE_PHC355_FE_ECON352_b_8_            | A v -> Y v | BUFNIx04    | 0.017 | 0.021 |   0.158 |    0.126 | 
     | FE_PHC354_FE_ECON352_b_8_            | A v -> Y v | BUFNIx03    | 0.018 | 0.023 |   0.181 |    0.149 | 
     | FE_PHC353_FE_ECON352_b_8_            | A v -> Y v | BUFNIx03    | 0.025 | 0.028 |   0.209 |    0.177 | 
     | FE_ECOC357_FE_PHN353_FE_ECON352_b_8_ | A v -> Y v | BUFNICLKx08 | 0.016 | 0.019 |   0.228 |    0.196 | 
     | \b_reg_reg[8]                        | D v        | DFFASx02    | 0.016 | 0.000 |   0.228 |    0.196 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |    0.032 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.039 | 
     | clk__L2_I1    | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.047 | 
     | \b_reg_reg[8] | CLK ^      | DFFASx02  | 0.012 | 0.001 |   0.016 |    0.048 | 
     +-----------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \out_reg[0] /CLK 
Endpoint:   \out_reg[0] /D   (^) checked with  leading edge of 'clk'
Beginpoint: \a_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.016
+ Hold                         -0.032
+ Path Delay                    0.150
= Required Time                 0.134
  Arrival Time                  0.202
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |           |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                | clk ^        |           | 0.000 |       |   0.000 |   -0.067 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.061 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.015 |   -0.052 | 
     | \a_reg_reg[0]                  | CLK ^ -> Q ^ | DFFASx02  | 0.049 | 0.122 |   0.138 |    0.070 | 
     | add_16_26/g1124                | S ^ -> Y ^   | MUX21Dx01 | 0.031 | 0.036 |   0.174 |    0.107 | 
     | add_16_26/FE_OFCC74_add_out_0_ | A ^ -> Y ^   | BUFNIx03  | 0.029 | 0.028 |   0.202 |    0.134 | 
     | \out_reg[0]                    | D ^          | DFFARSx04 | 0.029 | 0.000 |   0.202 |    0.134 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |    0.067 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.074 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.015 |    0.083 | 
     | \out_reg[0] | CLK ^      | DFFARSx04 | 0.012 | 0.001 |   0.016 |    0.083 | 
     +---------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out[1]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.121
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.071 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.064 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.055 | 
     | \out_reg[1] | CLK ^ -> Q ^ | DFFARSx04 | 0.034 | 0.078 |   0.094 |    0.023 | 
     | drc112      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.026 |   0.120 |    0.050 | 
     |             | out[1] ^     |           | 0.027 | 0.000 |   0.121 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out[0]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.122
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.071 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.065 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.015 |   -0.056 | 
     | \out_reg[0] | CLK ^ -> Q ^ | DFFARSx04 | 0.034 | 0.079 |   0.094 |    0.023 | 
     | drc102      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.121 |    0.049 | 
     |             | out[0] ^     |           | 0.027 | 0.001 |   0.122 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out[7]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[7] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.122
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.072 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.065 | 
     | clk__L2_I1  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.008 |   0.015 |   -0.057 | 
     | \out_reg[7] | CLK ^ -> Q ^ | DFFARSx04 | 0.035 | 0.079 |   0.094 |    0.022 | 
     | drc116      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.121 |    0.049 | 
     |             | out[7] ^     |           | 0.027 | 0.001 |   0.122 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out[10]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[10] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.066 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.057 | 
     | \out_reg[10] | CLK ^ -> Q ^ | DFFARSx04 | 0.036 | 0.079 |   0.095 |    0.022 | 
     | drc113       | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.122 |    0.050 | 
     |              | out[10] ^    |           | 0.027 | 0.001 |   0.123 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out[3]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[3] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.123
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.073 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.058 | 
     | \out_reg[3] | CLK ^ -> Q ^ | DFFARSx04 | 0.037 | 0.080 |   0.095 |    0.022 | 
     | drc109      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.027 |   0.123 |    0.050 | 
     |             | out[3] ^     |           | 0.027 | 0.001 |   0.123 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out[8]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[8] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.124
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.074 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.059 | 
     | \out_reg[8] | CLK ^ -> Q ^ | DFFARSx04 | 0.037 | 0.080 |   0.096 |    0.022 | 
     | drc110      | A ^ -> Y ^   | BUFNIx08  | 0.028 | 0.028 |   0.123 |    0.049 | 
     |             | out[8] ^     |           | 0.028 | 0.001 |   0.124 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out[9]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[9] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.124
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.074 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.067 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.059 | 
     | \out_reg[9] | CLK ^ -> Q ^ | DFFARSx04 | 0.039 | 0.081 |   0.096 |    0.022 | 
     | drc115      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.124 |    0.050 | 
     |             | out[9] ^     |           | 0.027 | 0.000 |   0.124 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out[11]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[11] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.124
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |              |           |       |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+-------+---------+----------| 
     |              | clk ^        |           | 0.000 |       |   0.000 |   -0.074 | 
     | clk__L1_I0   | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.067 | 
     | clk__L2_I0   | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.059 | 
     | \out_reg[11] | CLK ^ -> Q ^ | DFFARSx04 | 0.039 | 0.081 |   0.096 |    0.022 | 
     | drc111       | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.124 |    0.050 | 
     |              | out[11] ^    |           | 0.027 | 0.000 |   0.124 |    0.050 | 
     +------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out[14]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[14] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.125
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |              |           |       |       |  Time   |   Time   | 
     |----------------+--------------+-----------+-------+-------+---------+----------| 
     |                | clk ^        |           | 0.000 |       |   0.000 |   -0.075 | 
     | clk__L1_I0     | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.068 | 
     | clk__L2_I1     | A v -> Y ^   | INVCLKx10 | 0.012 | 0.008 |   0.015 |   -0.060 | 
     | \out_reg[14]   | CLK ^ -> Q ^ | DFFARSx04 | 0.036 | 0.079 |   0.094 |    0.019 | 
     | FE_OFCC64_n_76 | A ^ -> Y ^   | BUFNIx08  | 0.030 | 0.029 |   0.123 |    0.048 | 
     |                | out[14] ^    |           | 0.030 | 0.002 |   0.125 |    0.050 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out[15]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[15] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.125
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------+ 
     |   Instance    |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |              |           |       |       |  Time   |   Time   | 
     |---------------+--------------+-----------+-------+-------+---------+----------| 
     |               | clk ^        |           | 0.000 |       |   0.000 |   -0.075 | 
     | clk__L1_I0    | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.068 | 
     | clk__L2_I1    | A v -> Y ^   | INVCLKx10 | 0.012 | 0.008 |   0.015 |   -0.060 | 
     | \out_reg[15]  | CLK ^ -> Q ^ | DFFARSx04 | 0.035 | 0.079 |   0.094 |    0.019 | 
     | FE_OFC40_n_50 | A ^ -> Y ^   | BUFNIx08  | 0.030 | 0.029 |   0.123 |    0.048 | 
     |               | out[15] ^    |           | 0.030 | 0.002 |   0.125 |    0.050 | 
     +-------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out[2]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.125
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.075 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.069 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.060 | 
     | \out_reg[2] | CLK ^ -> Q ^ | DFFARSx04 | 0.038 | 0.080 |   0.096 |    0.020 | 
     | drc104      | A ^ -> Y ^   | BUFNIx08  | 0.028 | 0.028 |   0.124 |    0.049 | 
     |             | out[2] ^     |           | 0.028 | 0.001 |   0.125 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out[4]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[4] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.126
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.076 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.070 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.061 | 
     | \out_reg[4] | CLK ^ -> Q ^ | DFFARSx04 | 0.042 | 0.082 |   0.098 |    0.022 | 
     | drc107      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.126 |    0.050 | 
     |             | out[4] ^     |           | 0.027 | 0.000 |   0.126 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out[6]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.126
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.076 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.070 | 
     | clk__L2_I1  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.008 |   0.015 |   -0.062 | 
     | \out_reg[6] | CLK ^ -> Q ^ | DFFARSx04 | 0.042 | 0.083 |   0.098 |    0.022 | 
     | drc108      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.126 |    0.050 | 
     |             | out[6] ^     |           | 0.027 | 0.000 |   0.126 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out[5]         (^) checked with  leading edge of 'clk'
Beginpoint: \out_reg[5] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.100
+ Path Delay                    0.150
= Required Time                 0.050
  Arrival Time                  0.127
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |              |           |       |       |  Time   |   Time   | 
     |-------------+--------------+-----------+-------+-------+---------+----------| 
     |             | clk ^        |           | 0.000 |       |   0.000 |   -0.077 | 
     | clk__L1_I0  | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.070 | 
     | clk__L2_I0  | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.061 | 
     | \out_reg[5] | CLK ^ -> Q ^ | DFFARSx04 | 0.042 | 0.083 |   0.098 |    0.021 | 
     | drc106      | A ^ -> Y ^   | BUFNIx08  | 0.027 | 0.028 |   0.127 |    0.050 | 
     |             | out[5] ^     |           | 0.027 | 0.000 |   0.127 |    0.050 | 
     +-----------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \out_reg[1] /CLK 
Endpoint:   \out_reg[1] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[0] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.016
+ Hold                         -0.019
+ Path Delay                    0.150
= Required Time                 0.147
  Arrival Time                  0.226
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                 |              |             |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                 | clk ^        |             | 0.000 |       |   0.000 |   -0.079 | 
     | clk__L1_I0                      | A ^ -> Y v   | INVCLKx10   | 0.008 | 0.007 |   0.007 |   -0.073 | 
     | clk__L2_I0                      | A v -> Y ^   | INVCLKx10   | 0.012 | 0.009 |   0.015 |   -0.064 | 
     | \b_reg_reg[0]                   | CLK ^ -> Q ^ | DFFASx02    | 0.038 | 0.115 |   0.130 |    0.051 | 
     | add_16_26/FE_OFC33_b_reg_0_     | A ^ -> Y ^   | BUFNIx08    | 0.023 | 0.024 |   0.154 |    0.075 | 
     | add_16_26/g1129                 | A ^ -> Y v   | NAND2CLKx08 | 0.023 | 0.006 |   0.160 |    0.081 | 
     | add_16_26/g1101                 | S v -> Y v   | MUX21Dx01   | 0.027 | 0.036 |   0.196 |    0.117 | 
     | add_16_26/FE_OFCC103_add_out_1_ | A v -> Y v   | BUFNIx03    | 0.028 | 0.030 |   0.226 |    0.147 | 
     | \out_reg[1]                     | D v          | DFFARSx04   | 0.028 | 0.000 |   0.226 |    0.147 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |    0.079 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.086 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.095 | 
     | \out_reg[1] | CLK ^      | DFFARSx04 | 0.012 | 0.001 |   0.016 |    0.095 | 
     +---------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \out_reg[6] /CLK 
Endpoint:   \out_reg[6] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[6] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.016
+ Hold                         -0.019
+ Path Delay                    0.150
= Required Time                 0.147
  Arrival Time                  0.228
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |           |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                | clk ^        |           | 0.000 |       |   0.000 |   -0.080 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.074 | 
     | clk__L2_I1                     | A v -> Y ^   | INVCLKx10 | 0.012 | 0.008 |   0.015 |   -0.066 | 
     | \b_reg_reg[6]                  | CLK ^ -> Q ^ | DFFASx02  | 0.028 | 0.106 |   0.121 |    0.041 | 
     | add_16_26/FE_OFCC70_b_reg_6_   | A ^ -> Y ^   | BUFNIx04  | 0.028 | 0.026 |   0.147 |    0.067 | 
     | add_16_26/g1105                | A ^ -> Y v   | AOI21x03  | 0.029 | 0.012 |   0.159 |    0.079 | 
     | add_16_26/g1084                | S v -> Y v   | MUX21Dx01 | 0.031 | 0.040 |   0.199 |    0.119 | 
     | add_16_26/FE_OFCC78_add_out_6_ | A v -> Y v   | BUFNIx03  | 0.023 | 0.028 |   0.228 |    0.147 | 
     | \out_reg[6]                    | D v          | DFFARSx04 | 0.023 | 0.000 |   0.228 |    0.147 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |    0.080 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.087 | 
     | clk__L2_I1  | A v -> Y ^ | INVCLKx10 | 0.012 | 0.008 |   0.015 |    0.095 | 
     | \out_reg[6] | CLK ^      | DFFARSx04 | 0.012 | 0.001 |   0.016 |    0.096 | 
     +---------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \out_reg[2] /CLK 
Endpoint:   \out_reg[2] /D   (v) checked with  leading edge of 'clk'
Beginpoint: \b_reg_reg[2] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.016
+ Hold                         -0.019
+ Path Delay                    0.150
= Required Time                 0.147
  Arrival Time                  0.241
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |              |           |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                | clk ^        |           | 0.000 |       |   0.000 |   -0.094 | 
     | clk__L1_I0                     | A ^ -> Y v   | INVCLKx10 | 0.008 | 0.007 |   0.007 |   -0.087 | 
     | clk__L2_I0                     | A v -> Y ^   | INVCLKx10 | 0.012 | 0.009 |   0.016 |   -0.079 | 
     | \b_reg_reg[2]                  | CLK ^ -> Q ^ | DFFASx02  | 0.044 | 0.119 |   0.135 |    0.041 | 
     | add_16_26/FE_OFC22_b_reg_2_    | A ^ -> Y ^   | BUFNIx08  | 0.023 | 0.025 |   0.160 |    0.066 | 
     | add_16_26/g1114                | A ^ -> Y v   | AOI21x03  | 0.027 | 0.012 |   0.172 |    0.078 | 
     | add_16_26/g1100                | S v -> Y v   | MUX21Dx01 | 0.032 | 0.040 |   0.212 |    0.118 | 
     | add_16_26/FE_OFCC85_add_out_2_ | A v -> Y v   | BUFNIx03  | 0.025 | 0.029 |   0.241 |    0.147 | 
     | \out_reg[2]                    | D v          | DFFARSx04 | 0.025 | 0.000 |   0.241 |    0.147 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |  Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |             |            |           |       |       |  Time   |   Time   | 
     |-------------+------------+-----------+-------+-------+---------+----------| 
     |             | clk ^      |           | 0.000 |       |   0.000 |    0.094 | 
     | clk__L1_I0  | A ^ -> Y v | INVCLKx10 | 0.008 | 0.007 |   0.007 |    0.101 | 
     | clk__L2_I0  | A v -> Y ^ | INVCLKx10 | 0.012 | 0.009 |   0.016 |    0.110 | 
     | \out_reg[2] | CLK ^      | DFFARSx04 | 0.012 | 0.000 |   0.016 |    0.110 | 
     +---------------------------------------------------------------------------+ 

