<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RIOT OS: fmc_sdram_bank_conf_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<!-- <script type="text/javascript" src="jquery.js"></script> -->
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<!-- <link href="/pagefind/pagefind-ui.css" rel="stylesheet"> -->
<script src="/pagefind/pagefind-ui.js"></script>
<script>
  // Check whether the PagefindUI class is available
  if (typeof PagefindUI === 'undefined') {
    console.error('PagefindUI class is not available | Dev Build');
  } else {
    // // Remove the "searchstub" element and initialize the PagefindUI class
    // document.getElementById("#searchstub").remove();
    // Initialize the PagefindUI class with the element id "search"
    window.addEventListener('DOMContentLoaded', (event) => {
        new PagefindUI({ element: "#search", showSubResults: true });
    });
  }
</script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="global.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <script>
    // Print the data within the NAVTREE variable from the navtreedata.js file
    var navtree = NAVTREE;
    console.log(navtree);
  </script>
<div class="flex flex-row gap-4 w-screen font-sans text-lg max-h-screen overscroll-contain justify-items-stretch bg-neutral-900">
  <!--Sidebar-->
  <div data-pagefind-ignore="all" class="w-1/3 max-w-md flex-auto h-screen bg-neutral-800 ring-2 ring-neutral-700 shadow-neutral-800 shadow-2xl rounded-xl p-3 ml-1 my-2 mr-3 flex flex-col justify-around">
    <div id="top" class="justify-self-center content-center items-center place-content-center">
      <img alt="Logo" src="riot-logo.svg"/>
      <div id="projectbrief">
        The friendly Operating System for the Internet of Things
      </div>
    </div>
    <div id="search" class="place-content-center" class="overflow-y-scroll max-h-64 bg-slate-400 ring-2 ring-white text-white" >
      <h1>Searchbar via Pagefind</h1>
      <!-- <div id="searchstub" class="flex items-center border border-gray-300 rounded-lg p-2 shadow-sm">
        <input type="text" placeholder="Search is only available in Production Build ..." class="flex-grow p-2 outline-none">
      </div> -->
    </div>
    <div id="navtree">
      <script>
        // The navtree variable is always a pair of two elements (key, value)
        // The key is the name we should display and the value is the link to the page
        // Generate the navtree from the navtreedata.js file and put it under the navtree div
        var navtree = NAVTREE[0][2];
        var navtreeHTML = "<h1>Navigation based on Doxygen</h1> <ul>";
        for (var i = 0; i < navtree.length; i++) {
          navtreeHTML += "<li><a href='" + navtree[i][1] + "'>" + navtree[i][0] + "</a></li>";
          if (i == 5) {
            navtreeHTML += '<li><h3 class="ring-2 ring-white"> Random Insert for Demonstration </h3></li>';
          }
        }
        navtreeHTML += "</ul>";
        document.getElementById("navtree").innerHTML = navtreeHTML;
      </script>
    </div>
    <ul>
      <li class="footer">
        Generated on Tue Sep 24 2024 11:16:27 by 
          <a href="http://www.doxygen.org/index.html">
            Doxygen
          </a> 
        1.12.0
      </li>
    </ul>
  </div>
  <!--Main Content-->
  <div class="hidden">
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structfmc__sdram__bank__conf__t.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">fmc_sdram_bank_conf_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a> &raquo; <a class="el" href="group__cpu__stm32__periph__fmc.html">STM32 FMC/FSMC peripheral driver</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Bank configuration structure for SDRAM.  
 <a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Bank configuration structure for SDRAM. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00238">238</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>
</div>
<p><code>#include &lt;<a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af5d40cdae8550847e1c30411036c2bf5" id="r_af5d40cdae8550847e1c30411036c2bf5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5d40cdae8550847e1c30411036c2bf5">clk_period</a></td></tr>
<tr class="memdesc:af5d40cdae8550847e1c30411036c2bf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLK period [0,2,3] (0 - disabled, n * HCLK cycles)  <br /></td></tr>
<tr class="separator:af5d40cdae8550847e1c30411036c2bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975d480330b3ed13f9d911cd2bdce50e" id="r_a975d480330b3ed13f9d911cd2bdce50e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a975d480330b3ed13f9d911cd2bdce50e">row_bits</a></td></tr>
<tr class="memdesc:a975d480330b3ed13f9d911cd2bdce50e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number row address bits [11..13].  <br /></td></tr>
<tr class="separator:a975d480330b3ed13f9d911cd2bdce50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e8d8bf814df1781c7a3dda7e362acc7" id="r_a4e8d8bf814df1781c7a3dda7e362acc7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e8d8bf814df1781c7a3dda7e362acc7">col_bits</a></td></tr>
<tr class="memdesc:a4e8d8bf814df1781c7a3dda7e362acc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number column address bits [8..11].  <br /></td></tr>
<tr class="separator:a4e8d8bf814df1781c7a3dda7e362acc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082c58632158fe40ebd8b920d9421789" id="r_a082c58632158fe40ebd8b920d9421789"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a082c58632158fe40ebd8b920d9421789">cas_latency</a></td></tr>
<tr class="memdesc:a082c58632158fe40ebd8b920d9421789"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAS latency in SDCLK clock cycles [1..3].  <br /></td></tr>
<tr class="separator:a082c58632158fe40ebd8b920d9421789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01b87222a382282821dc054de1cbe72" id="r_ad01b87222a382282821dc054de1cbe72"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad01b87222a382282821dc054de1cbe72">read_delay</a></td></tr>
<tr class="memdesc:ad01b87222a382282821dc054de1cbe72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Delay for reading data after CAS latency in HCLKs [0..2].  <br /></td></tr>
<tr class="separator:ad01b87222a382282821dc054de1cbe72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56c61616bf2e2cfe6846c9f2aef1fba" id="r_ae56c61616bf2e2cfe6846c9f2aef1fba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae56c61616bf2e2cfe6846c9f2aef1fba">four_banks</a></td></tr>
<tr class="memdesc:ae56c61616bf2e2cfe6846c9f2aef1fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM has four internal banks.  <br /></td></tr>
<tr class="separator:ae56c61616bf2e2cfe6846c9f2aef1fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe65b240f4326971e271cb515bbf4d8" id="r_acfe65b240f4326971e271cb515bbf4d8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acfe65b240f4326971e271cb515bbf4d8">write_protect</a></td></tr>
<tr class="memdesc:acfe65b240f4326971e271cb515bbf4d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write protection enabled.  <br /></td></tr>
<tr class="separator:acfe65b240f4326971e271cb515bbf4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551b241d81ca6f075e2ef2e21e85068c" id="r_a551b241d81ca6f075e2ef2e21e85068c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a551b241d81ca6f075e2ef2e21e85068c">burst_read</a></td></tr>
<tr class="memdesc:a551b241d81ca6f075e2ef2e21e85068c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst read mode enabled.  <br /></td></tr>
<tr class="separator:a551b241d81ca6f075e2ef2e21e85068c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a42002220ac474bbb8163ddb0877207" id="r_a3a42002220ac474bbb8163ddb0877207"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3a42002220ac474bbb8163ddb0877207">burst_write</a></td></tr>
<tr class="memdesc:a3a42002220ac474bbb8163ddb0877207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst write mode enabled.  <br /></td></tr>
<tr class="separator:a3a42002220ac474bbb8163ddb0877207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe62613538218d0762560b956c5d6b1" id="r_adbe62613538218d0762560b956c5d6b1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbe62613538218d0762560b956c5d6b1">burst_interleaved</a></td></tr>
<tr class="memdesc:adbe62613538218d0762560b956c5d6b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst mode interleaved, otherwise sequential.  <br /></td></tr>
<tr class="separator:adbe62613538218d0762560b956c5d6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab510edf13a01e865e27f8a9d9f6c38ad" id="r_ab510edf13a01e865e27f8a9d9f6c38ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab510edf13a01e865e27f8a9d9f6c38ad">burst_len</a></td></tr>
<tr class="memdesc:ab510edf13a01e865e27f8a9d9f6c38ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst length as an exponent of a power of two.  <br /></td></tr>
<tr class="separator:ab510edf13a01e865e27f8a9d9f6c38ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15bdc59c82737558a7d2a3e51342b0a" id="r_ac15bdc59c82737558a7d2a3e51342b0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac15bdc59c82737558a7d2a3e51342b0a">timing</a></td></tr>
<tr class="memdesc:ac15bdc59c82737558a7d2a3e51342b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDRAM Timing configuration.  <br /></td></tr>
<tr class="separator:ac15bdc59c82737558a7d2a3e51342b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="adbe62613538218d0762560b956c5d6b1" name="adbe62613538218d0762560b956c5d6b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe62613538218d0762560b956c5d6b1">&#9670;&#160;</a></span>burst_interleaved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool fmc_sdram_bank_conf_t::burst_interleaved</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst mode interleaved, otherwise sequential. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00248">248</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ab510edf13a01e865e27f8a9d9f6c38ad" name="ab510edf13a01e865e27f8a9d9f6c38ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab510edf13a01e865e27f8a9d9f6c38ad">&#9670;&#160;</a></span>burst_len</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__cpu__stm32__periph__fmc.html#gaeac94cf807dec0e1a375da386380f043">fmc_bust_length_t</a> fmc_sdram_bank_conf_t::burst_len</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst length as an exponent of a power of two. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00249">249</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="a551b241d81ca6f075e2ef2e21e85068c" name="a551b241d81ca6f075e2ef2e21e85068c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551b241d81ca6f075e2ef2e21e85068c">&#9670;&#160;</a></span>burst_read</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool fmc_sdram_bank_conf_t::burst_read</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst read mode enabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00246">246</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="a3a42002220ac474bbb8163ddb0877207" name="a3a42002220ac474bbb8163ddb0877207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a42002220ac474bbb8163ddb0877207">&#9670;&#160;</a></span>burst_write</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool fmc_sdram_bank_conf_t::burst_write</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst write mode enabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00247">247</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="a082c58632158fe40ebd8b920d9421789" name="a082c58632158fe40ebd8b920d9421789"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082c58632158fe40ebd8b920d9421789">&#9670;&#160;</a></span>cas_latency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t fmc_sdram_bank_conf_t::cas_latency</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAS latency in SDCLK clock cycles [1..3]. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00242">242</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="af5d40cdae8550847e1c30411036c2bf5" name="af5d40cdae8550847e1c30411036c2bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d40cdae8550847e1c30411036c2bf5">&#9670;&#160;</a></span>clk_period</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t fmc_sdram_bank_conf_t::clk_period</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CLK period [0,2,3] (0 - disabled, n * HCLK cycles) </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00239">239</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="a4e8d8bf814df1781c7a3dda7e362acc7" name="a4e8d8bf814df1781c7a3dda7e362acc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e8d8bf814df1781c7a3dda7e362acc7">&#9670;&#160;</a></span>col_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t fmc_sdram_bank_conf_t::col_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number column address bits [8..11]. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00241">241</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ae56c61616bf2e2cfe6846c9f2aef1fba" name="ae56c61616bf2e2cfe6846c9f2aef1fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56c61616bf2e2cfe6846c9f2aef1fba">&#9670;&#160;</a></span>four_banks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool fmc_sdram_bank_conf_t::four_banks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM has four internal banks. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00244">244</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ad01b87222a382282821dc054de1cbe72" name="ad01b87222a382282821dc054de1cbe72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01b87222a382282821dc054de1cbe72">&#9670;&#160;</a></span>read_delay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t fmc_sdram_bank_conf_t::read_delay</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Delay for reading data after CAS latency in HCLKs [0..2]. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00243">243</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="a975d480330b3ed13f9d911cd2bdce50e" name="a975d480330b3ed13f9d911cd2bdce50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975d480330b3ed13f9d911cd2bdce50e">&#9670;&#160;</a></span>row_bits</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t fmc_sdram_bank_conf_t::row_bits</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number row address bits [11..13]. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00240">240</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="ac15bdc59c82737558a7d2a3e51342b0a" name="ac15bdc59c82737558a7d2a3e51342b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15bdc59c82737558a7d2a3e51342b0a">&#9670;&#160;</a></span>timing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structfmc__sdram__timing__t.html">fmc_sdram_timing_t</a> fmc_sdram_bank_conf_t::timing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SDRAM Timing configuration. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00250">250</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<a id="acfe65b240f4326971e271cb515bbf4d8" name="acfe65b240f4326971e271cb515bbf4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe65b240f4326971e271cb515bbf4d8">&#9670;&#160;</a></span>write_protect</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool fmc_sdram_bank_conf_t::write_protect</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write protection enabled. </p>

<p class="definition">Definition at line <a class="el" href="cpu__fmc_8h_source.html#l00245">245</a> of file <a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/stm32/include/periph/<a class="el" href="cpu__fmc_8h_source.html">cpu_fmc.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->

    </div>
  </body>
</html>
