// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [15:0] layer_in_V_9_0;
reg   [15:0] layer_in_V_9_1;
reg   [15:0] layer_in_V_9_2;
reg   [15:0] layer_in_V_9_3;
reg   [15:0] layer_in_V_9_4;
reg   [15:0] layer_in_V_9_5;
reg   [15:0] layer_in_V_9_6;
reg   [15:0] layer_in_V_9_7;
reg   [15:0] layer_in_V_9_8;
reg   [15:0] layer_in_V_9_9;
reg   [15:0] layer_in_V_9_10;
reg   [15:0] layer_in_V_9_11;
reg   [15:0] layer_in_V_9_12;
reg   [15:0] layer_in_V_9_13;
reg   [15:0] layer_in_V_9_14;
reg   [15:0] layer_in_V_9_15;
reg   [15:0] layer_in_V_9_16;
reg   [15:0] layer_in_V_9_17;
reg   [15:0] layer_in_V_9_18;
reg   [15:0] layer_in_V_9_19;
reg   [15:0] layer_in_V_9_20;
reg   [15:0] layer_in_V_9_21;
reg   [15:0] layer_in_V_9_22;
reg   [15:0] layer_in_V_9_23;
reg   [15:0] layer_in_V_9_24;
reg   [15:0] layer_in_V_9_25;
reg   [15:0] layer_in_V_9_26;
reg   [15:0] layer_in_V_9_27;
reg   [15:0] layer_in_V_9_28;
reg   [15:0] layer_in_V_9_29;
reg   [15:0] layer_in_V_9_30;
reg   [15:0] layer_in_V_9_31;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln286_fu_1538_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln309_fu_3656_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state7;
reg   [0:0] or_ln284_reg_4198;
wire   [0:0] icmp_ln299_fu_3564_p2;
wire   [6:0] add_ln277_fu_1490_p2;
reg   [6:0] add_ln277_reg_4183;
wire    ap_CS_fsm_state2;
wire   [3:0] select_ln277_fu_1508_p3;
reg   [3:0] select_ln277_reg_4188;
wire   [0:0] icmp_ln277_fu_1484_p2;
wire   [3:0] select_ln277_1_fu_1516_p3;
reg   [3:0] select_ln277_1_reg_4193;
wire   [0:0] or_ln284_fu_1532_p2;
reg    ap_block_state3;
wire   [5:0] i_ic_1_fu_1544_p2;
reg   [5:0] i_ic_1_reg_4206;
wire   [5:0] ir_fu_1752_p2;
wire    ap_CS_fsm_state5;
wire  signed [23:0] grp_fu_3668_p3;
wire   [0:0] icmp_ln324_fu_1746_p2;
wire  signed [23:0] grp_fu_3676_p3;
wire  signed [23:0] grp_fu_3684_p3;
wire  signed [23:0] grp_fu_3692_p3;
wire  signed [23:0] grp_fu_3700_p3;
wire  signed [23:0] grp_fu_3708_p3;
wire  signed [23:0] grp_fu_3716_p3;
wire  signed [23:0] grp_fu_3724_p3;
wire  signed [23:0] grp_fu_3732_p3;
wire  signed [23:0] grp_fu_3740_p3;
wire  signed [23:0] grp_fu_3748_p3;
wire  signed [23:0] grp_fu_3756_p3;
wire  signed [23:0] grp_fu_3764_p3;
wire  signed [23:0] grp_fu_3772_p3;
wire  signed [23:0] grp_fu_3780_p3;
wire  signed [23:0] grp_fu_3788_p3;
wire  signed [23:0] grp_fu_3796_p3;
wire  signed [23:0] grp_fu_3804_p3;
wire  signed [23:0] grp_fu_3812_p3;
wire  signed [23:0] grp_fu_3820_p3;
wire  signed [23:0] grp_fu_3828_p3;
wire  signed [23:0] grp_fu_3836_p3;
wire  signed [23:0] grp_fu_3844_p3;
wire  signed [23:0] grp_fu_3852_p3;
wire  signed [23:0] grp_fu_3860_p3;
wire  signed [23:0] grp_fu_3868_p3;
wire  signed [23:0] grp_fu_3876_p3;
wire  signed [23:0] grp_fu_3884_p3;
wire  signed [23:0] grp_fu_3892_p3;
wire  signed [23:0] grp_fu_3900_p3;
wire  signed [23:0] grp_fu_3908_p3;
wire  signed [23:0] grp_fu_3916_p3;
wire  signed [23:0] grp_fu_3924_p3;
wire  signed [23:0] grp_fu_3932_p3;
wire  signed [23:0] grp_fu_3940_p3;
wire  signed [23:0] grp_fu_3948_p3;
wire  signed [23:0] grp_fu_3956_p3;
wire  signed [23:0] grp_fu_3964_p3;
wire  signed [23:0] grp_fu_3972_p3;
wire  signed [23:0] grp_fu_3980_p3;
wire  signed [23:0] grp_fu_3988_p3;
wire  signed [23:0] grp_fu_3996_p3;
wire  signed [23:0] grp_fu_4004_p3;
wire  signed [23:0] grp_fu_4012_p3;
wire  signed [23:0] grp_fu_4020_p3;
wire  signed [23:0] grp_fu_4028_p3;
wire  signed [23:0] grp_fu_4036_p3;
wire  signed [23:0] grp_fu_4044_p3;
wire  signed [23:0] grp_fu_4052_p3;
wire  signed [23:0] grp_fu_4060_p3;
wire  signed [23:0] grp_fu_4068_p3;
wire  signed [23:0] grp_fu_4076_p3;
wire  signed [23:0] grp_fu_4084_p3;
wire  signed [23:0] grp_fu_4092_p3;
wire  signed [23:0] grp_fu_4100_p3;
wire  signed [23:0] grp_fu_4108_p3;
wire  signed [23:0] grp_fu_4116_p3;
wire  signed [23:0] grp_fu_4124_p3;
wire  signed [23:0] grp_fu_4132_p3;
wire  signed [23:0] grp_fu_4140_p3;
wire  signed [23:0] grp_fu_4148_p3;
wire  signed [23:0] grp_fu_4156_p3;
wire  signed [23:0] grp_fu_4164_p3;
wire  signed [23:0] grp_fu_4172_p3;
reg   [15:0] trunc_ln3_reg_4542;
wire    ap_CS_fsm_state6;
reg   [15:0] trunc_ln708_1_reg_4547;
reg   [15:0] trunc_ln708_2_reg_4552;
reg   [15:0] trunc_ln708_3_reg_4557;
reg   [15:0] trunc_ln708_4_reg_4562;
reg   [15:0] trunc_ln708_5_reg_4567;
reg   [15:0] trunc_ln708_6_reg_4572;
reg   [15:0] trunc_ln708_7_reg_4577;
reg   [15:0] trunc_ln708_8_reg_4582;
reg   [15:0] trunc_ln708_9_reg_4587;
reg   [15:0] trunc_ln708_s_reg_4592;
reg   [15:0] trunc_ln708_10_reg_4597;
reg   [15:0] trunc_ln708_11_reg_4602;
reg   [15:0] trunc_ln708_12_reg_4607;
reg   [15:0] trunc_ln708_13_reg_4612;
reg   [15:0] trunc_ln708_14_reg_4617;
reg   [15:0] trunc_ln708_15_reg_4622;
reg   [15:0] trunc_ln708_16_reg_4627;
reg   [15:0] trunc_ln708_17_reg_4632;
reg   [15:0] trunc_ln708_18_reg_4637;
reg   [15:0] trunc_ln708_19_reg_4642;
reg   [15:0] trunc_ln708_20_reg_4647;
reg   [15:0] trunc_ln708_21_reg_4652;
reg   [15:0] trunc_ln708_22_reg_4657;
reg   [15:0] trunc_ln708_23_reg_4662;
reg   [15:0] trunc_ln708_24_reg_4667;
reg   [15:0] trunc_ln708_25_reg_4672;
reg   [15:0] trunc_ln708_26_reg_4677;
reg   [15:0] trunc_ln708_27_reg_4682;
reg   [15:0] trunc_ln708_28_reg_4687;
reg   [15:0] trunc_ln708_29_reg_4692;
reg   [15:0] trunc_ln708_30_reg_4697;
reg   [15:0] trunc_ln708_31_reg_4702;
reg   [15:0] trunc_ln708_32_reg_4707;
reg   [15:0] trunc_ln708_33_reg_4712;
reg   [15:0] trunc_ln708_34_reg_4717;
reg   [15:0] trunc_ln708_35_reg_4722;
reg   [15:0] trunc_ln708_36_reg_4727;
reg   [15:0] trunc_ln708_37_reg_4732;
reg   [15:0] trunc_ln708_38_reg_4737;
reg   [15:0] trunc_ln708_39_reg_4742;
reg   [15:0] trunc_ln708_40_reg_4747;
reg   [15:0] trunc_ln708_41_reg_4752;
reg   [15:0] trunc_ln708_42_reg_4757;
reg   [15:0] trunc_ln708_43_reg_4762;
reg   [15:0] trunc_ln708_44_reg_4767;
reg   [15:0] trunc_ln708_45_reg_4772;
reg   [15:0] trunc_ln708_46_reg_4777;
reg   [15:0] trunc_ln708_47_reg_4782;
reg   [15:0] trunc_ln708_48_reg_4787;
reg   [15:0] trunc_ln708_49_reg_4792;
reg   [15:0] trunc_ln708_50_reg_4797;
reg   [15:0] trunc_ln708_51_reg_4802;
reg   [15:0] trunc_ln708_52_reg_4807;
reg   [15:0] trunc_ln708_53_reg_4812;
reg   [15:0] trunc_ln708_54_reg_4817;
reg   [15:0] trunc_ln708_55_reg_4822;
reg   [15:0] trunc_ln708_56_reg_4827;
reg   [15:0] trunc_ln708_57_reg_4832;
reg   [15:0] trunc_ln708_58_reg_4837;
reg   [15:0] trunc_ln708_59_reg_4842;
reg   [15:0] trunc_ln708_60_reg_4847;
reg   [15:0] trunc_ln708_61_reg_4852;
reg   [15:0] trunc_ln708_62_reg_4857;
wire   [6:0] i_ic_2_fu_3570_p2;
reg    ap_predicate_op549_write_state7;
reg    ap_block_state7;
wire   [3:0] i_iw_fu_3651_p2;
wire   [5:0] i_ic_fu_3662_p2;
reg    ap_block_state8;
reg   [6:0] indvar_flatten_reg_639;
reg    ap_block_state1;
reg   [3:0] i_ih_0_reg_650;
reg   [3:0] i_iw_0_reg_661;
reg   [5:0] i_ic_0_reg_672;
wire    ap_CS_fsm_state4;
reg   [23:0] acc_V_63_0_reg_683;
reg   [23:0] acc_V_62_0_reg_695;
reg   [23:0] acc_V_61_0_reg_707;
reg   [23:0] acc_V_60_0_reg_719;
reg   [23:0] acc_V_59_0_reg_731;
reg   [23:0] acc_V_58_0_reg_743;
reg   [23:0] acc_V_57_0_reg_755;
reg   [23:0] acc_V_56_0_reg_767;
reg   [23:0] acc_V_55_0_reg_779;
reg   [23:0] acc_V_54_0_reg_791;
reg   [23:0] acc_V_53_0_reg_803;
reg   [23:0] acc_V_52_0_reg_815;
reg   [23:0] acc_V_51_0_reg_827;
reg   [23:0] acc_V_50_0_reg_839;
reg   [23:0] acc_V_49_0_reg_851;
reg   [23:0] acc_V_48_0_reg_863;
reg   [23:0] acc_V_47_0_reg_875;
reg   [23:0] acc_V_46_0_reg_887;
reg   [23:0] acc_V_45_0_reg_899;
reg   [23:0] acc_V_44_0_reg_911;
reg   [23:0] acc_V_43_0_reg_923;
reg   [23:0] acc_V_42_0_reg_935;
reg   [23:0] acc_V_41_0_reg_947;
reg   [23:0] acc_V_40_0_reg_959;
reg   [23:0] acc_V_39_0_reg_971;
reg   [23:0] acc_V_38_0_reg_983;
reg   [23:0] acc_V_37_0_reg_995;
reg   [23:0] acc_V_36_0_reg_1007;
reg   [23:0] acc_V_35_0_reg_1019;
reg   [23:0] acc_V_34_0_reg_1031;
reg   [23:0] acc_V_33_0_reg_1043;
reg   [23:0] acc_V_32_0_reg_1055;
reg   [23:0] acc_V_31_0_reg_1067;
reg   [23:0] acc_V_30_0_reg_1079;
reg   [23:0] acc_V_29_0_reg_1091;
reg   [23:0] acc_V_28_0_reg_1103;
reg   [23:0] acc_V_27_0_reg_1115;
reg   [23:0] acc_V_26_0_reg_1127;
reg   [23:0] acc_V_25_0_reg_1139;
reg   [23:0] acc_V_24_0_reg_1151;
reg   [23:0] acc_V_23_0_reg_1163;
reg   [23:0] acc_V_22_0_reg_1175;
reg   [23:0] acc_V_21_0_reg_1187;
reg   [23:0] acc_V_20_0_reg_1199;
reg   [23:0] acc_V_19_0_reg_1211;
reg   [23:0] acc_V_18_0_reg_1223;
reg   [23:0] acc_V_17_0_reg_1235;
reg   [23:0] acc_V_16_0_reg_1247;
reg   [23:0] acc_V_15_0_reg_1259;
reg   [23:0] acc_V_14_0_reg_1271;
reg   [23:0] acc_V_13_0_reg_1283;
reg   [23:0] acc_V_12_0_reg_1295;
reg   [23:0] acc_V_11_0_reg_1307;
reg   [23:0] acc_V_10_0_reg_1319;
reg   [23:0] acc_V_9_0_reg_1331;
reg   [23:0] acc_V_8_0_reg_1343;
reg   [23:0] acc_V_7_0_reg_1355;
reg   [23:0] acc_V_6_0_reg_1367;
reg   [23:0] acc_V_5_0_reg_1379;
reg   [23:0] acc_V_4_0_reg_1391;
reg   [23:0] acc_V_3_0_reg_1403;
reg   [23:0] acc_V_2_0_reg_1415;
reg   [23:0] acc_V_1_0_reg_1427;
reg   [23:0] acc_V_0_0_reg_1439;
reg   [5:0] in_index_reg_1451;
reg   [6:0] i_ic1_0_reg_1462;
reg   [5:0] i_ic2_0_reg_1473;
wire   [4:0] trunc_ln203_fu_1550_p1;
wire   [15:0] out_data_V_fu_3580_p66;
wire   [0:0] icmp_ln279_fu_1502_p2;
wire   [3:0] i_ih_fu_1496_p2;
wire   [0:0] trunc_ln277_fu_1524_p1;
wire   [0:0] trunc_ln279_fu_1528_p1;
wire   [4:0] trunc_ln332_fu_1758_p1;
wire   [511:0] merge_i_fu_1960_p34;
wire   [15:0] tmp_1_fu_1890_p34;
wire  signed [7:0] trunc_ln332_1_fu_2030_p1;
wire  signed [7:0] tmp_29_fu_2042_p4;
wire  signed [7:0] tmp_30_fu_2056_p4;
wire  signed [7:0] tmp_31_fu_2070_p4;
wire  signed [7:0] tmp_32_fu_2084_p4;
wire  signed [7:0] tmp_33_fu_2098_p4;
wire  signed [7:0] tmp_34_fu_2112_p4;
wire  signed [7:0] tmp_35_fu_2126_p4;
wire  signed [7:0] tmp_36_fu_2140_p4;
wire  signed [7:0] tmp_37_fu_2154_p4;
wire  signed [7:0] tmp_38_fu_2168_p4;
wire  signed [7:0] tmp_39_fu_2182_p4;
wire  signed [7:0] tmp_40_fu_2196_p4;
wire  signed [7:0] tmp_41_fu_2210_p4;
wire  signed [7:0] tmp_42_fu_2224_p4;
wire  signed [7:0] tmp_43_fu_2238_p4;
wire  signed [7:0] tmp_44_fu_2252_p4;
wire  signed [7:0] tmp_45_fu_2266_p4;
wire  signed [7:0] tmp_46_fu_2280_p4;
wire  signed [7:0] tmp_47_fu_2294_p4;
wire  signed [7:0] tmp_48_fu_2308_p4;
wire  signed [7:0] tmp_49_fu_2322_p4;
wire  signed [7:0] tmp_50_fu_2336_p4;
wire  signed [7:0] tmp_51_fu_2350_p4;
wire  signed [7:0] tmp_52_fu_2364_p4;
wire  signed [7:0] tmp_53_fu_2378_p4;
wire  signed [7:0] tmp_54_fu_2392_p4;
wire  signed [7:0] tmp_55_fu_2406_p4;
wire  signed [7:0] tmp_56_fu_2420_p4;
wire  signed [7:0] tmp_57_fu_2434_p4;
wire  signed [7:0] tmp_58_fu_2448_p4;
wire  signed [7:0] tmp_59_fu_2462_p4;
wire  signed [7:0] tmp_60_fu_2476_p4;
wire  signed [7:0] tmp_61_fu_2490_p4;
wire  signed [7:0] tmp_62_fu_2504_p4;
wire  signed [7:0] tmp_63_fu_2518_p4;
wire  signed [7:0] tmp_64_fu_2532_p4;
wire  signed [7:0] tmp_65_fu_2546_p4;
wire  signed [7:0] tmp_66_fu_2560_p4;
wire  signed [7:0] tmp_67_fu_2574_p4;
wire  signed [7:0] tmp_68_fu_2588_p4;
wire  signed [7:0] tmp_69_fu_2602_p4;
wire  signed [7:0] tmp_70_fu_2616_p4;
wire  signed [7:0] tmp_71_fu_2630_p4;
wire  signed [7:0] tmp_72_fu_2644_p4;
wire  signed [7:0] tmp_73_fu_2658_p4;
wire  signed [7:0] tmp_74_fu_2672_p4;
wire  signed [7:0] tmp_75_fu_2686_p4;
wire  signed [7:0] tmp_76_fu_2700_p4;
wire  signed [7:0] tmp_77_fu_2714_p4;
wire  signed [7:0] tmp_78_fu_2728_p4;
wire  signed [7:0] tmp_79_fu_2742_p4;
wire  signed [7:0] tmp_80_fu_2756_p4;
wire  signed [7:0] tmp_81_fu_2770_p4;
wire  signed [7:0] tmp_82_fu_2784_p4;
wire  signed [7:0] tmp_83_fu_2798_p4;
wire  signed [7:0] tmp_84_fu_2812_p4;
wire  signed [7:0] tmp_85_fu_2826_p4;
wire  signed [7:0] tmp_86_fu_2840_p4;
wire  signed [7:0] tmp_87_fu_2854_p4;
wire  signed [7:0] tmp_88_fu_2868_p4;
wire  signed [7:0] tmp_89_fu_2882_p4;
wire  signed [7:0] tmp_90_fu_2896_p4;
wire  signed [7:0] tmp_91_fu_2910_p4;
wire   [5:0] out_data_V_fu_3580_p65;
wire  signed [15:0] grp_fu_3668_p0;
wire  signed [23:0] sext_ln1116_fu_2034_p1;
wire  signed [15:0] grp_fu_3676_p0;
wire  signed [15:0] grp_fu_3684_p0;
wire  signed [15:0] grp_fu_3692_p0;
wire  signed [15:0] grp_fu_3700_p0;
wire  signed [15:0] grp_fu_3708_p0;
wire  signed [15:0] grp_fu_3716_p0;
wire  signed [15:0] grp_fu_3724_p0;
wire  signed [15:0] grp_fu_3732_p0;
wire  signed [15:0] grp_fu_3740_p0;
wire  signed [15:0] grp_fu_3748_p0;
wire  signed [15:0] grp_fu_3756_p0;
wire  signed [15:0] grp_fu_3764_p0;
wire  signed [15:0] grp_fu_3772_p0;
wire  signed [15:0] grp_fu_3780_p0;
wire  signed [15:0] grp_fu_3788_p0;
wire  signed [15:0] grp_fu_3796_p0;
wire  signed [15:0] grp_fu_3804_p0;
wire  signed [15:0] grp_fu_3812_p0;
wire  signed [15:0] grp_fu_3820_p0;
wire  signed [15:0] grp_fu_3828_p0;
wire  signed [15:0] grp_fu_3836_p0;
wire  signed [15:0] grp_fu_3844_p0;
wire  signed [15:0] grp_fu_3852_p0;
wire  signed [15:0] grp_fu_3860_p0;
wire  signed [15:0] grp_fu_3868_p0;
wire  signed [15:0] grp_fu_3876_p0;
wire  signed [15:0] grp_fu_3884_p0;
wire  signed [15:0] grp_fu_3892_p0;
wire  signed [15:0] grp_fu_3900_p0;
wire  signed [15:0] grp_fu_3908_p0;
wire  signed [15:0] grp_fu_3916_p0;
wire  signed [15:0] grp_fu_3924_p0;
wire  signed [15:0] grp_fu_3932_p0;
wire  signed [15:0] grp_fu_3940_p0;
wire  signed [15:0] grp_fu_3948_p0;
wire  signed [15:0] grp_fu_3956_p0;
wire  signed [15:0] grp_fu_3964_p0;
wire  signed [15:0] grp_fu_3972_p0;
wire  signed [15:0] grp_fu_3980_p0;
wire  signed [15:0] grp_fu_3988_p0;
wire  signed [15:0] grp_fu_3996_p0;
wire  signed [15:0] grp_fu_4004_p0;
wire  signed [15:0] grp_fu_4012_p0;
wire  signed [15:0] grp_fu_4020_p0;
wire  signed [15:0] grp_fu_4028_p0;
wire  signed [15:0] grp_fu_4036_p0;
wire  signed [15:0] grp_fu_4044_p0;
wire  signed [15:0] grp_fu_4052_p0;
wire  signed [15:0] grp_fu_4060_p0;
wire  signed [15:0] grp_fu_4068_p0;
wire  signed [15:0] grp_fu_4076_p0;
wire  signed [15:0] grp_fu_4084_p0;
wire  signed [15:0] grp_fu_4092_p0;
wire  signed [15:0] grp_fu_4100_p0;
wire  signed [15:0] grp_fu_4108_p0;
wire  signed [15:0] grp_fu_4116_p0;
wire  signed [15:0] grp_fu_4124_p0;
wire  signed [15:0] grp_fu_4132_p0;
wire  signed [15:0] grp_fu_4140_p0;
wire  signed [15:0] grp_fu_4148_p0;
wire  signed [15:0] grp_fu_4156_p0;
wire  signed [15:0] grp_fu_4164_p0;
wire  signed [15:0] grp_fu_4172_p0;
reg   [7:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 layer_in_V_9_0 = 16'd0;
#0 layer_in_V_9_1 = 16'd0;
#0 layer_in_V_9_2 = 16'd0;
#0 layer_in_V_9_3 = 16'd0;
#0 layer_in_V_9_4 = 16'd0;
#0 layer_in_V_9_5 = 16'd0;
#0 layer_in_V_9_6 = 16'd0;
#0 layer_in_V_9_7 = 16'd0;
#0 layer_in_V_9_8 = 16'd0;
#0 layer_in_V_9_9 = 16'd0;
#0 layer_in_V_9_10 = 16'd0;
#0 layer_in_V_9_11 = 16'd0;
#0 layer_in_V_9_12 = 16'd0;
#0 layer_in_V_9_13 = 16'd0;
#0 layer_in_V_9_14 = 16'd0;
#0 layer_in_V_9_15 = 16'd0;
#0 layer_in_V_9_16 = 16'd0;
#0 layer_in_V_9_17 = 16'd0;
#0 layer_in_V_9_18 = 16'd0;
#0 layer_in_V_9_19 = 16'd0;
#0 layer_in_V_9_20 = 16'd0;
#0 layer_in_V_9_21 = 16'd0;
#0 layer_in_V_9_22 = 16'd0;
#0 layer_in_V_9_23 = 16'd0;
#0 layer_in_V_9_24 = 16'd0;
#0 layer_in_V_9_25 = 16'd0;
#0 layer_in_V_9_26 = 16'd0;
#0 layer_in_V_9_27 = 16'd0;
#0 layer_in_V_9_28 = 16'd0;
#0 layer_in_V_9_29 = 16'd0;
#0 layer_in_V_9_30 = 16'd0;
#0 layer_in_V_9_31 = 16'd0;
end

myproject_mux_325_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
myproject_mux_325_16_1_1_U365(
    .din0(layer_in_V_9_0),
    .din1(layer_in_V_9_1),
    .din2(layer_in_V_9_2),
    .din3(layer_in_V_9_3),
    .din4(layer_in_V_9_4),
    .din5(layer_in_V_9_5),
    .din6(layer_in_V_9_6),
    .din7(layer_in_V_9_7),
    .din8(layer_in_V_9_8),
    .din9(layer_in_V_9_9),
    .din10(layer_in_V_9_10),
    .din11(layer_in_V_9_11),
    .din12(layer_in_V_9_12),
    .din13(layer_in_V_9_13),
    .din14(layer_in_V_9_14),
    .din15(layer_in_V_9_15),
    .din16(layer_in_V_9_16),
    .din17(layer_in_V_9_17),
    .din18(layer_in_V_9_18),
    .din19(layer_in_V_9_19),
    .din20(layer_in_V_9_20),
    .din21(layer_in_V_9_21),
    .din22(layer_in_V_9_22),
    .din23(layer_in_V_9_23),
    .din24(layer_in_V_9_24),
    .din25(layer_in_V_9_25),
    .din26(layer_in_V_9_26),
    .din27(layer_in_V_9_27),
    .din28(layer_in_V_9_28),
    .din29(layer_in_V_9_29),
    .din30(layer_in_V_9_30),
    .din31(layer_in_V_9_31),
    .din32(trunc_ln332_fu_1758_p1),
    .dout(tmp_1_fu_1890_p34)
);

myproject_mux_325_512_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 512 ),
    .din1_WIDTH( 512 ),
    .din2_WIDTH( 512 ),
    .din3_WIDTH( 512 ),
    .din4_WIDTH( 512 ),
    .din5_WIDTH( 512 ),
    .din6_WIDTH( 512 ),
    .din7_WIDTH( 512 ),
    .din8_WIDTH( 512 ),
    .din9_WIDTH( 512 ),
    .din10_WIDTH( 512 ),
    .din11_WIDTH( 512 ),
    .din12_WIDTH( 512 ),
    .din13_WIDTH( 512 ),
    .din14_WIDTH( 512 ),
    .din15_WIDTH( 512 ),
    .din16_WIDTH( 512 ),
    .din17_WIDTH( 512 ),
    .din18_WIDTH( 512 ),
    .din19_WIDTH( 512 ),
    .din20_WIDTH( 512 ),
    .din21_WIDTH( 512 ),
    .din22_WIDTH( 512 ),
    .din23_WIDTH( 512 ),
    .din24_WIDTH( 512 ),
    .din25_WIDTH( 512 ),
    .din26_WIDTH( 512 ),
    .din27_WIDTH( 512 ),
    .din28_WIDTH( 512 ),
    .din29_WIDTH( 512 ),
    .din30_WIDTH( 512 ),
    .din31_WIDTH( 512 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 512 ))
myproject_mux_325_512_1_1_U366(
    .din0(512'd1933132126148411200347124238966896536339268411261382195420691543672357512069237627551616558484170546565124746384652815029039144813567394798119684144038639),
    .din1(512'd10364592022336000592124997473779544997732583589182110983505411415659630463939224637959845043770634007715848081894732242277091281938101155927335010795398138),
    .din2(512'd207862744748793683994658797427251960156258977943115246271294890532449009763464059059322205095093203121407320269497309740305935872591032520288997392650229),
    .din3(512'd10727935985310678046523174276520159512045399329513323150535723012272410292988399720848237154762340294425957089609793833097988835978973073488642583175429380),
    .din4(512'd9420169249353935252053435507335864072504017899148832057044532734482325895497256895730202246085679752506111662417787583873403368153604577866968101477018890),
    .din5(512'd205851130683890924178437302034902591819197003649663811735603098900313820621488096877538009297538495679604994882280736924249815164123885541172671457986797),
    .din6(512'd2589294372510876033341461243944516982465290046879441279631517472071086217715109235306476431363227200011871169296611915000227374236880167225443926214629367),
    .din7(512'd10205597662471662951513925933489346153788540348534731772567816887770686582769578692804244213990194307410328232734604938550553813277453720732267108028771824),
    .din8(512'd1098257709603536949991493555579769623130622019600686694531070333551901792206105762166203319400171718963718681763232390982301250884380418197600581322871305),
    .din9(512'd12674772211665977527048155911095160315975341310539325696241332624697975303820098806894040087155316638258030775240029939148208981666120205851868025676379667),
    .din10(512'd1465441669718728758301111347730346883503555446788881238771774985741408506759852482828841798416645881497849839599241825168916377645907756859806305883707906),
    .din11(512'd13399472656524621459471646132283588737625948913541625845545593571689901241386007863463968654605587043315360414222636003030358575845572933799905775191195674),
    .din12(512'd355577636396249009259973995096288325189952464272318070471357562886691297950597320026979275095785202417206116713396367555684667128425816878261236115312113),
    .din13(512'd11948079412757008162717850383674021335989194065918756827697057623063449545404966875502207388188916376244276943414545322960784984697749518909374210615678530),
    .din14(512'd3819673601012293315189954406880020030875303700902709731629387636101763575233421225416735056782236533329774303144711864092310894985857352558507873059531795),
    .din15(512'd2253326678320949836878238930751523158019854407574570069964671103901433098082950328062017327156057414948202060475135973183618505588594409866148063150139404),
    .din16(512'd13136909351928133933914612742917401731013828767893442606397459348379313283693720030209993181983605884495078443302533317869384879127946907097319658598322171),
    .din17(512'd1163906882538658597717303301824750070932715329977884393521157015347233123431241876228214986942799691841269829132075795430906762123417521821640322924149242),
    .din18(512'd6183206311923778501399478846964426414801945011193640969630301220140256264165923475657897275179493732641937487203250307428057188059498916677876153748557818),
    .din19(512'd13362601440387223348195538210333076613203677363653430473031888261940165643759032833621680661882020815599748604376257595643046083488290046501548809115727113),
    .din20(512'd9326539626866446553890365573001913722124535325784690283215558981841414345191762601470636745609175936912874684633832406144381820532548715599010859434772467),
    .din21(512'd316929062747493029161401168291646099251618989439353352088488098815213658513986027181685777564900597055706169698338055332036898222581104269276935760192775),
    .din22(512'd414684102486879894905199758682104914756822501405048555037395889748698901182370579569977895803323266578582178270753526414591492171417791674572786463997938),
    .din23(512'd10431918635562849014237598376085934204954488220593532218190574340240323283235390439486656849824714349991628505030058731636854198830194667434234963930517760),
    .din24(512'd11776437497526326615649091066427273161521908891478670771268341010710671710125778634526685895672675828294564475879505589940690308195653052899679964044453400),
    .din25(512'd13369143422316528059477491881359289528882491882501866255140220696336915550748825663108893935437990677016583847707819070771488856415091768538776352348897285),
    .din26(512'd13397801535709866954003867508603954482244411088063744694860505216093004519987717050089389852976010223746562094569912676349268638323813656499864824461185016),
    .din27(512'd11944779740393470176809460682539057745038517262222964174844465203874886420611921318622702178992255368793871144144327350051071298708026687813378463207188466),
    .din28(512'd6137628993498239757633190167944285406909895784163487736238065003485197101597104723598547337387116171741863348072167589949811626610102122853866336867313111),
    .din29(512'd12449744298518588495455145151404592210507542105447892628146047544463914650969622660042649303402546247360767404495551638263786524860954206664147145872827896),
    .din30(512'd2575141808074365530959254092843313259251880850151018108227696024583020772902760884655630983648133132538547369320542132926870151490474338353126989365639928),
    .din31(512'd204409420097717830988201264388460903885751437413901885791621833380451170263471723855273420326746420429019308840244391190267883437682453309310526845231076),
    .din32(trunc_ln332_fu_1758_p1),
    .dout(merge_i_fu_1960_p34)
);

myproject_mux_646_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
myproject_mux_646_16_1_1_x_U367(
    .din0(trunc_ln3_reg_4542),
    .din1(trunc_ln708_1_reg_4547),
    .din2(trunc_ln708_2_reg_4552),
    .din3(trunc_ln708_3_reg_4557),
    .din4(trunc_ln708_4_reg_4562),
    .din5(trunc_ln708_5_reg_4567),
    .din6(trunc_ln708_6_reg_4572),
    .din7(trunc_ln708_7_reg_4577),
    .din8(trunc_ln708_8_reg_4582),
    .din9(trunc_ln708_9_reg_4587),
    .din10(trunc_ln708_s_reg_4592),
    .din11(trunc_ln708_10_reg_4597),
    .din12(trunc_ln708_11_reg_4602),
    .din13(trunc_ln708_12_reg_4607),
    .din14(trunc_ln708_13_reg_4612),
    .din15(trunc_ln708_14_reg_4617),
    .din16(trunc_ln708_15_reg_4622),
    .din17(trunc_ln708_16_reg_4627),
    .din18(trunc_ln708_17_reg_4632),
    .din19(trunc_ln708_18_reg_4637),
    .din20(trunc_ln708_19_reg_4642),
    .din21(trunc_ln708_20_reg_4647),
    .din22(trunc_ln708_21_reg_4652),
    .din23(trunc_ln708_22_reg_4657),
    .din24(trunc_ln708_23_reg_4662),
    .din25(trunc_ln708_24_reg_4667),
    .din26(trunc_ln708_25_reg_4672),
    .din27(trunc_ln708_26_reg_4677),
    .din28(trunc_ln708_27_reg_4682),
    .din29(trunc_ln708_28_reg_4687),
    .din30(trunc_ln708_29_reg_4692),
    .din31(trunc_ln708_30_reg_4697),
    .din32(trunc_ln708_31_reg_4702),
    .din33(trunc_ln708_32_reg_4707),
    .din34(trunc_ln708_33_reg_4712),
    .din35(trunc_ln708_34_reg_4717),
    .din36(trunc_ln708_35_reg_4722),
    .din37(trunc_ln708_36_reg_4727),
    .din38(trunc_ln708_37_reg_4732),
    .din39(trunc_ln708_38_reg_4737),
    .din40(trunc_ln708_39_reg_4742),
    .din41(trunc_ln708_40_reg_4747),
    .din42(trunc_ln708_41_reg_4752),
    .din43(trunc_ln708_42_reg_4757),
    .din44(trunc_ln708_43_reg_4762),
    .din45(trunc_ln708_44_reg_4767),
    .din46(trunc_ln708_45_reg_4772),
    .din47(trunc_ln708_46_reg_4777),
    .din48(trunc_ln708_47_reg_4782),
    .din49(trunc_ln708_48_reg_4787),
    .din50(trunc_ln708_49_reg_4792),
    .din51(trunc_ln708_50_reg_4797),
    .din52(trunc_ln708_51_reg_4802),
    .din53(trunc_ln708_52_reg_4807),
    .din54(trunc_ln708_53_reg_4812),
    .din55(trunc_ln708_54_reg_4817),
    .din56(trunc_ln708_55_reg_4822),
    .din57(trunc_ln708_56_reg_4827),
    .din58(trunc_ln708_57_reg_4832),
    .din59(trunc_ln708_58_reg_4837),
    .din60(trunc_ln708_59_reg_4842),
    .din61(trunc_ln708_60_reg_4847),
    .din62(trunc_ln708_61_reg_4852),
    .din63(trunc_ln708_62_reg_4857),
    .din64(out_data_V_fu_3580_p65),
    .dout(out_data_V_fu_3580_p66)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U368(
    .din0(grp_fu_3668_p0),
    .din1(trunc_ln332_1_fu_2030_p1),
    .din2(acc_V_0_0_reg_1439),
    .dout(grp_fu_3668_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U369(
    .din0(grp_fu_3676_p0),
    .din1(tmp_29_fu_2042_p4),
    .din2(acc_V_1_0_reg_1427),
    .dout(grp_fu_3676_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U370(
    .din0(grp_fu_3684_p0),
    .din1(tmp_30_fu_2056_p4),
    .din2(acc_V_2_0_reg_1415),
    .dout(grp_fu_3684_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U371(
    .din0(grp_fu_3692_p0),
    .din1(tmp_31_fu_2070_p4),
    .din2(acc_V_3_0_reg_1403),
    .dout(grp_fu_3692_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U372(
    .din0(grp_fu_3700_p0),
    .din1(tmp_32_fu_2084_p4),
    .din2(acc_V_4_0_reg_1391),
    .dout(grp_fu_3700_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U373(
    .din0(grp_fu_3708_p0),
    .din1(tmp_33_fu_2098_p4),
    .din2(acc_V_5_0_reg_1379),
    .dout(grp_fu_3708_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U374(
    .din0(grp_fu_3716_p0),
    .din1(tmp_34_fu_2112_p4),
    .din2(acc_V_6_0_reg_1367),
    .dout(grp_fu_3716_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U375(
    .din0(grp_fu_3724_p0),
    .din1(tmp_35_fu_2126_p4),
    .din2(acc_V_7_0_reg_1355),
    .dout(grp_fu_3724_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U376(
    .din0(grp_fu_3732_p0),
    .din1(tmp_36_fu_2140_p4),
    .din2(acc_V_8_0_reg_1343),
    .dout(grp_fu_3732_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U377(
    .din0(grp_fu_3740_p0),
    .din1(tmp_37_fu_2154_p4),
    .din2(acc_V_9_0_reg_1331),
    .dout(grp_fu_3740_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U378(
    .din0(grp_fu_3748_p0),
    .din1(tmp_38_fu_2168_p4),
    .din2(acc_V_10_0_reg_1319),
    .dout(grp_fu_3748_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U379(
    .din0(grp_fu_3756_p0),
    .din1(tmp_39_fu_2182_p4),
    .din2(acc_V_11_0_reg_1307),
    .dout(grp_fu_3756_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U380(
    .din0(grp_fu_3764_p0),
    .din1(tmp_40_fu_2196_p4),
    .din2(acc_V_12_0_reg_1295),
    .dout(grp_fu_3764_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U381(
    .din0(grp_fu_3772_p0),
    .din1(tmp_41_fu_2210_p4),
    .din2(acc_V_13_0_reg_1283),
    .dout(grp_fu_3772_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U382(
    .din0(grp_fu_3780_p0),
    .din1(tmp_42_fu_2224_p4),
    .din2(acc_V_14_0_reg_1271),
    .dout(grp_fu_3780_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U383(
    .din0(grp_fu_3788_p0),
    .din1(tmp_43_fu_2238_p4),
    .din2(acc_V_15_0_reg_1259),
    .dout(grp_fu_3788_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U384(
    .din0(grp_fu_3796_p0),
    .din1(tmp_44_fu_2252_p4),
    .din2(acc_V_16_0_reg_1247),
    .dout(grp_fu_3796_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U385(
    .din0(grp_fu_3804_p0),
    .din1(tmp_45_fu_2266_p4),
    .din2(acc_V_17_0_reg_1235),
    .dout(grp_fu_3804_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U386(
    .din0(grp_fu_3812_p0),
    .din1(tmp_46_fu_2280_p4),
    .din2(acc_V_18_0_reg_1223),
    .dout(grp_fu_3812_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U387(
    .din0(grp_fu_3820_p0),
    .din1(tmp_47_fu_2294_p4),
    .din2(acc_V_19_0_reg_1211),
    .dout(grp_fu_3820_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U388(
    .din0(grp_fu_3828_p0),
    .din1(tmp_48_fu_2308_p4),
    .din2(acc_V_20_0_reg_1199),
    .dout(grp_fu_3828_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U389(
    .din0(grp_fu_3836_p0),
    .din1(tmp_49_fu_2322_p4),
    .din2(acc_V_21_0_reg_1187),
    .dout(grp_fu_3836_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U390(
    .din0(grp_fu_3844_p0),
    .din1(tmp_50_fu_2336_p4),
    .din2(acc_V_22_0_reg_1175),
    .dout(grp_fu_3844_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U391(
    .din0(grp_fu_3852_p0),
    .din1(tmp_51_fu_2350_p4),
    .din2(acc_V_23_0_reg_1163),
    .dout(grp_fu_3852_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U392(
    .din0(grp_fu_3860_p0),
    .din1(tmp_52_fu_2364_p4),
    .din2(acc_V_24_0_reg_1151),
    .dout(grp_fu_3860_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U393(
    .din0(grp_fu_3868_p0),
    .din1(tmp_53_fu_2378_p4),
    .din2(acc_V_25_0_reg_1139),
    .dout(grp_fu_3868_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U394(
    .din0(grp_fu_3876_p0),
    .din1(tmp_54_fu_2392_p4),
    .din2(acc_V_26_0_reg_1127),
    .dout(grp_fu_3876_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U395(
    .din0(grp_fu_3884_p0),
    .din1(tmp_55_fu_2406_p4),
    .din2(acc_V_27_0_reg_1115),
    .dout(grp_fu_3884_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U396(
    .din0(grp_fu_3892_p0),
    .din1(tmp_56_fu_2420_p4),
    .din2(acc_V_28_0_reg_1103),
    .dout(grp_fu_3892_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U397(
    .din0(grp_fu_3900_p0),
    .din1(tmp_57_fu_2434_p4),
    .din2(acc_V_29_0_reg_1091),
    .dout(grp_fu_3900_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U398(
    .din0(grp_fu_3908_p0),
    .din1(tmp_58_fu_2448_p4),
    .din2(acc_V_30_0_reg_1079),
    .dout(grp_fu_3908_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U399(
    .din0(grp_fu_3916_p0),
    .din1(tmp_59_fu_2462_p4),
    .din2(acc_V_31_0_reg_1067),
    .dout(grp_fu_3916_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U400(
    .din0(grp_fu_3924_p0),
    .din1(tmp_60_fu_2476_p4),
    .din2(acc_V_32_0_reg_1055),
    .dout(grp_fu_3924_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U401(
    .din0(grp_fu_3932_p0),
    .din1(tmp_61_fu_2490_p4),
    .din2(acc_V_33_0_reg_1043),
    .dout(grp_fu_3932_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U402(
    .din0(grp_fu_3940_p0),
    .din1(tmp_62_fu_2504_p4),
    .din2(acc_V_34_0_reg_1031),
    .dout(grp_fu_3940_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U403(
    .din0(grp_fu_3948_p0),
    .din1(tmp_63_fu_2518_p4),
    .din2(acc_V_35_0_reg_1019),
    .dout(grp_fu_3948_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U404(
    .din0(grp_fu_3956_p0),
    .din1(tmp_64_fu_2532_p4),
    .din2(acc_V_36_0_reg_1007),
    .dout(grp_fu_3956_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U405(
    .din0(grp_fu_3964_p0),
    .din1(tmp_65_fu_2546_p4),
    .din2(acc_V_37_0_reg_995),
    .dout(grp_fu_3964_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U406(
    .din0(grp_fu_3972_p0),
    .din1(tmp_66_fu_2560_p4),
    .din2(acc_V_38_0_reg_983),
    .dout(grp_fu_3972_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U407(
    .din0(grp_fu_3980_p0),
    .din1(tmp_67_fu_2574_p4),
    .din2(acc_V_39_0_reg_971),
    .dout(grp_fu_3980_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U408(
    .din0(grp_fu_3988_p0),
    .din1(tmp_68_fu_2588_p4),
    .din2(acc_V_40_0_reg_959),
    .dout(grp_fu_3988_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U409(
    .din0(grp_fu_3996_p0),
    .din1(tmp_69_fu_2602_p4),
    .din2(acc_V_41_0_reg_947),
    .dout(grp_fu_3996_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U410(
    .din0(grp_fu_4004_p0),
    .din1(tmp_70_fu_2616_p4),
    .din2(acc_V_42_0_reg_935),
    .dout(grp_fu_4004_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U411(
    .din0(grp_fu_4012_p0),
    .din1(tmp_71_fu_2630_p4),
    .din2(acc_V_43_0_reg_923),
    .dout(grp_fu_4012_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U412(
    .din0(grp_fu_4020_p0),
    .din1(tmp_72_fu_2644_p4),
    .din2(acc_V_44_0_reg_911),
    .dout(grp_fu_4020_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U413(
    .din0(grp_fu_4028_p0),
    .din1(tmp_73_fu_2658_p4),
    .din2(acc_V_45_0_reg_899),
    .dout(grp_fu_4028_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U414(
    .din0(grp_fu_4036_p0),
    .din1(tmp_74_fu_2672_p4),
    .din2(acc_V_46_0_reg_887),
    .dout(grp_fu_4036_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U415(
    .din0(grp_fu_4044_p0),
    .din1(tmp_75_fu_2686_p4),
    .din2(acc_V_47_0_reg_875),
    .dout(grp_fu_4044_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U416(
    .din0(grp_fu_4052_p0),
    .din1(tmp_76_fu_2700_p4),
    .din2(acc_V_48_0_reg_863),
    .dout(grp_fu_4052_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U417(
    .din0(grp_fu_4060_p0),
    .din1(tmp_77_fu_2714_p4),
    .din2(acc_V_49_0_reg_851),
    .dout(grp_fu_4060_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U418(
    .din0(grp_fu_4068_p0),
    .din1(tmp_78_fu_2728_p4),
    .din2(acc_V_50_0_reg_839),
    .dout(grp_fu_4068_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U419(
    .din0(grp_fu_4076_p0),
    .din1(tmp_79_fu_2742_p4),
    .din2(acc_V_51_0_reg_827),
    .dout(grp_fu_4076_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U420(
    .din0(grp_fu_4084_p0),
    .din1(tmp_80_fu_2756_p4),
    .din2(acc_V_52_0_reg_815),
    .dout(grp_fu_4084_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U421(
    .din0(grp_fu_4092_p0),
    .din1(tmp_81_fu_2770_p4),
    .din2(acc_V_53_0_reg_803),
    .dout(grp_fu_4092_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U422(
    .din0(grp_fu_4100_p0),
    .din1(tmp_82_fu_2784_p4),
    .din2(acc_V_54_0_reg_791),
    .dout(grp_fu_4100_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U423(
    .din0(grp_fu_4108_p0),
    .din1(tmp_83_fu_2798_p4),
    .din2(acc_V_55_0_reg_779),
    .dout(grp_fu_4108_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U424(
    .din0(grp_fu_4116_p0),
    .din1(tmp_84_fu_2812_p4),
    .din2(acc_V_56_0_reg_767),
    .dout(grp_fu_4116_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U425(
    .din0(grp_fu_4124_p0),
    .din1(tmp_85_fu_2826_p4),
    .din2(acc_V_57_0_reg_755),
    .dout(grp_fu_4124_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U426(
    .din0(grp_fu_4132_p0),
    .din1(tmp_86_fu_2840_p4),
    .din2(acc_V_58_0_reg_743),
    .dout(grp_fu_4132_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U427(
    .din0(grp_fu_4140_p0),
    .din1(tmp_87_fu_2854_p4),
    .din2(acc_V_59_0_reg_731),
    .dout(grp_fu_4140_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U428(
    .din0(grp_fu_4148_p0),
    .din1(tmp_88_fu_2868_p4),
    .din2(acc_V_60_0_reg_719),
    .dout(grp_fu_4148_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U429(
    .din0(grp_fu_4156_p0),
    .din1(tmp_89_fu_2882_p4),
    .din2(acc_V_61_0_reg_707),
    .dout(grp_fu_4156_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U430(
    .din0(grp_fu_4164_p0),
    .din1(tmp_90_fu_2896_p4),
    .din2(acc_V_62_0_reg_695),
    .dout(grp_fu_4164_p3)
);

myproject_mac_muladd_16s_8s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_8s_24ns_24_1_1_U431(
    .din0(grp_fu_4172_p0),
    .din1(tmp_91_fu_2910_p4),
    .din2(acc_V_63_0_reg_683),
    .dout(grp_fu_4172_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_1484_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_0_0_reg_1439 <= grp_fu_3668_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_0_0_reg_1439 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_10_0_reg_1319 <= grp_fu_3748_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_10_0_reg_1319 <= 24'd16754688;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_11_0_reg_1307 <= grp_fu_3756_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_11_0_reg_1307 <= 24'd16740352;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_12_0_reg_1295 <= grp_fu_3764_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_12_0_reg_1295 <= 24'd16754688;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_13_0_reg_1283 <= grp_fu_3772_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_13_0_reg_1283 <= 24'd28672;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_14_0_reg_1271 <= grp_fu_3780_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_14_0_reg_1271 <= 24'd16773120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_15_0_reg_1259 <= grp_fu_3788_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_15_0_reg_1259 <= 24'd16748544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_16_0_reg_1247 <= grp_fu_3796_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_16_0_reg_1247 <= 24'd194560;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_17_0_reg_1235 <= grp_fu_3804_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_17_0_reg_1235 <= 24'd40960;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_18_0_reg_1223 <= grp_fu_3812_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_18_0_reg_1223 <= 24'd16676864;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_19_0_reg_1211 <= grp_fu_3820_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_19_0_reg_1211 <= 24'd28672;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_1_0_reg_1427 <= grp_fu_3676_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_1_0_reg_1427 <= 24'd16732160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_20_0_reg_1199 <= grp_fu_3828_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_20_0_reg_1199 <= 24'd16736256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_21_0_reg_1187 <= grp_fu_3836_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_21_0_reg_1187 <= 24'd16687104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_22_0_reg_1175 <= grp_fu_3844_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_22_0_reg_1175 <= 24'd12288;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_23_0_reg_1163 <= grp_fu_3852_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_23_0_reg_1163 <= 24'd16773120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_24_0_reg_1151 <= grp_fu_3860_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_24_0_reg_1151 <= 24'd16732160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_25_0_reg_1139 <= grp_fu_3868_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_25_0_reg_1139 <= 24'd16775168;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_26_0_reg_1127 <= grp_fu_3876_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_26_0_reg_1127 <= 24'd16752640;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_27_0_reg_1115 <= grp_fu_3884_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_27_0_reg_1115 <= 24'd16384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_28_0_reg_1103 <= grp_fu_3892_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_28_0_reg_1103 <= 24'd16723968;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_29_0_reg_1091 <= grp_fu_3900_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_29_0_reg_1091 <= 24'd16717824;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_2_0_reg_1415 <= grp_fu_3684_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_2_0_reg_1415 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_30_0_reg_1079 <= grp_fu_3908_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_30_0_reg_1079 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_31_0_reg_1067 <= grp_fu_3916_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_31_0_reg_1067 <= 24'd16687104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_32_0_reg_1055 <= grp_fu_3924_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_32_0_reg_1055 <= 24'd16384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_33_0_reg_1043 <= grp_fu_3932_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_33_0_reg_1043 <= 24'd16750592;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_34_0_reg_1031 <= grp_fu_3940_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_34_0_reg_1031 <= 24'd16758784;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_35_0_reg_1019 <= grp_fu_3948_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_35_0_reg_1019 <= 24'd16744448;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_36_0_reg_1007 <= grp_fu_3956_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_36_0_reg_1007 <= 24'd10240;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_37_0_reg_995 <= grp_fu_3964_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_37_0_reg_995 <= 24'd16758784;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_38_0_reg_983 <= grp_fu_3972_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_38_0_reg_983 <= 24'd16742400;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_39_0_reg_971 <= grp_fu_3980_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_39_0_reg_971 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_3_0_reg_1403 <= grp_fu_3692_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_3_0_reg_1403 <= 24'd16732160;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_40_0_reg_959 <= grp_fu_3988_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_40_0_reg_959 <= 24'd16748544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_41_0_reg_947 <= grp_fu_3996_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_41_0_reg_947 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_42_0_reg_935 <= grp_fu_4004_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_42_0_reg_935 <= 24'd10240;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_43_0_reg_923 <= grp_fu_4012_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_43_0_reg_923 <= 24'd22528;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_44_0_reg_911 <= grp_fu_4020_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_44_0_reg_911 <= 24'd16744448;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_45_0_reg_899 <= grp_fu_4028_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_45_0_reg_899 <= 24'd10240;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_46_0_reg_887 <= grp_fu_4036_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_46_0_reg_887 <= 24'd38912;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_47_0_reg_875 <= grp_fu_4044_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_47_0_reg_875 <= 24'd16715776;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_48_0_reg_863 <= grp_fu_4052_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_48_0_reg_863 <= 24'd16719872;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_49_0_reg_851 <= grp_fu_4060_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_49_0_reg_851 <= 24'd16748544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_4_0_reg_1391 <= grp_fu_3700_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_4_0_reg_1391 <= 24'd16752640;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_50_0_reg_839 <= grp_fu_4068_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_50_0_reg_839 <= 24'd16764928;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_51_0_reg_827 <= grp_fu_4076_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_51_0_reg_827 <= 24'd16748544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_52_0_reg_815 <= grp_fu_4084_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_52_0_reg_815 <= 24'd16771072;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_53_0_reg_803 <= grp_fu_4092_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_53_0_reg_803 <= 24'd20480;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_54_0_reg_791 <= grp_fu_4100_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_54_0_reg_791 <= 24'd16752640;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_55_0_reg_779 <= grp_fu_4108_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_55_0_reg_779 <= 24'd16754688;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_56_0_reg_767 <= grp_fu_4116_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_56_0_reg_767 <= 24'd6144;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_57_0_reg_755 <= grp_fu_4124_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_57_0_reg_755 <= 24'd16748544;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_58_0_reg_743 <= grp_fu_4132_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_58_0_reg_743 <= 24'd16764928;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_59_0_reg_731 <= grp_fu_4140_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_59_0_reg_731 <= 24'd16756736;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_5_0_reg_1379 <= grp_fu_3708_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_5_0_reg_1379 <= 24'd16711680;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_60_0_reg_719 <= grp_fu_4148_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_60_0_reg_719 <= 24'd16750592;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_61_0_reg_707 <= grp_fu_4156_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_61_0_reg_707 <= 24'd16738304;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_62_0_reg_695 <= grp_fu_4164_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_62_0_reg_695 <= 24'd16746496;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_63_0_reg_683 <= grp_fu_4172_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_63_0_reg_683 <= 24'd16701440;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_6_0_reg_1367 <= grp_fu_3716_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_6_0_reg_1367 <= 24'd16769024;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_7_0_reg_1355 <= grp_fu_3724_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_7_0_reg_1355 <= 24'd6144;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_8_0_reg_1343 <= grp_fu_3732_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_8_0_reg_1343 <= 24'd43008;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        acc_V_9_0_reg_1331 <= grp_fu_3740_p3;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        acc_V_9_0_reg_1331 <= 24'd16728064;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (icmp_ln299_fu_3564_p2 == 1'd0) & (or_ln284_reg_4198 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i_ic1_0_reg_1462 <= i_ic_2_fu_3570_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_ic1_0_reg_1462 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_1484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (or_ln284_fu_1532_p2 == 1'd1))) begin
        i_ic2_0_reg_1473 <= 6'd0;
    end else if ((~((icmp_ln309_fu_3656_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_3656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        i_ic2_0_reg_1473 <= i_ic_fu_3662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_ic_0_reg_672 <= i_ic_1_reg_4206;
    end else if (((or_ln284_fu_1532_p2 == 1'd0) & (icmp_ln277_fu_1484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_ic_0_reg_672 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_3564_p2 == 1'd1) | (or_ln284_reg_4198 == 1'd1)))) begin
        i_ih_0_reg_650 <= select_ln277_1_reg_4193;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_ih_0_reg_650 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_3564_p2 == 1'd1) | (or_ln284_reg_4198 == 1'd1)))) begin
        i_iw_0_reg_661 <= i_iw_fu_3651_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_iw_0_reg_661 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        in_index_reg_1451 <= ir_fu_1752_p2;
    end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        in_index_reg_1451 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_3564_p2 == 1'd1) | (or_ln284_reg_4198 == 1'd1)))) begin
        indvar_flatten_reg_639 <= add_ln277_reg_4183;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_639 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln277_reg_4183 <= add_ln277_fu_1490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        i_ic_1_reg_4206 <= i_ic_1_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_0 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_1 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_10 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_11 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_12 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_13 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_14 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_15 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd16) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_16 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd17) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_17 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd18) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_18 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_19 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_2 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd20) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_20 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd21) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_21 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd22) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_22 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd23) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_23 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd24) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_24 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd25) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_25 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd26) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_26 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd27) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_27 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd28) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_28 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd29) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_29 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_3 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd30) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_30 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd31) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_31 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_4 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_5 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_6 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_7 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_8 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (trunc_ln203_fu_1550_p1 == 5'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_in_V_9_9 <= data_V_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln277_fu_1484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        or_ln284_reg_4198 <= or_ln284_fu_1532_p2;
        select_ln277_1_reg_4193 <= select_ln277_1_fu_1516_p3;
        select_ln277_reg_4188 <= select_ln277_fu_1508_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln3_reg_4542 <= {{acc_V_0_0_reg_1439[22:7]}};
        trunc_ln708_10_reg_4597 <= {{acc_V_11_0_reg_1307[22:7]}};
        trunc_ln708_11_reg_4602 <= {{acc_V_12_0_reg_1295[22:7]}};
        trunc_ln708_12_reg_4607 <= {{acc_V_13_0_reg_1283[22:7]}};
        trunc_ln708_13_reg_4612 <= {{acc_V_14_0_reg_1271[22:7]}};
        trunc_ln708_14_reg_4617 <= {{acc_V_15_0_reg_1259[22:7]}};
        trunc_ln708_15_reg_4622 <= {{acc_V_16_0_reg_1247[22:7]}};
        trunc_ln708_16_reg_4627 <= {{acc_V_17_0_reg_1235[22:7]}};
        trunc_ln708_17_reg_4632 <= {{acc_V_18_0_reg_1223[22:7]}};
        trunc_ln708_18_reg_4637 <= {{acc_V_19_0_reg_1211[22:7]}};
        trunc_ln708_19_reg_4642 <= {{acc_V_20_0_reg_1199[22:7]}};
        trunc_ln708_1_reg_4547 <= {{acc_V_1_0_reg_1427[22:7]}};
        trunc_ln708_20_reg_4647 <= {{acc_V_21_0_reg_1187[22:7]}};
        trunc_ln708_21_reg_4652 <= {{acc_V_22_0_reg_1175[22:7]}};
        trunc_ln708_22_reg_4657 <= {{acc_V_23_0_reg_1163[22:7]}};
        trunc_ln708_23_reg_4662 <= {{acc_V_24_0_reg_1151[22:7]}};
        trunc_ln708_24_reg_4667 <= {{acc_V_25_0_reg_1139[22:7]}};
        trunc_ln708_25_reg_4672 <= {{acc_V_26_0_reg_1127[22:7]}};
        trunc_ln708_26_reg_4677 <= {{acc_V_27_0_reg_1115[22:7]}};
        trunc_ln708_27_reg_4682 <= {{acc_V_28_0_reg_1103[22:7]}};
        trunc_ln708_28_reg_4687 <= {{acc_V_29_0_reg_1091[22:7]}};
        trunc_ln708_29_reg_4692 <= {{acc_V_30_0_reg_1079[22:7]}};
        trunc_ln708_2_reg_4552 <= {{acc_V_2_0_reg_1415[22:7]}};
        trunc_ln708_30_reg_4697 <= {{acc_V_31_0_reg_1067[22:7]}};
        trunc_ln708_31_reg_4702 <= {{acc_V_32_0_reg_1055[22:7]}};
        trunc_ln708_32_reg_4707 <= {{acc_V_33_0_reg_1043[22:7]}};
        trunc_ln708_33_reg_4712 <= {{acc_V_34_0_reg_1031[22:7]}};
        trunc_ln708_34_reg_4717 <= {{acc_V_35_0_reg_1019[22:7]}};
        trunc_ln708_35_reg_4722 <= {{acc_V_36_0_reg_1007[22:7]}};
        trunc_ln708_36_reg_4727 <= {{acc_V_37_0_reg_995[22:7]}};
        trunc_ln708_37_reg_4732 <= {{acc_V_38_0_reg_983[22:7]}};
        trunc_ln708_38_reg_4737 <= {{acc_V_39_0_reg_971[22:7]}};
        trunc_ln708_39_reg_4742 <= {{acc_V_40_0_reg_959[22:7]}};
        trunc_ln708_3_reg_4557 <= {{acc_V_3_0_reg_1403[22:7]}};
        trunc_ln708_40_reg_4747 <= {{acc_V_41_0_reg_947[22:7]}};
        trunc_ln708_41_reg_4752 <= {{acc_V_42_0_reg_935[22:7]}};
        trunc_ln708_42_reg_4757 <= {{acc_V_43_0_reg_923[22:7]}};
        trunc_ln708_43_reg_4762 <= {{acc_V_44_0_reg_911[22:7]}};
        trunc_ln708_44_reg_4767 <= {{acc_V_45_0_reg_899[22:7]}};
        trunc_ln708_45_reg_4772 <= {{acc_V_46_0_reg_887[22:7]}};
        trunc_ln708_46_reg_4777 <= {{acc_V_47_0_reg_875[22:7]}};
        trunc_ln708_47_reg_4782 <= {{acc_V_48_0_reg_863[22:7]}};
        trunc_ln708_48_reg_4787 <= {{acc_V_49_0_reg_851[22:7]}};
        trunc_ln708_49_reg_4792 <= {{acc_V_50_0_reg_839[22:7]}};
        trunc_ln708_4_reg_4562 <= {{acc_V_4_0_reg_1391[22:7]}};
        trunc_ln708_50_reg_4797 <= {{acc_V_51_0_reg_827[22:7]}};
        trunc_ln708_51_reg_4802 <= {{acc_V_52_0_reg_815[22:7]}};
        trunc_ln708_52_reg_4807 <= {{acc_V_53_0_reg_803[22:7]}};
        trunc_ln708_53_reg_4812 <= {{acc_V_54_0_reg_791[22:7]}};
        trunc_ln708_54_reg_4817 <= {{acc_V_55_0_reg_779[22:7]}};
        trunc_ln708_55_reg_4822 <= {{acc_V_56_0_reg_767[22:7]}};
        trunc_ln708_56_reg_4827 <= {{acc_V_57_0_reg_755[22:7]}};
        trunc_ln708_57_reg_4832 <= {{acc_V_58_0_reg_743[22:7]}};
        trunc_ln708_58_reg_4837 <= {{acc_V_59_0_reg_731[22:7]}};
        trunc_ln708_59_reg_4842 <= {{acc_V_60_0_reg_719[22:7]}};
        trunc_ln708_5_reg_4567 <= {{acc_V_5_0_reg_1379[22:7]}};
        trunc_ln708_60_reg_4847 <= {{acc_V_61_0_reg_707[22:7]}};
        trunc_ln708_61_reg_4852 <= {{acc_V_62_0_reg_695[22:7]}};
        trunc_ln708_62_reg_4857 <= {{acc_V_63_0_reg_683[22:7]}};
        trunc_ln708_6_reg_4572 <= {{acc_V_6_0_reg_1367[22:7]}};
        trunc_ln708_7_reg_4577 <= {{acc_V_7_0_reg_1355[22:7]}};
        trunc_ln708_8_reg_4582 <= {{acc_V_8_0_reg_1343[22:7]}};
        trunc_ln708_9_reg_4587 <= {{acc_V_9_0_reg_1331[22:7]}};
        trunc_ln708_s_reg_4592 <= {{acc_V_10_0_reg_1319[22:7]}};
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_1484_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln309_fu_3656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | ((icmp_ln286_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln309_fu_3656_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_3656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8)) | (~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_1484_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((icmp_ln299_fu_3564_p2 == 1'd0) & (or_ln284_reg_4198 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & (ap_predicate_op549_write_state7 == 1'b1))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln277_fu_1484_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln277_fu_1484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (or_ln284_fu_1532_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln286_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln324_fu_1746_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (1'b1 == ap_CS_fsm_state7) & ((icmp_ln299_fu_3564_p2 == 1'd1) | (or_ln284_reg_4198 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1)) & (icmp_ln299_fu_3564_p2 == 1'd0) & (or_ln284_reg_4198 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((icmp_ln309_fu_3656_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln309_fu_3656_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((icmp_ln309_fu_3656_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln309_fu_3656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln277_fu_1490_p2 = (indvar_flatten_reg_639 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln286_fu_1538_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((res_V_V_full_n == 1'b0) & (ap_predicate_op549_write_state7 == 1'b1));
end

always @ (*) begin
    ap_block_state8 = ((icmp_ln309_fu_3656_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op549_write_state7 = ((icmp_ln299_fu_3564_p2 == 1'd0) & (or_ln284_reg_4198 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_3668_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3676_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3684_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3692_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3700_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3708_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3716_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3724_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3732_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3740_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3748_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3756_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3764_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3772_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3780_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3788_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3796_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3804_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3812_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3820_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3828_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3836_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3844_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3852_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3860_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3868_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3876_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3884_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3892_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3900_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3908_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3916_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3924_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3932_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3940_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3948_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3956_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3964_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3972_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3980_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3988_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_3996_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4004_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4012_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4020_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4028_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4036_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4044_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4052_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4060_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4068_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4076_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4084_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4092_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4100_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4108_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4116_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4124_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4132_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4140_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4148_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4156_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4164_p0 = sext_ln1116_fu_2034_p1;

assign grp_fu_4172_p0 = sext_ln1116_fu_2034_p1;

assign i_ic_1_fu_1544_p2 = (i_ic_0_reg_672 + 6'd1);

assign i_ic_2_fu_3570_p2 = (i_ic1_0_reg_1462 + 7'd1);

assign i_ic_fu_3662_p2 = (i_ic2_0_reg_1473 + 6'd1);

assign i_ih_fu_1496_p2 = (4'd1 + i_ih_0_reg_650);

assign i_iw_fu_3651_p2 = (select_ln277_reg_4188 + 4'd1);

assign icmp_ln277_fu_1484_p2 = ((indvar_flatten_reg_639 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln279_fu_1502_p2 = ((i_iw_0_reg_661 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_1538_p2 = ((i_ic_0_reg_672 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln299_fu_3564_p2 = ((i_ic1_0_reg_1462 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln309_fu_3656_p2 = ((i_ic2_0_reg_1473 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln324_fu_1746_p2 = ((in_index_reg_1451 == 6'd32) ? 1'b1 : 1'b0);

assign ir_fu_1752_p2 = (in_index_reg_1451 + 6'd1);

assign or_ln284_fu_1532_p2 = (trunc_ln279_fu_1528_p1 | trunc_ln277_fu_1524_p1);

assign out_data_V_fu_3580_p65 = i_ic1_0_reg_1462[5:0];

assign res_V_V_din = out_data_V_fu_3580_p66;

assign select_ln277_1_fu_1516_p3 = ((icmp_ln279_fu_1502_p2[0:0] === 1'b1) ? i_ih_fu_1496_p2 : i_ih_0_reg_650);

assign select_ln277_fu_1508_p3 = ((icmp_ln279_fu_1502_p2[0:0] === 1'b1) ? 4'd0 : i_iw_0_reg_661);

assign sext_ln1116_fu_2034_p1 = $signed(tmp_1_fu_1890_p34);

assign start_out = real_start;

assign tmp_29_fu_2042_p4 = {{merge_i_fu_1960_p34[15:8]}};

assign tmp_30_fu_2056_p4 = {{merge_i_fu_1960_p34[23:16]}};

assign tmp_31_fu_2070_p4 = {{merge_i_fu_1960_p34[31:24]}};

assign tmp_32_fu_2084_p4 = {{merge_i_fu_1960_p34[39:32]}};

assign tmp_33_fu_2098_p4 = {{merge_i_fu_1960_p34[47:40]}};

assign tmp_34_fu_2112_p4 = {{merge_i_fu_1960_p34[55:48]}};

assign tmp_35_fu_2126_p4 = {{merge_i_fu_1960_p34[63:56]}};

assign tmp_36_fu_2140_p4 = {{merge_i_fu_1960_p34[71:64]}};

assign tmp_37_fu_2154_p4 = {{merge_i_fu_1960_p34[79:72]}};

assign tmp_38_fu_2168_p4 = {{merge_i_fu_1960_p34[87:80]}};

assign tmp_39_fu_2182_p4 = {{merge_i_fu_1960_p34[95:88]}};

assign tmp_40_fu_2196_p4 = {{merge_i_fu_1960_p34[103:96]}};

assign tmp_41_fu_2210_p4 = {{merge_i_fu_1960_p34[111:104]}};

assign tmp_42_fu_2224_p4 = {{merge_i_fu_1960_p34[119:112]}};

assign tmp_43_fu_2238_p4 = {{merge_i_fu_1960_p34[127:120]}};

assign tmp_44_fu_2252_p4 = {{merge_i_fu_1960_p34[135:128]}};

assign tmp_45_fu_2266_p4 = {{merge_i_fu_1960_p34[143:136]}};

assign tmp_46_fu_2280_p4 = {{merge_i_fu_1960_p34[151:144]}};

assign tmp_47_fu_2294_p4 = {{merge_i_fu_1960_p34[159:152]}};

assign tmp_48_fu_2308_p4 = {{merge_i_fu_1960_p34[167:160]}};

assign tmp_49_fu_2322_p4 = {{merge_i_fu_1960_p34[175:168]}};

assign tmp_50_fu_2336_p4 = {{merge_i_fu_1960_p34[183:176]}};

assign tmp_51_fu_2350_p4 = {{merge_i_fu_1960_p34[191:184]}};

assign tmp_52_fu_2364_p4 = {{merge_i_fu_1960_p34[199:192]}};

assign tmp_53_fu_2378_p4 = {{merge_i_fu_1960_p34[207:200]}};

assign tmp_54_fu_2392_p4 = {{merge_i_fu_1960_p34[215:208]}};

assign tmp_55_fu_2406_p4 = {{merge_i_fu_1960_p34[223:216]}};

assign tmp_56_fu_2420_p4 = {{merge_i_fu_1960_p34[231:224]}};

assign tmp_57_fu_2434_p4 = {{merge_i_fu_1960_p34[239:232]}};

assign tmp_58_fu_2448_p4 = {{merge_i_fu_1960_p34[247:240]}};

assign tmp_59_fu_2462_p4 = {{merge_i_fu_1960_p34[255:248]}};

assign tmp_60_fu_2476_p4 = {{merge_i_fu_1960_p34[263:256]}};

assign tmp_61_fu_2490_p4 = {{merge_i_fu_1960_p34[271:264]}};

assign tmp_62_fu_2504_p4 = {{merge_i_fu_1960_p34[279:272]}};

assign tmp_63_fu_2518_p4 = {{merge_i_fu_1960_p34[287:280]}};

assign tmp_64_fu_2532_p4 = {{merge_i_fu_1960_p34[295:288]}};

assign tmp_65_fu_2546_p4 = {{merge_i_fu_1960_p34[303:296]}};

assign tmp_66_fu_2560_p4 = {{merge_i_fu_1960_p34[311:304]}};

assign tmp_67_fu_2574_p4 = {{merge_i_fu_1960_p34[319:312]}};

assign tmp_68_fu_2588_p4 = {{merge_i_fu_1960_p34[327:320]}};

assign tmp_69_fu_2602_p4 = {{merge_i_fu_1960_p34[335:328]}};

assign tmp_70_fu_2616_p4 = {{merge_i_fu_1960_p34[343:336]}};

assign tmp_71_fu_2630_p4 = {{merge_i_fu_1960_p34[351:344]}};

assign tmp_72_fu_2644_p4 = {{merge_i_fu_1960_p34[359:352]}};

assign tmp_73_fu_2658_p4 = {{merge_i_fu_1960_p34[367:360]}};

assign tmp_74_fu_2672_p4 = {{merge_i_fu_1960_p34[375:368]}};

assign tmp_75_fu_2686_p4 = {{merge_i_fu_1960_p34[383:376]}};

assign tmp_76_fu_2700_p4 = {{merge_i_fu_1960_p34[391:384]}};

assign tmp_77_fu_2714_p4 = {{merge_i_fu_1960_p34[399:392]}};

assign tmp_78_fu_2728_p4 = {{merge_i_fu_1960_p34[407:400]}};

assign tmp_79_fu_2742_p4 = {{merge_i_fu_1960_p34[415:408]}};

assign tmp_80_fu_2756_p4 = {{merge_i_fu_1960_p34[423:416]}};

assign tmp_81_fu_2770_p4 = {{merge_i_fu_1960_p34[431:424]}};

assign tmp_82_fu_2784_p4 = {{merge_i_fu_1960_p34[439:432]}};

assign tmp_83_fu_2798_p4 = {{merge_i_fu_1960_p34[447:440]}};

assign tmp_84_fu_2812_p4 = {{merge_i_fu_1960_p34[455:448]}};

assign tmp_85_fu_2826_p4 = {{merge_i_fu_1960_p34[463:456]}};

assign tmp_86_fu_2840_p4 = {{merge_i_fu_1960_p34[471:464]}};

assign tmp_87_fu_2854_p4 = {{merge_i_fu_1960_p34[479:472]}};

assign tmp_88_fu_2868_p4 = {{merge_i_fu_1960_p34[487:480]}};

assign tmp_89_fu_2882_p4 = {{merge_i_fu_1960_p34[495:488]}};

assign tmp_90_fu_2896_p4 = {{merge_i_fu_1960_p34[503:496]}};

assign tmp_91_fu_2910_p4 = {{merge_i_fu_1960_p34[511:504]}};

assign trunc_ln203_fu_1550_p1 = i_ic_0_reg_672[4:0];

assign trunc_ln277_fu_1524_p1 = select_ln277_1_fu_1516_p3[0:0];

assign trunc_ln279_fu_1528_p1 = select_ln277_fu_1508_p3[0:0];

assign trunc_ln332_1_fu_2030_p1 = merge_i_fu_1960_p34[7:0];

assign trunc_ln332_fu_1758_p1 = in_index_reg_1451[4:0];

endmodule //pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_s
