Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0a375a2b59be42c6bc89c7133ddbc69a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot systemTop_behav xil_defaultlib.systemTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/FPGA/ISDN4KDproj/ISDN4KDproj.srcs/sources_1/new/systemTop.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter
Compiling module xil_defaultlib.spiGen
Compiling module xil_defaultlib.systemTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot systemTop_behav
