var g_data = {"4":{"st":"inst","pa":0,"n":"/Full_Adder_4_Bit_tb/dut","l":"Verilog","sn":1,"du":{"n":"work.Full_Adder_4_Bit","s":2,"b":1},"bc":[{"n":"Full_Adder_4_Bit_tb","s":3,"b":1},{"n":"dut","s":4,"z":1}],"loc":{"cp":87.50,"data":{"s":[1,1],"t":[28,21]}}},"3":{"st":"inst","pa":0,"n":"/Full_Adder_4_Bit_tb","l":"Verilog","sn":1,"du":{"n":"work.Full_Adder_4_Bit_tb","s":1,"b":1},"bc":[{"n":"Full_Adder_4_Bit_tb","s":3,"z":1}],"children":[{"n":"dut","id":4,"zf":1,"tc":87.50,"s":100.00,"t":75.00}],"rec":{"cp":88.04,"data":{"s":[24,24],"t":[46,35]}},"loc":{"cp":87.50,"data":{"s":[23,23],"t":[28,21]}}},"2":{"st":"du","pa":0,"n":"work.Full_Adder_4_Bit","l":"Verilog","sn":2,"one_inst":4,"loc":{"cp":87.50,"data":{"s":[1,1],"t":[28,21]}}},"1":{"st":"du","pa":0,"n":"work.Full_Adder_4_Bit_tb","l":"Verilog","sn":1,"one_inst":3,"loc":{"cp":87.50,"data":{"s":[23,23],"t":[28,21]}}}};
processSummaryData(g_data);