// Seed: 2459296901
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output uwire id_2,
    input  wire  id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd22,
    parameter id_10 = 32'd40,
    parameter id_21 = 32'd68,
    parameter id_26 = 32'd43
) (
    output supply1 id_0,
    output tri0 _id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    output supply0 id_8,
    input tri id_9,
    output tri _id_10,
    output uwire id_11,
    output supply1 id_12,
    input uwire id_13,
    input uwire id_14,
    input tri id_15,
    output tri1 id_16,
    input uwire id_17,
    output tri1 id_18,
    input wor id_19,
    input supply0 id_20,
    input wand _id_21,
    input uwire id_22,
    input wand id_23,
    input wand id_24,
    output tri id_25,
    input wand _id_26,
    input tri1 id_27,
    input tri1 id_28,
    output wor id_29
);
  supply1 [1 : id_26] id_31 = 1;
  wire [1 'b0 : (  id_21  )] id_32 = id_13;
  assign id_12 = id_22;
  logic [id_10 : id_1] id_33;
  ;
  module_0 modCall_1 (
      id_20,
      id_5,
      id_29,
      id_23
  );
endmodule
