$date
Sunday 2023/11/12  07:59:33
$end
$version PONO $end
$timescale 1 ns $end
$var reg 1 v39 emptyReg $end
$var reg 4 v32 headReg[3:0] $end
$var reg 1 v17 io_empty $end
$var reg 16 v29 memRegs_0[15:0] $end
$var reg 16 v21 memRegs_1[15:0] $end
$var reg 16 v5 memRegs_10[15:0] $end
$var reg 16 v31 memRegs_11[15:0] $end
$var reg 16 v33 memRegs_12[15:0] $end
$var reg 16 v28 memRegs_13[15:0] $end
$var reg 16 v35 memRegs_14[15:0] $end
$var reg 16 v10 memRegs_15[15:0] $end
$var reg 16 v27 memRegs_2[15:0] $end
$var reg 16 v30 memRegs_3[15:0] $end
$var reg 16 v11 memRegs_4[15:0] $end
$var reg 16 v22 memRegs_5[15:0] $end
$var reg 16 v14 memRegs_6[15:0] $end
$var reg 16 v15 memRegs_7[15:0] $end
$var reg 16 v18 memRegs_8[15:0] $end
$var reg 16 v16 memRegs_9[15:0] $end
$var reg 4 v42 tailReg[3:0] $end
$var wire 1 v41 _GEN_16 $end
$var wire 1 v6 _GEN_18 $end
$var wire 1 v34 _GEN_36 $end
$var wire 16 v43 _GEN_58[15:0] $end
$var wire 16 v26 _GEN_59[15:0] $end
$var wire 16 v45 _GEN_60[15:0] $end
$var wire 16 v13 _GEN_61[15:0] $end
$var wire 16 v44 _GEN_62[15:0] $end
$var wire 16 v36 _GEN_63[15:0] $end
$var wire 16 v47 _GEN_64[15:0] $end
$var wire 16 v20 _GEN_65[15:0] $end
$var wire 16 v9 _GEN_66[15:0] $end
$var wire 16 v7 _GEN_67[15:0] $end
$var wire 16 v46 _GEN_68[15:0] $end
$var wire 16 v25 _GEN_69[15:0] $end
$var wire 16 v4 _GEN_70[15:0] $end
$var wire 16 v3 _GEN_71[15:0] $end
$var wire 1 v2 _T_2 $end
$var wire 4 v1 _headReg_T_1[3:0] $end
$var wire 4 v0 _tailReg_T_1[3:0] $end
$var wire 1 v12 clock $end
$var wire 16 v37 io_dataIn[15:0] $end
$var wire 16 v38 io_dataOut[15:0] $end
$var wire 1 v40 io_full $end
$var wire 1 v19 io_pop $end
$var wire 1 v8 io_push $end
$var wire 1 v23 io_rst $end
$var wire 1 v24 reset $end
$enddefinitions $end
#0
b0001 v0
b0001 v1
b1 v2
b0000000000000000 v3
b0000000000000000 v4
b0000000000000000 v5
b0 v6
b0000000000000000 v7
b0 v8
b0000000000000000 v9
b0000000000000000 v10
b0000000000000000 v11
b0 v12
b0000000000000000 v13
b0000000000000000 v14
b0000000000000000 v15
b0000000000000000 v16
b0 v17
b0000000000000000 v18
b0 v19
b0000000000000000 v20
b0000000000000000 v21
b0000000000000000 v22
b1 v23
b0 v24
b0000000000000000 v25
b0000000000000000 v26
b0000000000000000 v27
b0000000000000000 v28
b0000000000000000 v29
b0000000000000000 v30
b0000000000000000 v31
b0000 v32
b0000000000000000 v33
b0 v34
b0000000000000000 v35
b0000000000000000 v36
b0000000000000000 v37
b0000000000000000 v38
b0 v39
b1 v40
b0 v41
b0000 v42
b0000000000000000 v43
b0000000000000000 v44
b0000000000000000 v45
b0000000000000000 v46
b0000000000000000 v47
#1
b0 v2
b1 v6
b1 v8
b1 v17
b0 v23
b1111111111111110 v37
b1 v39
b0 v40
b1 v41
#2
b0010 v1
b1 v2
b1111111111111110 v3
b1111111111111110 v4
b0 v6
b1111111111111110 v7
b1111111111111110 v9
b1111111111111110 v13
b0 v17
b1111111111111110 v20
b1111111111111110 v25
b1111111111111110 v26
b1111111111111110 v29
b0001 v32
b1111111111111110 v36
b0000000000000000 v37
b1111111111111110 v38
b0 v39
b1111111111111110 v43
b1111111111111110 v44
b1111111111111110 v45
b1111111111111110 v46
b1111111111111110 v47
#3
b0011 v1
b0010 v32
b0 v41
#4
b0100 v1
b0011 v32
#5
b0101 v1
b0100 v32
#6
b0110 v1
b0101 v32
#7
b0111 v1
b0110 v32
#8
b1000 v1
b0111 v32
#9
b1001 v1
b1000 v32
#10
b1010 v1
b1001 v32
#11
b1011 v1
b1010 v32
#12
b1100 v1
b1011 v32
#13
b1101 v1
b1100 v32
#14
b1110 v1
b1101 v32
#15
b1111 v1
b1110 v32
#16
b0000 v1
b1111 v32
b1111111111111111 v37
#17
b0001 v1
b0 v8
b1111111111111111 v10
b1 v19
b0000 v32
b0000000000000000 v37
b1 v40
#18
