library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity m_map IS 
	port(
	     CLK : in std_logic;
		  RST : in std_logic ;
		  HSYNC : out std_logic ;
		  VSYNC  : OUT STD_LOGIC ;
-----------------------------------------------------------------------------------------		  
		  blank : out STD_LOGic := '0' ;
		  sync : out STD_LOGIC  := '0' ;
-----------------------------------------------------------------------------------------		  
		  reset_reset: in std_logic ;
		  clk_out_clk : out STD_LOGIC ;
--------------------------------------------------------------------------------
        ADC_SCLK  : out std_logic;                            -- SCLK
        ADC_CS_N  : out std_logic;                            -- CS_N
        ADC_SDAT  : in  std_logic                     := 'X'; -- SDAT
        ADC_SADDR : out std_logic;                            -- SADDR
		  LED       : out std_logic_vector(11 downto 0);        -- CH0
-----------------------------------------------------------------------------------------		  
		
		 -- RGB : OUT STD_LOGIC_VECTOR (2 DOWNTO 0)
		  R: inOUT STD_LOGIC_VECTOR (7 DOWNTO 0);
		  G: inOUT STD_LOGIC_VECTOR (7 DOWNTO 0);
		  B: inOUT STD_LOGIC_VECTOR (7 DOWNTO 0)
		  );
	
		  
end m_map;


architecture behaviour of m_map is 
----------------------------------------------------------------------------
signal videoon : std_logic; 
signal hpos ,vpos :integer;
signal texton , graphon , paron , par2on , Adcgraphon ,AdcgraphonB: STD_LOGIC;
signal CH0 , CH1 : std_logic_vector(11 downto 0); 
signal C2 , C4 ,C6  , ADCOUT,C2B , C4B ,C6B  , ADCOUTB : integer ; 

begin 
   LED <= CH1 ;
				
	vgaa: entity work.vgamul
	port map(CLK=>CLK,RST=>RST,HSYNC=>HSYNC,VSYNC=>VSYNC,blank=>blank,sync=>sync,reset_reset=>reset_reset,
	         clk_out_clk => clk_out_clk,hpos=>hpos,vpos=>vpos ,videoon =>videoon);
			
   graphh: entity work.graph
	port map(Adcgraphon => Adcgraphon ,AdcgraphonB => AdcgraphonB , CLK=>CLK,RST=>RST,hpos=>hpos,vpos=>vpos ,videoon =>videoon,graphon=>graphon , ADCOUT => ADCOUT , ADCOUTB => ADCOUTB);
	 
	    
	test: entity work.font_test_gen 
	port map(C2 => C2 ,C4 => C4,C6 => C6,CH0=>CH0,C2B => C2B ,C4B => C4B,C6B => C6B,CH1=>CH1,clk=>CLK,hpos=>hpos,vpos=>vpos ,
	              videoon =>videoon,texton=>texton,paron=>paron,par2on=>par2on);
	
	  
	RGB: entity work.RGB 
	port map(R=>R,G=>G,B=>B,texton=>texton,graphon=>graphon,paron=>paron,par2on=>par2on,Adcgraphon => Adcgraphon,AdcgraphonB => AdcgraphonB);
	
	ADC: entity work.ADC
	port map(ADCOUT => ADCOUT  ,C2 => C2 ,C4 => C4,C6 => C6,ADCOUTB => ADCOUTB  ,C2B => C2B ,C4B => C4B,C6B => C6B,CLK=>CLK,CH0=>CH0,RST=>RST,
	         ADC_SCLK=>ADC_SCLK,ADC_CS_N=>ADC_CS_N,ADC_SDAT=>ADC_SDAT,ADC_SADDR=>ADC_SADDR);
	
	
end behaviour;  