

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_512_512_53_s'
================================================================
* Date:           Tue Jul 19 06:14:47 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.167 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      48|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      83|    -|
|Register         |        -|     -|    1269|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1269|     131|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_140                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_172                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_80                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op48_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_76_p3          |       and|   0|  0|   2|           1|           0|
    |sendWord_last_V_fu_221_p2         |      icmp|   0|  0|  24|          52|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln535_fu_246_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln535_fu_240_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  48|          64|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+------+-----------+
    |                      Name                      | LUT| Input Size| Bits | Total Bits|
    +------------------------------------------------+----+-----------+------+-----------+
    |ap_done                                         |   9|          2|     1|          2|
    |ap_phi_mux_rs_firstWord_flag_0_i_phi_fu_110_p8  |  14|          3|     1|          3|
    |ap_phi_mux_rs_firstWord_new_0_i_phi_fu_127_p8   |  14|          3|     1|          3|
    |ap_phi_mux_sendWord_last_V_3_phi_fu_100_p4      |  14|          3|     1|          3|
    |txEng_tcpPkgBuffer3_blk_n                       |   9|          2|     1|          2|
    |txEng_tcpPkgBuffer4_blk_n                       |   9|          2|     1|          2|
    |txEng_tcpPkgBuffer4_din                         |  14|          3|  1024|       3072|
    +------------------------------------------------+----+-----------+------+-----------+
    |Total                                           |  83|         18|  1030|       3087|
    +------------------------------------------------+----+-----------+------+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |fsmState                   |    1|   0|    1|          0|
    |fsmState_load_reg_303      |    1|   0|    1|          0|
    |p_Result_491_i_reg_330     |   12|   0|   12|          0|
    |p_Val2_16_reg_312          |   64|   0|   64|          0|
    |p_Val2_s_reg_307           |  512|   0|  512|          0|
    |prevWord_data_V_4          |  512|   0|  512|          0|
    |prevWord_keep_V_7          |   64|   0|   64|          0|
    |rs_firstWord               |    1|   0|    1|          0|
    |rs_firstWord_load_reg_321  |    1|   0|    1|          0|
    |sendWord_last_V_reg_335    |    1|   0|    1|          0|
    |tmp_i_reg_317              |    1|   0|    1|          0|
    |trunc_ln674_reg_325        |   96|   0|   96|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1269|   0| 1269|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+-------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |               Source Object               |    C Type    |
+-----------------------------+-----+------+------------+-------------------------------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|txEng_tcpPkgBuffer3_dout     |   in|  1024|     ap_fifo|                        txEng_tcpPkgBuffer3|       pointer|
|txEng_tcpPkgBuffer3_empty_n  |   in|     1|     ap_fifo|                        txEng_tcpPkgBuffer3|       pointer|
|txEng_tcpPkgBuffer3_read     |  out|     1|     ap_fifo|                        txEng_tcpPkgBuffer3|       pointer|
|txEng_tcpPkgBuffer4_din      |  out|  1024|     ap_fifo|                        txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_full_n   |   in|     1|     ap_fifo|                        txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_write    |  out|     1|     ap_fifo|                        txEng_tcpPkgBuffer4|       pointer|
+-----------------------------+-----+------+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer4, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txEng_tcpPkgBuffer3, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:489]   --->   Operation 11 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fsmState_load = load i1 %fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:505]   --->   Operation 12 'load' 'fsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_4"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_16 = load i64 %prevWord_keep_V_7"   --->   Operation 14 'load' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln505 = br i1 %fsmState_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:505]   --->   Operation 15 'br' 'br_ln505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %txEng_tcpPkgBuffer3, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!fsmState_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%br_ln508 = br i1 %tmp_i, void %._crit_edge2.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:508]   --->   Operation 17 'br' 'br_ln508' <Predicate = (!fsmState_load)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txEng_tcpPkgBuffer3_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'txEng_tcpPkgBuffer3_read' <Predicate = (!fsmState_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i1024 %txEng_tcpPkgBuffer3_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'currWord_data_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 512, i32 575" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'partselect' 'currWord_keep_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 576" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rs_firstWord_load = load i1 %rs_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:512]   --->   Operation 22 'load' 'rs_firstWord_load' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln512 = br i1 %rs_firstWord_load, void, void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:512]   --->   Operation 23 'br' 'br_ln512' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i1024 %txEng_tcpPkgBuffer3_read"   --->   Operation 24 'trunc' 'trunc_ln674' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_491_i = partselect i12 @_ssdm_op_PartSelect.i12.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 512, i32 523"   --->   Operation 25 'partselect' 'p_Result_491_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_492_i = partselect i52 @_ssdm_op_PartSelect.i52.i1024.i32.i32, i1024 %txEng_tcpPkgBuffer3_read, i32 524, i32 575"   --->   Operation 26 'partselect' 'p_Result_492_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%sendWord_last_V = icmp_eq  i52 %p_Result_492_i, i52 0"   --->   Operation 27 'icmp' 'sendWord_last_V' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln531 = br void %._crit_edge4.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:531]   --->   Operation 28 'br' 'br_ln531' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln535)   --->   "%sendWord_last_V_3 = phi i1 %sendWord_last_V, void, i1 0, void"   --->   Operation 29 'phi' 'sendWord_last_V_3' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln533 = store i512 %currWord_data_V, i512 %prevWord_data_V_4" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:533]   --->   Operation 30 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln533 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_7" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:533]   --->   Operation 31 'store' 'store_ln533' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln535)   --->   "%xor_ln535 = xor i1 %currWord_last_V, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 32 'xor' 'xor_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln535 = or i1 %sendWord_last_V_3, i1 %xor_ln535" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 33 'or' 'or_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln535 = br i1 %or_ln535, void, void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:535]   --->   Operation 34 'br' 'br_ln535' <Predicate = (!fsmState_load & tmp_i)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln541 = store i1 1, i1 %fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:541]   --->   Operation 35 'store' 'store_ln541' <Predicate = (!fsmState_load & tmp_i & !or_ln535)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln542 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:542]   --->   Operation 36 'br' 'br_ln542' <Predicate = (!fsmState_load & tmp_i & !or_ln535)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln557 = store i1 0, i1 %fsmState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:557]   --->   Operation 37 'store' 'store_ln557' <Predicate = (fsmState_load)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln558 = br void %._crit_edge2.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:558]   --->   Operation 38 'br' 'br_ln558' <Predicate = (fsmState_load)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%rs_firstWord_flag_0_i = phi i1 0, void, i1 1, void, i1 1, void %._crit_edge4.i, i1 0, void"   --->   Operation 39 'phi' 'rs_firstWord_flag_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rs_firstWord_new_0_i = phi i1 0, void, i1 1, void, i1 %currWord_last_V, void %._crit_edge4.i, i1 0, void"   --->   Operation 40 'phi' 'rs_firstWord_new_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %rs_firstWord_flag_0_i, void %rshiftWordByOctet<net_axis<512>, 512, 53>.exit, void %mergeST.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln534 = store i1 %rs_firstWord_new_0_i, i1 %rs_firstWord" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/../../axi_utils.hpp:534]   --->   Operation 42 'store' 'store_ln534' <Predicate = (rs_firstWord_flag_0_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rshiftWordByOctet<net_axis<512>, 512, 53>.exit"   --->   Operation 43 'br' 'br_ln0' <Predicate = (rs_firstWord_flag_0_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i416 @_ssdm_op_PartSelect.i416.i512.i32.i32, i512 %p_Val2_s, i32 96, i32 511"   --->   Operation 44 'partselect' 'p_Result_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_490_i = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %p_Val2_16, i32 12, i32 63"   --->   Operation 45 'partselect' 'p_Result_490_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_97_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i12.i52.i96.i416, i1 %sendWord_last_V, i12 %p_Result_491_i, i52 %p_Result_490_i, i96 %trunc_ln674, i416 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'bitconcatenate' 'tmp_97_i' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln174_68 = zext i577 %tmp_97_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'zext' 'zext_ln174_68' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i1024 %zext_ln174_68" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = (!fsmState_load & tmp_i & !rs_firstWord_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_i_266 = partselect i416 @_ssdm_op_PartSelect.i416.i512.i32.i32, i512 %p_Val2_s, i32 96, i32 511"   --->   Operation 49 'partselect' 'p_Result_i_266' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_488_i = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %p_Val2_16, i32 12, i32 63"   --->   Operation 50 'partselect' 'p_Result_488_i' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i13.i52.i96.i416, i13 4096, i52 %p_Result_488_i, i96 0, i416 %p_Result_i_266" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'bitconcatenate' 'or_ln' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i577 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'zext' 'zext_ln174' <Predicate = (fsmState_load)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txEng_tcpPkgBuffer4, i1024 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'write' 'write_ln174' <Predicate = (fsmState_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ prevWord_keep_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpPkgBuffer3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rs_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txEng_tcpPkgBuffer4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specpipeline_ln489       (specpipeline  ) [ 000]
fsmState_load            (load          ) [ 011]
p_Val2_s                 (load          ) [ 011]
p_Val2_16                (load          ) [ 011]
br_ln505                 (br            ) [ 000]
tmp_i                    (nbreadreq     ) [ 011]
br_ln508                 (br            ) [ 000]
txEng_tcpPkgBuffer3_read (read          ) [ 000]
currWord_data_V          (trunc         ) [ 000]
currWord_keep_V          (partselect    ) [ 000]
currWord_last_V          (bitselect     ) [ 000]
rs_firstWord_load        (load          ) [ 011]
br_ln512                 (br            ) [ 000]
trunc_ln674              (trunc         ) [ 011]
p_Result_491_i           (partselect    ) [ 011]
p_Result_492_i           (partselect    ) [ 000]
sendWord_last_V          (icmp          ) [ 011]
br_ln531                 (br            ) [ 000]
sendWord_last_V_3        (phi           ) [ 000]
store_ln533              (store         ) [ 000]
store_ln533              (store         ) [ 000]
xor_ln535                (xor           ) [ 000]
or_ln535                 (or            ) [ 010]
br_ln535                 (br            ) [ 000]
store_ln541              (store         ) [ 000]
br_ln542                 (br            ) [ 000]
store_ln557              (store         ) [ 000]
br_ln558                 (br            ) [ 000]
rs_firstWord_flag_0_i    (phi           ) [ 010]
rs_firstWord_new_0_i     (phi           ) [ 000]
br_ln0                   (br            ) [ 000]
store_ln534              (store         ) [ 000]
br_ln0                   (br            ) [ 000]
p_Result_i               (partselect    ) [ 000]
p_Result_490_i           (partselect    ) [ 000]
tmp_97_i                 (bitconcatenate) [ 000]
zext_ln174_68            (zext          ) [ 000]
write_ln174              (write         ) [ 000]
p_Result_i_266           (partselect    ) [ 000]
p_Result_488_i           (partselect    ) [ 000]
or_ln                    (bitconcatenate) [ 000]
zext_ln174               (zext          ) [ 000]
write_ln174              (write         ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fsmState">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsmState"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prevWord_data_V_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prevWord_keep_V_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prevWord_keep_V_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="txEng_tcpPkgBuffer3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rs_firstWord">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rs_firstWord"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txEng_tcpPkgBuffer4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEng_tcpPkgBuffer4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i1024.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i416.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i12.i52.i96.i416"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i13.i52.i96.i416"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="1024" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="txEng_tcpPkgBuffer3_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1024" slack="0"/>
<pin id="86" dir="0" index="1" bw="1024" slack="0"/>
<pin id="87" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txEng_tcpPkgBuffer3_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="1024" slack="0"/>
<pin id="93" dir="0" index="2" bw="577" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="sendWord_last_V_3_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="99" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sendWord_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="sendWord_last_V_3_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sendWord_last_V_3/1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="rs_firstWord_flag_0_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="109" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_flag_0_i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="rs_firstWord_flag_0_i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_flag_0_i/1 "/>
</bind>
</comp>

<comp id="124" class="1005" name="rs_firstWord_new_0_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_new_0_i (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="rs_firstWord_new_0_i_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="4" bw="1" slack="0"/>
<pin id="133" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="1" slack="0"/>
<pin id="135" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rs_firstWord_new_0_i/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="416" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="1"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="0" index="3" bw="10" slack="0"/>
<pin id="145" dir="1" index="4" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/2 p_Result_i_266/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="52" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="0" index="3" bw="7" slack="0"/>
<pin id="154" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_490_i/2 p_Result_488_i/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fsmState_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsmState_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="512" slack="0"/>
<pin id="164" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Val2_16_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_16/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="currWord_data_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1024" slack="0"/>
<pin id="172" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="currWord_data_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="currWord_keep_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1024" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="0" index="3" bw="11" slack="0"/>
<pin id="179" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="currWord_keep_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="currWord_last_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1024" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="currWord_last_V/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="rs_firstWord_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rs_firstWord_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln674_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1024" slack="0"/>
<pin id="199" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_491_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="1024" slack="0"/>
<pin id="204" dir="0" index="2" bw="11" slack="0"/>
<pin id="205" dir="0" index="3" bw="11" slack="0"/>
<pin id="206" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_491_i/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Result_492_i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="52" slack="0"/>
<pin id="213" dir="0" index="1" bw="1024" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="0"/>
<pin id="215" dir="0" index="3" bw="11" slack="0"/>
<pin id="216" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_492_i/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sendWord_last_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="52" slack="0"/>
<pin id="223" dir="0" index="1" bw="52" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sendWord_last_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln533_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="512" slack="0"/>
<pin id="230" dir="0" index="1" bw="512" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln533_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln533/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xor_ln535_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln535/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln535_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln535/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln541_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln541/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln557_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln557/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln534_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln534/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_97_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="577" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="1"/>
<pin id="273" dir="0" index="2" bw="12" slack="1"/>
<pin id="274" dir="0" index="3" bw="52" slack="0"/>
<pin id="275" dir="0" index="4" bw="96" slack="1"/>
<pin id="276" dir="0" index="5" bw="416" slack="0"/>
<pin id="277" dir="1" index="6" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_97_i/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln174_68_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="577" slack="0"/>
<pin id="283" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_68/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="or_ln_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="577" slack="0"/>
<pin id="288" dir="0" index="1" bw="13" slack="0"/>
<pin id="289" dir="0" index="2" bw="52" slack="0"/>
<pin id="290" dir="0" index="3" bw="1" slack="0"/>
<pin id="291" dir="0" index="4" bw="416" slack="0"/>
<pin id="292" dir="1" index="5" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln174_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="577" slack="0"/>
<pin id="300" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="fsmState_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsmState_load "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_Val2_s_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="512" slack="1"/>
<pin id="309" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_Val2_16_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="321" class="1005" name="rs_firstWord_load_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="1"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rs_firstWord_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="trunc_ln674_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="96" slack="1"/>
<pin id="327" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_Result_491_i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_491_i "/>
</bind>
</comp>

<comp id="335" class="1005" name="sendWord_last_V_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sendWord_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="123"><net_src comp="48" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="127" pin=6"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="157"><net_src comp="64" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="84" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="84" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="84" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="127" pin=4"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="84" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="84" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="84" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="211" pin=3"/></net>

<net id="225"><net_src comp="211" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="232"><net_src comp="170" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="174" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="184" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="100" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="127" pin="8"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="149" pin="4"/><net_sink comp="270" pin=3"/></net>

<net id="280"><net_src comp="140" pin="4"/><net_sink comp="270" pin=5"/></net>

<net id="284"><net_src comp="270" pin="6"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="149" pin="4"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="297"><net_src comp="140" pin="4"/><net_sink comp="286" pin=4"/></net>

<net id="301"><net_src comp="286" pin="5"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="306"><net_src comp="158" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="162" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="315"><net_src comp="166" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="320"><net_src comp="76" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="193" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="197" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="333"><net_src comp="201" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="338"><net_src comp="221" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="270" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fsmState | {1 }
	Port: prevWord_data_V_4 | {1 }
	Port: prevWord_keep_V_7 | {1 }
	Port: txEng_tcpPkgBuffer3 | {}
	Port: rs_firstWord | {1 }
	Port: txEng_tcpPkgBuffer4 | {2 }
 - Input state : 
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : fsmState | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : prevWord_data_V_4 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : prevWord_keep_V_7 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : txEng_tcpPkgBuffer3 | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : rs_firstWord | {1 }
	Port: rshiftWordByOctet<net_axis<512>, 512, 53> : txEng_tcpPkgBuffer4 | {}
  - Chain level:
	State 1
		br_ln505 : 1
		br_ln512 : 1
		sendWord_last_V : 1
		sendWord_last_V_3 : 2
		store_ln533 : 1
		store_ln533 : 1
		xor_ln535 : 1
		or_ln535 : 3
		br_ln535 : 3
		rs_firstWord_flag_0_i : 4
		rs_firstWord_new_0_i : 4
		br_ln0 : 5
		store_ln534 : 5
	State 2
		tmp_97_i : 1
		zext_ln174_68 : 2
		write_ln174 : 3
		or_ln : 1
		zext_ln174 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   icmp   |        sendWord_last_V_fu_221       |    0    |    24   |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln535_fu_240          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    or    |           or_ln535_fu_246           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
| nbreadreq|        tmp_i_nbreadreq_fu_76        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   read   | txEng_tcpPkgBuffer3_read_read_fu_84 |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |           grp_write_fu_90           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_140             |    0    |    0    |
|          |              grp_fu_149             |    0    |    0    |
|partselect|        currWord_keep_V_fu_174       |    0    |    0    |
|          |        p_Result_491_i_fu_201        |    0    |    0    |
|          |        p_Result_492_i_fu_211        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   trunc  |        currWord_data_V_fu_170       |    0    |    0    |
|          |          trunc_ln674_fu_197         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
| bitselect|        currWord_last_V_fu_184       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|           tmp_97_i_fu_270           |    0    |    0    |
|          |             or_ln_fu_286            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   zext   |         zext_ln174_68_fu_281        |    0    |    0    |
|          |          zext_ln174_fu_298          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |    28   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    fsmState_load_reg_303    |    1   |
|    p_Result_491_i_reg_330   |   12   |
|      p_Val2_16_reg_312      |   64   |
|       p_Val2_s_reg_307      |   512  |
|rs_firstWord_flag_0_i_reg_107|    1   |
|  rs_firstWord_load_reg_321  |    1   |
| rs_firstWord_new_0_i_reg_124|    1   |
|   sendWord_last_V_3_reg_97  |    1   |
|   sendWord_last_V_reg_335   |    1   |
|        tmp_i_reg_317        |    1   |
|     trunc_ln674_reg_325     |   96   |
+-----------------------------+--------+
|            Total            |   691  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p2  |   2  |  577 |  1154  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |  1154  ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   691  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   691  |   37   |
+-----------+--------+--------+--------+
