Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.1.350.6

Tue Apr 23 16:00:33 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -db-file clappyBird_impl_1.udb -sethld -v 3 -endpoints 10 -u 10 -ports 10 -rpt-file clappyBird_impl_1_lse.twr

-----------------------------------------
Design:          game_state
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock osc/CLKHF
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "osc/CLKHF"
=======================
create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock osc/CLKHF             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From osc/CLKHF                         |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          22.436 ns |         44.571 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock osc/CLKHF             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 53.8462%

3.1.2  Timing Errors
---------------------
Timing Errors: 2 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 2.191 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {osc/CLKHF} -period                                                                                                     
20.8333 [get_pins {osc/CLKHF }]         |   20.833 ns |   -1.603 ns |   21   |   22.437 ns |  44.569 MHz |       20       |        2       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
forty_eight_mhz_counter_46_47__i19/D     |   -1.604 ns 
forty_eight_mhz_counter_46_47__i18/D     |   -0.588 ns 
forty_eight_mhz_counter_46_47__i17/D     |    0.428 ns 
forty_eight_mhz_counter_46_47__i16/D     |    1.444 ns 
forty_eight_mhz_counter_46_47__i15/D     |    2.460 ns 
forty_eight_mhz_counter_46_47__i14/D     |    3.476 ns 
forty_eight_mhz_counter_46_47__i13/D     |    4.492 ns 
forty_eight_mhz_counter_46_47__i12/D     |    5.508 ns 
forty_eight_mhz_counter_46_47__i11/D     |    6.524 ns 
forty_eight_mhz_counter_46_47__i10/D     |    7.540 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           2 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {osc/CLKHF} -period                                                                                                     
20.8333 [get_pins {osc/CLKHF }]         |    0.000 ns |    2.841 ns |    2   |        ---- |        ---- |       20       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
forty_eight_mhz_counter_46_47__i0/D      |    2.841 ns 
forty_eight_mhz_counter_46_47__i18/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i17/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i15/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i16/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i13/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i14/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i11/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i12/D     |    2.841 ns 
forty_eight_mhz_counter_46_47__i9/D      |    2.841 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 8 Start Points         |           Type           
-------------------------------------------------------------------
bird_y_pos_res1_i1/Q                    |    No arrival or required
bird_y_pos_res1_i7/Q                    |    No arrival or required
bird_y_pos_res1_i8/Q                    |    No arrival or required
bird_y_pos_res1_i5/Q                    |    No arrival or required
bird_y_pos_res1_i6/Q                    |    No arrival or required
bird_y_pos_res1_i3/Q                    |    No arrival or required
bird_y_pos_res1_i4/Q                    |    No arrival or required
bird_y_pos_res1_i2/Q                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         8
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 8 End Points          |           Type           
-------------------------------------------------------------------
bird_y_pos_res1_i1/D                    |    No arrival or required
bird_y_pos_res1_i7/D                    |    No arrival or required
bird_y_pos_res1_i8/D                    |    No arrival or required
bird_y_pos_res1_i5/D                    |    No arrival or required
bird_y_pos_res1_i6/D                    |    No arrival or required
bird_y_pos_res1_i3/D                    |    No arrival or required
bird_y_pos_res1_i4/D                    |    No arrival or required
bird_y_pos_res1_i2/D                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         8
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
clap                                    |                     input
bird_y_pos[8]                           |                    output
bird_y_pos[7]                           |                    output
bird_y_pos[6]                           |                    output
bird_y_pos[5]                           |                    output
bird_y_pos[4]                           |                    output
bird_y_pos[3]                           |                    output
bird_y_pos[2]                           |                    output
bird_y_pos[1]                           |                    output
bird_y_pos[0]                           |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 
----------------------------------------------------------------------
20 endpoints scored, 2 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i19/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 21
Delay Ratio      : 67.6% (route), 32.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -1.603 ns  (Failed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       1.099
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.733

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      1.099
+ Data Path Delay                             22.238
-------------------------------------------   ------
End-of-path arrival time( ns )                23.337

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.490  1       
n20                                                       NET DELAY         0.500         2.990  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.334  2       
n276                                                      NET DELAY         0.738         4.072  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.350  2       
n646                                                      NET DELAY         0.738         5.088  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.366  2       
n278                                                      NET DELAY         0.738         6.104  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.382  2       
n649                                                      NET DELAY         0.738         7.120  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.398  2       
n280                                                      NET DELAY         0.738         8.136  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.414  2       
n652                                                      NET DELAY         0.738         9.152  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.430  2       
n282                                                      NET DELAY         0.738        10.168  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.446  2       
n655                                                      NET DELAY         0.738        11.184  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.462  2       
n284                                                      NET DELAY         0.738        12.200  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.478  2       
n658                                                      NET DELAY         0.738        13.216  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.494  2       
n286                                                      NET DELAY         0.738        14.232  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.510  2       
n661                                                      NET DELAY         0.738        15.248  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.526  2       
n288                                                      NET DELAY         0.738        16.264  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.542  2       
n664                                                      NET DELAY         0.738        17.280  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.558  2       
n290                                                      NET DELAY         0.738        18.296  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.574  2       
n667                                                      NET DELAY         0.738        19.312  1       
forty_eight_mhz_counter_46_47_add_4_17/CI1->forty_eight_mhz_counter_46_47_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.590  2       
n292                                                      NET DELAY         0.738        20.328  1       
forty_eight_mhz_counter_46_47_add_4_19/CI0->forty_eight_mhz_counter_46_47_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
n670                                                      NET DELAY         0.738        21.344  1       
forty_eight_mhz_counter_46_47_add_4_19/CI1->forty_eight_mhz_counter_46_47_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.622  2       
n294                                                      NET DELAY         0.738        22.360  1       
forty_eight_mhz_counter_46_47_add_4_21/D0->forty_eight_mhz_counter_46_47_add_4_21/S0
                                          FA2             D0_TO_S0_DELAY    0.477        22.837  1       
n86                                                       NET DELAY         0.500        23.337  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i18/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 20
Delay Ratio      : 67.3% (route), 32.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -0.587 ns  (Failed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       1.099
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.733

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      1.099
+ Data Path Delay                             21.222
-------------------------------------------   ------
End-of-path arrival time( ns )                22.321

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.490  1       
n20                                                       NET DELAY         0.500         2.990  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.334  2       
n276                                                      NET DELAY         0.738         4.072  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.350  2       
n646                                                      NET DELAY         0.738         5.088  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.366  2       
n278                                                      NET DELAY         0.738         6.104  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.382  2       
n649                                                      NET DELAY         0.738         7.120  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.398  2       
n280                                                      NET DELAY         0.738         8.136  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.414  2       
n652                                                      NET DELAY         0.738         9.152  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.430  2       
n282                                                      NET DELAY         0.738        10.168  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.446  2       
n655                                                      NET DELAY         0.738        11.184  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.462  2       
n284                                                      NET DELAY         0.738        12.200  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.478  2       
n658                                                      NET DELAY         0.738        13.216  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.494  2       
n286                                                      NET DELAY         0.738        14.232  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.510  2       
n661                                                      NET DELAY         0.738        15.248  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.526  2       
n288                                                      NET DELAY         0.738        16.264  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.542  2       
n664                                                      NET DELAY         0.738        17.280  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.558  2       
n290                                                      NET DELAY         0.738        18.296  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.574  2       
n667                                                      NET DELAY         0.738        19.312  1       
forty_eight_mhz_counter_46_47_add_4_17/CI1->forty_eight_mhz_counter_46_47_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.590  2       
n292                                                      NET DELAY         0.738        20.328  1       
forty_eight_mhz_counter_46_47_add_4_19/CI0->forty_eight_mhz_counter_46_47_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.606  2       
n670                                                      NET DELAY         0.738        21.344  1       
forty_eight_mhz_counter_46_47_add_4_19/D1->forty_eight_mhz_counter_46_47_add_4_19/S1
                                          FA2             D1_TO_S1_DELAY    0.477        21.821  1       
n87                                                       NET DELAY         0.500        22.321  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i0/Q
Path End         : forty_eight_mhz_counter_46_47__i17/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 19
Delay Ratio      : 67.0% (route), 33.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.428 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#2)    20.833
+ Destination Clock Source Latency                   0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       1.099
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     21.733

  Source Clock Arrival Time (osc/CLKHF:R#1)    0.000
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      1.099
+ Data Path Delay                             20.206
-------------------------------------------   ------
End-of-path arrival time( ns )                21.305

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i0/CK->forty_eight_mhz_counter_46_47__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.490  1       
n20                                                       NET DELAY         0.500         2.990  1       
forty_eight_mhz_counter_46_47_add_4_1/C1->forty_eight_mhz_counter_46_47_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.334  2       
n276                                                      NET DELAY         0.738         4.072  1       
forty_eight_mhz_counter_46_47_add_4_3/CI0->forty_eight_mhz_counter_46_47_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.350  2       
n646                                                      NET DELAY         0.738         5.088  1       
forty_eight_mhz_counter_46_47_add_4_3/CI1->forty_eight_mhz_counter_46_47_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.366  2       
n278                                                      NET DELAY         0.738         6.104  1       
forty_eight_mhz_counter_46_47_add_4_5/CI0->forty_eight_mhz_counter_46_47_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.382  2       
n649                                                      NET DELAY         0.738         7.120  1       
forty_eight_mhz_counter_46_47_add_4_5/CI1->forty_eight_mhz_counter_46_47_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.398  2       
n280                                                      NET DELAY         0.738         8.136  1       
forty_eight_mhz_counter_46_47_add_4_7/CI0->forty_eight_mhz_counter_46_47_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.414  2       
n652                                                      NET DELAY         0.738         9.152  1       
forty_eight_mhz_counter_46_47_add_4_7/CI1->forty_eight_mhz_counter_46_47_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.430  2       
n282                                                      NET DELAY         0.738        10.168  1       
forty_eight_mhz_counter_46_47_add_4_9/CI0->forty_eight_mhz_counter_46_47_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.446  2       
n655                                                      NET DELAY         0.738        11.184  1       
forty_eight_mhz_counter_46_47_add_4_9/CI1->forty_eight_mhz_counter_46_47_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.462  2       
n284                                                      NET DELAY         0.738        12.200  1       
forty_eight_mhz_counter_46_47_add_4_11/CI0->forty_eight_mhz_counter_46_47_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.478  2       
n658                                                      NET DELAY         0.738        13.216  1       
forty_eight_mhz_counter_46_47_add_4_11/CI1->forty_eight_mhz_counter_46_47_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.494  2       
n286                                                      NET DELAY         0.738        14.232  1       
forty_eight_mhz_counter_46_47_add_4_13/CI0->forty_eight_mhz_counter_46_47_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.510  2       
n661                                                      NET DELAY         0.738        15.248  1       
forty_eight_mhz_counter_46_47_add_4_13/CI1->forty_eight_mhz_counter_46_47_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.526  2       
n288                                                      NET DELAY         0.738        16.264  1       
forty_eight_mhz_counter_46_47_add_4_15/CI0->forty_eight_mhz_counter_46_47_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.542  2       
n664                                                      NET DELAY         0.738        17.280  1       
forty_eight_mhz_counter_46_47_add_4_15/CI1->forty_eight_mhz_counter_46_47_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.558  2       
n290                                                      NET DELAY         0.738        18.296  1       
forty_eight_mhz_counter_46_47_add_4_17/CI0->forty_eight_mhz_counter_46_47_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.574  2       
n667                                                      NET DELAY         0.738        19.312  1       
forty_eight_mhz_counter_46_47_add_4_17/CI1->forty_eight_mhz_counter_46_47_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.590  2       
n292                                                      NET DELAY         0.738        20.328  1       
forty_eight_mhz_counter_46_47_add_4_19/D0->forty_eight_mhz_counter_46_47_add_4_19/S0
                                          FA2             D0_TO_S0_DELAY    0.477        20.805  1       
n88                                                       NET DELAY         0.500        21.305  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {osc/CLKHF} -period 20.8333 [get_pins {osc/CLKHF }] 
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i18/Q
Path End         : forty_eight_mhz_counter_46_47__i18/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       1.099
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      1.099

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     1.099
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.940

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i18/CK->forty_eight_mhz_counter_46_47__i18/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.490  1       
n2                                                        NET DELAY       0.500         2.990  1       
forty_eight_mhz_counter_46_47_add_4_19/C1->forty_eight_mhz_counter_46_47_add_4_19/S1
                                          FA2             C1_TO_S1_DELAY  0.450         3.440  1       
n87                                                       NET DELAY       0.500         3.940  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i17/Q
Path End         : forty_eight_mhz_counter_46_47__i17/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       1.099
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      1.099

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     1.099
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.940

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i17/CK->forty_eight_mhz_counter_46_47__i17/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.490  1       
n3                                                        NET DELAY       0.500         2.990  1       
forty_eight_mhz_counter_46_47_add_4_19/C0->forty_eight_mhz_counter_46_47_add_4_19/S0
                                          FA2             C0_TO_S0_DELAY  0.450         3.440  1       
n88                                                       NET DELAY       0.500         3.940  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : forty_eight_mhz_counter_46_47__i16/Q
Path End         : forty_eight_mhz_counter_46_47__i16/D
Source Clock     : osc/CLKHF
Destination Clock: osc/CLKHF
Logic Level      : 2
Delay Ratio      : 35.2% (route), 64.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.841 ns  (Passed)

  Destination Clock Arrival Time (osc/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                   0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       1.099
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      1.099

  Source Clock Arrival Time (osc/CLKHF:R#1)   0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     1.099
+ Data Path Delay                             2.841
-------------------------------------------   -----
End-of-path arrival time( ns )                3.940

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
forty_eight_mhz_counter_46_47__i16/CK->forty_eight_mhz_counter_46_47__i16/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         2.490  1       
n4                                                        NET DELAY       0.500         2.990  1       
forty_eight_mhz_counter_46_47_add_4_17/C1->forty_eight_mhz_counter_46_47_add_4_17/S1
                                          FA2             C1_TO_S1_DELAY  0.450         3.440  1       
n89                                                       NET DELAY       0.500         3.940  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
osc/CLKHF                                 HSOSC_CORE      CLOCK LATENCY  0.000         0.000  20      
forty_eight_mhz_clock                                     NET DELAY      1.099         1.099  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

