{"vcs1":{"timestamp_begin":1748144518.254365988, "rt":0.81, "ut":0.23, "st":0.15}}
{"vcselab":{"timestamp_begin":1748144519.140592076, "rt":0.48, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1748144519.679585212, "rt":0.28, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748144517.704013272}
{"VCS_COMP_START_TIME": 1748144517.704013272}
{"VCS_COMP_END_TIME": 1748144520.516113325}
{"VCS_USER_OPTIONS": "-Mupdate tb_3.sv -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwpcghvt_200a/tcbn65lphpbwpcghvt.v -v /mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME/digital/Front_End/verilog/tcbn65lphpbwp_140a/tcbn65lphpbwp.v -o prueba3 -full64 -sverilog -kdb -lca -debug_acc+all -debug_region+cell+encrypt -l log_test +lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert"}
