
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max -0.02

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max -0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.00

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
     2    2.61    0.01    0.08    0.08 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
                                         ctrl.state.out[1] (net)
                  0.01    0.00    0.08 v _522_/A2 (NAND2_X1)
     1    1.70    0.01    0.02    0.10 ^ _522_/ZN (NAND2_X1)
                                         _069_ (net)
                  0.01    0.00    0.10 ^ _524_/A (OAI21_X1)
     1    1.34    0.01    0.01    0.11 v _524_/ZN (OAI21_X1)
                                         _001_ (net)
                  0.01    0.00    0.11 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CK (DFF_X1)
     2    5.00    0.01    0.09    0.09 ^ dpath.b_reg.out[6]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in1[6] (net)
                  0.01    0.00    0.09 ^ _502_/A (INV_X2)
     4    6.58    0.01    0.01    0.10 v _502_/ZN (INV_X2)
                                         _052_ (net)
                  0.01    0.00    0.10 v _549_/A1 (NAND2_X1)
     3    5.05    0.02    0.02    0.13 ^ _549_/ZN (NAND2_X1)
                                         _094_ (net)
                  0.02    0.00    0.13 ^ _552_/A1 (NAND2_X1)
     3    5.58    0.01    0.02    0.15 v _552_/ZN (NAND2_X1)
                                         _097_ (net)
                  0.01    0.00    0.15 v _553_/A2 (NOR2_X1)
     4    6.20    0.04    0.05    0.20 ^ _553_/ZN (NOR2_X1)
                                         _098_ (net)
                  0.04    0.00    0.20 ^ _563_/A1 (AND2_X1)
     2    3.45    0.01    0.04    0.25 ^ _563_/ZN (AND2_X1)
                                         _108_ (net)
                  0.01    0.00    0.25 ^ _564_/A2 (NAND2_X1)
     2    4.62    0.01    0.02    0.27 v _564_/ZN (NAND2_X1)
                                         _109_ (net)
                  0.01    0.00    0.27 v _573_/A1 (NAND2_X2)
     2    7.67    0.01    0.02    0.29 ^ _573_/ZN (NAND2_X2)
                                         _118_ (net)
                  0.01    0.00    0.29 ^ _616_/A1 (NAND2_X4)
     4   20.70    0.01    0.02    0.31 v _616_/ZN (NAND2_X4)
                                         _161_ (net)
                  0.01    0.00    0.31 v _648_/A1 (NAND3_X2)
     2   12.33    0.02    0.03    0.34 ^ _648_/ZN (NAND3_X2)
                                         _192_ (net)
                  0.02    0.00    0.34 ^ _888_/A1 (NAND2_X4)
     5   12.36    0.01    0.02    0.36 v _888_/ZN (NAND2_X4)
                                         _402_ (net)
                  0.01    0.00    0.36 v _907_/A (BUF_X4)
    10   19.27    0.01    0.03    0.39 v _907_/Z (BUF_X4)
                                         _417_ (net)
                  0.01    0.00    0.39 v _936_/A1 (NAND2_X1)
     1    1.90    0.01    0.01    0.41 ^ _936_/ZN (NAND2_X1)
                                         _439_ (net)
                  0.01    0.00    0.41 ^ _937_/A (OAI21_X1)
     1    1.15    0.01    0.02    0.42 v _937_/ZN (OAI21_X1)
                                         _031_ (net)
                  0.01    0.00    0.42 v dpath.b_reg.out[5]$_DFFE_PP_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ dpath.b_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CK (DFF_X1)
     2    5.00    0.01    0.09    0.09 ^ dpath.b_reg.out[6]$_DFFE_PP_/Q (DFF_X1)
                                         dpath.a_lt_b$in1[6] (net)
                  0.01    0.00    0.09 ^ _502_/A (INV_X2)
     4    6.58    0.01    0.01    0.10 v _502_/ZN (INV_X2)
                                         _052_ (net)
                  0.01    0.00    0.10 v _549_/A1 (NAND2_X1)
     3    5.05    0.02    0.02    0.13 ^ _549_/ZN (NAND2_X1)
                                         _094_ (net)
                  0.02    0.00    0.13 ^ _552_/A1 (NAND2_X1)
     3    5.58    0.01    0.02    0.15 v _552_/ZN (NAND2_X1)
                                         _097_ (net)
                  0.01    0.00    0.15 v _553_/A2 (NOR2_X1)
     4    6.20    0.04    0.05    0.20 ^ _553_/ZN (NOR2_X1)
                                         _098_ (net)
                  0.04    0.00    0.20 ^ _563_/A1 (AND2_X1)
     2    3.45    0.01    0.04    0.25 ^ _563_/ZN (AND2_X1)
                                         _108_ (net)
                  0.01    0.00    0.25 ^ _564_/A2 (NAND2_X1)
     2    4.62    0.01    0.02    0.27 v _564_/ZN (NAND2_X1)
                                         _109_ (net)
                  0.01    0.00    0.27 v _573_/A1 (NAND2_X2)
     2    7.67    0.01    0.02    0.29 ^ _573_/ZN (NAND2_X2)
                                         _118_ (net)
                  0.01    0.00    0.29 ^ _616_/A1 (NAND2_X4)
     4   20.70    0.01    0.02    0.31 v _616_/ZN (NAND2_X4)
                                         _161_ (net)
                  0.01    0.00    0.31 v _648_/A1 (NAND3_X2)
     2   12.33    0.02    0.03    0.34 ^ _648_/ZN (NAND3_X2)
                                         _192_ (net)
                  0.02    0.00    0.34 ^ _888_/A1 (NAND2_X4)
     5   12.36    0.01    0.02    0.36 v _888_/ZN (NAND2_X4)
                                         _402_ (net)
                  0.01    0.00    0.36 v _907_/A (BUF_X4)
    10   19.27    0.01    0.03    0.39 v _907_/Z (BUF_X4)
                                         _417_ (net)
                  0.01    0.00    0.39 v _936_/A1 (NAND2_X1)
     1    1.90    0.01    0.01    0.41 ^ _936_/ZN (NAND2_X1)
                                         _439_ (net)
                  0.01    0.00    0.41 ^ _937_/A (OAI21_X1)
     1    1.15    0.01    0.02    0.42 v _937_/ZN (OAI21_X1)
                                         _031_ (net)
                  0.01    0.00    0.42 v dpath.b_reg.out[5]$_DFFE_PP_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ dpath.b_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.13229691982269287

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6664

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
6.135457515716553

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5859

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 14

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[6]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.b_reg.out[5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[6]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.09 ^ dpath.b_reg.out[6]$_DFFE_PP_/Q (DFF_X1)
   0.01    0.10 v _502_/ZN (INV_X2)
   0.02    0.13 ^ _549_/ZN (NAND2_X1)
   0.02    0.15 v _552_/ZN (NAND2_X1)
   0.05    0.20 ^ _553_/ZN (NOR2_X1)
   0.04    0.25 ^ _563_/ZN (AND2_X1)
   0.02    0.27 v _564_/ZN (NAND2_X1)
   0.02    0.29 ^ _573_/ZN (NAND2_X2)
   0.02    0.31 v _616_/ZN (NAND2_X4)
   0.03    0.34 ^ _648_/ZN (NAND3_X2)
   0.02    0.36 v _888_/ZN (NAND2_X4)
   0.03    0.39 v _907_/Z (BUF_X4)
   0.02    0.41 ^ _936_/ZN (NAND2_X1)
   0.02    0.42 v _937_/ZN (OAI21_X1)
   0.00    0.42 v dpath.b_reg.out[5]$_DFFE_PP_/D (DFF_X1)
           0.42   data arrival time

   0.46    0.46   clock core_clock (rise edge)
   0.00    0.46   clock network delay (ideal)
   0.00    0.46   clock reconvergence pessimism
           0.46 ^ dpath.b_reg.out[5]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.42   library setup time
           0.42   data required time
---------------------------------------------------------
           0.42   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.00   slack (VIOLATED)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ctrl.state.out[1]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ctrl.state.out[1]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.08    0.08 v ctrl.state.out[1]$_DFF_P_/Q (DFF_X1)
   0.02    0.10 ^ _522_/ZN (NAND2_X1)
   0.01    0.11 v _524_/ZN (OAI21_X1)
   0.00    0.11 v ctrl.state.out[1]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ ctrl.state.out[1]$_DFF_P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4221

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.0024

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-0.568586

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.78e-04   6.54e-05   2.77e-06   5.46e-04  28.0%
Combinational          6.55e-04   7.39e-04   1.26e-05   1.41e-03  72.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.13e-03   8.04e-04   1.54e-05   1.95e-03 100.0%
                          58.0%      41.2%       0.8%
