Altera SOPC Builder Version 9.12 Build 350
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2012.11.25 18:49:38 (*) mk_custom_sdk starting
# 2012.11.25 18:49:38 (*) Reading project D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.ptf.

# 2012.11.25 18:49:39 (*) Finding all CPUs

# 2012.11.25 18:49:39 (*) Finding all available components

# 2012.11.25 18:49:39 (*) Reading D:/Docs/documents/docs/GitHub/systems-project-verilog/.sopc_builder/install.ptf

# 2012.11.25 18:49:39 (*) Found 65 components

# 2012.11.25 18:49:41 (*) Finding all peripherals

# 2012.11.25 18:49:42 (*) Finding software components

# 2012.11.25 18:49:43 (*) (Legacy SDK Generation Skipped)
# 2012.11.25 18:49:43 (*) (All TCL Script Generation Skipped)
# 2012.11.25 18:49:43 (*) (No Libraries Built)
# 2012.11.25 18:49:43 (*) (Contents Generation Skipped)
# 2012.11.25 18:49:43 (*) mk_custom_sdk finishing

# 2012.11.25 18:49:43 (*) Starting generation for system: AUDIO_SOPC.

.
.
.
.
.
.
.

# 2012.11.25 18:49:48 (*) Running Generator Program for cpu_0

# 2012.11.25 18:49:51 (*) Starting Nios II generation
# 2012.11.25 18:49:51 (*)   Checking for plaintext license.
# 2012.11.25 18:49:52 (*)   Couldn't query license setup in Quartus directory d:/altera/91sp2/quartus
# 2012.11.25 18:49:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2012.11.25 18:49:52 (*)   LM_LICENSE_FILE environment variable is empty

# 2012.11.25 18:49:52 (*)   Plaintext license not found.
# 2012.11.25 18:49:52 (*)   No license required to generate encrypted Nios II/e.
# 2012.11.25 18:49:52 (*)   Getting CPU configuration settings
# 2012.11.25 18:49:53 (*)   Elaborating CPU configuration settings
# 2012.11.25 18:49:53 (*)   Creating all objects for CPU
# 2012.11.25 18:49:59 (*)   Generating HDL from CPU objects
# 2012.11.25 18:49:59 (*)   Creating plain-text HDL
# 2012.11.25 18:50:06 (*) Done Nios II generation

# 2012.11.25 18:50:07 (*) Running Generator Program for jtag_uart_0

# 2012.11.25 18:50:10 (*) Running Generator Program for sysid

# 2012.11.25 18:50:13 (*) Running Generator Program for sdram_0

# 2012.11.25 18:50:17 (*) Running Generator Program for sounds_ids

# 2012.11.25 18:50:20 (*) Running Generator Program for start_sound

# 2012.11.25 18:50:22 (*) Running Generator Program for AUDIO_SOPC_clock_0

.


# 2012.11.25 18:50:26 (*) Running Test Generator Program for sdram_0

# 2012.11.25 18:50:28 (*) Making arbitration and system (top) modules.

# 2012.11.25 18:50:50 (*) Generating Quartus symbol for top level: AUDIO_SOPC

# 2012.11.25 18:50:50 (*) Generating Symbol D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.bsf

# 2012.11.25 18:50:50 (*) Creating command-line system-generation script: D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_generation_script

# 2012.11.25 18:50:51 (*) Running setup for HDL simulator: modelsim


2
0

# 2012.11.25 18:50:52 (*) Completed generation for system: AUDIO_SOPC.
# 2012.11.25 18:50:52 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.ptf 
  System HDL Model : D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v 
  System Generation Script : D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC_generation_script 

# 2012.11.25 18:50:52 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
