# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../counter.srcs/sim_1/new/16_bit.vhd" \
"../../../../counter.srcs/sim_1/new/tb_bit_16.vhd" \

# Do not sort compile order
nosort
