# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:58 on May 02,2018
# vlog -reportprogress 300 ./MT1_1a.sv 
# -- Compiling module MT1_1a
# -- Compiling module MT1_1aTestBench
# 
# Top level modules:
# 	MT1_1aTestBench
# End time: 11:10:58 on May 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work MT1_1aTestBench 
# Start time: 11:10:58 on May 02,2018
# Loading sv_std.std
# Loading work.MT1_1aTestBench
# Loading work.MT1_1a
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 11:11:57 on May 02,2018, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
