// Seed: 649819063
module module_1 (
    output uwire module_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    input uwire id_4,
    output wand id_5,
    output tri0 id_6,
    output wor id_7,
    output tri0 id_8,
    output wand id_9,
    input wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri0 id_15,
    output tri1 id_16,
    input tri0 id_17,
    output wand id_18,
    input uwire id_19,
    output supply1 id_20,
    input supply0 id_21,
    output wand id_22,
    output wire id_23,
    input supply0 id_24,
    input tri1 id_25,
    input uwire id_26,
    input tri0 id_27,
    input wor id_28,
    input tri0 id_29,
    input uwire id_30,
    output tri0 id_31,
    input wand id_32
);
  assign id_22 = 1;
  wire id_34;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1,
    input  tri1 id_2,
    input  tri  id_3
);
  wire id_5;
  module_0(
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1
  );
endmodule
