Warnings in file C:\Users\23945\Documents\AlchitryProjects\16bit_ALU\source\au_top.luc:
    Line 93, Column 26 : The signal "beta.mem_data_address[15:0]" is wider than "memory_unit.raddr" and the most significant bits will be dropped
    Line 11, Column 4 : "io_dip" was never used
    Line 81, Column 17 : The signal "memory_unit.data_memory_output" is wider than "led[2:0]" and the most significant bits will be dropped
    Line 89, Column 23 : The signal "beta.ia[15:0]" is wider than "memory_unit.ia" and the most significant bits will be dropped
    Line 92, Column 26 : The signal "beta.mem_data_address[15:0]" is wider than "memory_unit.waddr" and the most significant bits will be dropped
Warnings in file C:\Users\23945\Documents\AlchitryProjects\16bit_ALU\source\memoryunit.luc:
    Line 17, Column 4 : "instruction_towrite" was never used
    Line 16, Column 4 : "instruction_write_enable" was never used
Starting Vivado...

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\23945\Documents\AlchitryProjects\16bit_ALU\work\project.tcl}
# set projDir "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado"
# set projName "16bit_ALU"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/au_top_0.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/cpu_1.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/counter_2.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/edge_detector_3.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/memoryunit_4.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/reset_conditioner_5.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/control_unit_6.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/alu_7.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/regfile_8.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/simple_dual_ram_9.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/boolean_unit_10.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/compare_unit_11.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/shifter_12.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/sixteen_bit_adder_13.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/shift_left_14.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/shift_right_15.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/shift_right_arithmetic_16.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/sixteen_bit_adder_ripple_carry_17.v" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/verilog/full_adder_18.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc" "C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 8

[Mon Nov  9 21:49:30 2020] Launched synth_1...
Run output will be captured here: C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/synth_1/runme.log
# wait_on_run synth_1
[Mon Nov  9 21:49:30 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'cpu_1' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_unit_6' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/control_unit_6.v:7]
	Parameter CU_ROM bound to: 1152'b011100000000000100000000110001101100000000110000101100000000110000001100011100000000000100000000101011001100000000101111001100000000101100001100011100000000000100000000111011101100000000111010101100000000111001101100011100000000000100011100000000000100000000100000101100000000100000001100011100000000000100000000010001101100000000010000101100000000010000001100011100000000000100000000001011001100000000001111001100000000001100001100011100000000000100000000011011101100000000011010101100000000011001101100011100000000000100011100000000000100000000000000101100000000000000001100000010001101010110000010001101000100000010001101000100011100000000000100010010001101000100011100000000000100000001100000000001000000100000010110011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100011100000000000100 
INFO: [Synth 8-6155] done synthesizing module 'control_unit_6' (1#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/control_unit_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_7' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_unit_10' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/boolean_unit_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_unit_10' (2#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/boolean_unit_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_unit_11' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/compare_unit_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_unit_11' (3#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/compare_unit_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_12' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shifter_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_left_14' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_left_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_left_14' (4#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_left_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_right_15' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_15' (5#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shift_right_arithmetic_16' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_arithmetic_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shift_right_arithmetic_16' (6#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shift_right_arithmetic_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_12' (7#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/shifter_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_13' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_ripple_carry_17' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_ripple_carry_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_18' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_18' (8#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_ripple_carry_17' (9#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_ripple_carry_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_13.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_13' (10#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_13.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/alu_7.v:86]
INFO: [Synth 8-6155] done synthesizing module 'alu_7' (11#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/alu_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_8' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'regfile_8' (12#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/regfile_8.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:126]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:138]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:155]
INFO: [Synth 8-226] default block is never used [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:167]
INFO: [Synth 8-6155] done synthesizing module 'cpu_1' (13#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/cpu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_2' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/counter_2.v:14]
	Parameter SIZE bound to: 5'b11011 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_2' (14#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/counter_2.v:14]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (15#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'memoryunit_4' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/memoryunit_4.v:11]
	Parameter DEPTH bound to: 5'b10000 
	Parameter SAMPLE_CODE bound to: 160'b0111100000100011111111111111101101100000011111110000000000100000011001000011111100000000001000001001000001000001000010000000000011000000001111110000000000000111 
INFO: [Synth 8-6157] synthesizing module 'simple_dual_ram_9' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/simple_dual_ram_9.v:48]
	Parameter SIZE bound to: 5'b10000 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'simple_dual_ram_9' (16#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/simple_dual_ram_9.v:48]
INFO: [Synth 8-6155] done synthesizing module 'memoryunit_4' (17#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/memoryunit_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_5' [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_5' (18#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1013.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit	(16 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 15    
	   6 Input   16 Bit        Muxes := 3     
	  33 Input   16 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP beta/alu_system/addUnit/s1, operation Mode is: A*B.
DSP Report: operator beta/alu_system/addUnit/s1 is absorbed into DSP beta/alu_system/addUnit/s1.
DSP Report: Generating DSP beta/alu_system/addUnit/s0, operation Mode is: A*B.
DSP Report: operator beta/alu_system/addUnit/s0 is absorbed into DSP beta/alu_system/addUnit/s0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|memory_unit | data_memory/mem_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
+------------+---------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteen_bit_adder_13 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sixteen_bit_adder_13 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1013.395 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1120.914 ; gain = 107.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+---------------------+-----------+----------------------+-------------+
|Module Name | RTL Object          | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------+-----------+----------------------+-------------+
|memory_unit | data_memory/mem_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
+------------+---------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   101|
|3     |DSP48E1 |     2|
|4     |LUT1    |     5|
|5     |LUT2    |    72|
|6     |LUT3    |   290|
|7     |LUT4    |   114|
|8     |LUT5    |   113|
|9     |LUT6    |   411|
|10    |MUXF7   |    74|
|11    |MUXF8   |     6|
|12    |RAM32M  |     3|
|13    |FDRE    |   124|
|14    |FDSE    |     4|
|15    |IBUF    |     3|
|16    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1120.938 ; gain = 107.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1120.938 ; gain = 107.543
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1120.938 ; gain = 107.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1120.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 1120.938 ; gain = 107.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 21:50:39 2020...
[Mon Nov  9 21:50:40 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:10 . Memory (MB): peak = 1013.535 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Nov  9 21:50:41 2020] Launched impl_1...
Run output will be captured here: C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/runme.log
# wait_on_run impl_1
[Mon Nov  9 21:50:41 2020] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1013.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.086 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1013.086 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21735bb27

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1172.961 ; gain = 159.875

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1759f4ec3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 130e6ca03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 151a50016

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 151a50016

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 151a50016

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 151a50016

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1375.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ce13e10b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 1375.977 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ce13e10b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1375.977 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ce13e10b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.977 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.977 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ce13e10b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1375.977 ; gain = 362.891
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1375.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1391.902 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16d9322d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1391.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1391.902 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135684889

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 138a9e146

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 138a9e146

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1394.996 ; gain = 3.094
Phase 1 Placer Initialization | Checksum: 138a9e146

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c323af24

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 46 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 9, two critical 37, total 46, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 49 nets or cells. Created 46 new cells, deleted 3 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1394.996 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           46  |              3  |                    49  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           46  |              3  |                    49  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b70e64a8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094
Phase 2.2 Global Placement Core | Checksum: 16bc7a358

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094
Phase 2 Global Placement | Checksum: 16bc7a358

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bca2f58d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 137a2f8b9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e4b4868a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f8f34592

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17d371fdb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 19d996f56

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10a015e3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 106b4d269

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18d58ee8f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1394.996 ; gain = 3.094
Phase 3 Detail Placement | Checksum: 18d58ee8f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1394.996 ; gain = 3.094

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 226d29fb9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-39.149 | TNS=-6715.444 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ded2792b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1986468a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1409.113 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 226d29fb9

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1409.113 ; gain = 17.211
INFO: [Place 30-746] Post Placement Timing Summary WNS=-38.051. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17dfb4dee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211
Phase 4.1 Post Commit Optimization | Checksum: 17dfb4dee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17dfb4dee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17dfb4dee

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.113 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e3604cfe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e3604cfe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211
Ending Placer Task | Checksum: 10a0d5ce8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 1409.113 ; gain = 17.211
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1409.113 ; gain = 22.227
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1409.113 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.113 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-38.051 | TNS=-6684.886 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fde790c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-38.051 | TNS=-6684.886 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1fde790c3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1409.113 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-38.051 | TNS=-6684.886 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[0].  Re-placed instance beta/regfile_system/M_registers_q_reg[32]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-38.045 | TNS=-6684.747 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/M_registers_q_reg[19]_0[0].  Re-placed instance beta/regfile_system/M_registers_q_reg[16]
INFO: [Physopt 32-735] Processed net beta/regfile_system/M_registers_q_reg[19]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-38.038 | TNS=-6684.716 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[0].  Re-placed instance beta/regfile_system/M_registers_q_reg[48]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-38.021 | TNS=-6684.699 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data3[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[48]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta/io_led_OBUF[2]. Replicated 7 times.
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.998 | TNS=-6721.202 |
INFO: [Physopt 32-81] Processed net beta/io_led_OBUF[2]_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.983 | TNS=-6731.992 |
INFO: [Physopt 32-81] Processed net beta/io_led_OBUF[4]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.978 | TNS=-6755.857 |
INFO: [Physopt 32-81] Processed net beta/io_led_OBUF[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.975 | TNS=-6772.831 |
INFO: [Physopt 32-81] Processed net beta/io_led_OBUF[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.973 | TNS=-6789.510 |
INFO: [Physopt 32-81] Processed net beta/io_led_OBUF[3]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net beta/io_led_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.965 | TNS=-6788.605 |
INFO: [Physopt 32-572] Net beta/io_led_OBUF[2]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/io_led_OBUF[2]_repN_7.  Did not re-place instance beta/M_pc_q_reg[2]_replica_7
INFO: [Physopt 32-572] Net beta/io_led_OBUF[2]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/io_led_OBUF[2]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0].  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[0]_0. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[480]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.887 | TNS=-6788.349 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_5
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.698 | TNS=-6786.673 |
INFO: [Physopt 32-662] Processed net memory_unit/data_memory/read_data[0].  Did not re-place instance memory_unit/data_memory/read_data_reg[0]
INFO: [Physopt 32-702] Processed net memory_unit/data_memory/read_data[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net beta/control_system/io_led_OBUF[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.641 | TNS=-6776.312 |
INFO: [Physopt 32-81] Processed net beta/control_system/io_led_OBUF[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.617 | TNS=-6761.313 |
INFO: [Physopt 32-81] Processed net beta/control_system/io_led_OBUF[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.497 | TNS=-6753.973 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[5].  Re-placed instance beta/regfile_system/M_registers_q_reg[37]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.474 | TNS=-6753.930 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_5
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[0]_0. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[480]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.454 | TNS=-6753.790 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data2[5].  Did not re-place instance beta/regfile_system/M_registers_q_reg[37]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[485]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[485]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[485]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.432 | TNS=-6753.438 |
INFO: [Physopt 32-81] Processed net beta/control_system/io_led_OBUF[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.418 | TNS=-6749.803 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[0]_repN.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.378 | TNS=-6749.215 |
INFO: [Physopt 32-601] Processed net beta/control_system/io_led_OBUF[5]_repN. Net driver beta/control_system/io_led_OBUF[13]_inst_i_1_replica was replaced.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[5]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.284 | TNS=-6739.909 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[3].  Re-placed instance beta/regfile_system/M_registers_q_reg[35]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.271 | TNS=-6739.207 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[0]_repN.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.235 | TNS=-6738.695 |
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[2]_repN.  Re-placed instance beta/control_system/io_led_OBUF[10]_inst_i_1_replica
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.224 | TNS=-6736.798 |
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[2]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[2]_repN.  Did not re-place instance beta/control_system/io_led_OBUF[10]_inst_i_1_replica
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[10]_inst_i_4
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[2]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[10]_inst_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.213 | TNS=-6730.983 |
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[3]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[3]_repN.  Did not re-place instance beta/control_system/io_led_OBUF[11]_inst_i_1_replica
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[3]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[11]_inst_i_5_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[11]_inst_i_5
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[3]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[11]_inst_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[11]_inst_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.208 | TNS=-6723.590 |
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[485]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[485]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[485]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.189 | TNS=-6721.810 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[36]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.160 | TNS=-6721.139 |
INFO: [Physopt 32-601] Processed net beta/control_system/io_led_OBUF[4]_repN. Net driver beta/control_system/io_led_OBUF[12]_inst_i_1_replica was replaced.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.143 | TNS=-6715.871 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0]_repN.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_7_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_7
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[0]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_1_comp_2.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.134 | TNS=-6715.555 |
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[4]_repN.  Did not re-place instance beta/control_system/io_led_OBUF[12]_inst_i_1_replica
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[12]_inst_i_4_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[12]_inst_i_4
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[4]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[12]_inst_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[12]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.114 | TNS=-6707.398 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data30[3].  Did not re-place instance beta/regfile_system/M_registers_q_reg[483]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data30[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[483]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[483]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[483]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.108 | TNS=-6706.374 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[8].  Re-placed instance beta/regfile_system/M_registers_q_reg[40]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.073 | TNS=-6705.591 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[491]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.064 | TNS=-6705.262 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_5_comp
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.058 | TNS=-6705.238 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[0]_repN_1.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_1_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_2_n_0.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-37.041 | TNS=-6705.170 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_5_comp
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.999 | TNS=-6704.846 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[11]_inst_i_10_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[11]_inst_i_10
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[3]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[11]_inst_i_1_replica_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[11]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.983 | TNS=-6689.830 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[10]_inst_i_8_n_0.  Re-placed instance beta/control_system/io_led_OBUF[10]_inst_i_8
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[10]_inst_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.966 | TNS=-6689.391 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[10]_inst_i_8_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[10]_inst_i_8
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[2]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[10]_inst_i_1_replica_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[10]_inst_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.965 | TNS=-6674.923 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[6].  Re-placed instance beta/regfile_system/M_registers_q_reg[54]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.960 | TNS=-6674.816 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_5_comp
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[492]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[492]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[492]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.951 | TNS=-6675.296 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_6_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_6
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[8]_inst_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_11_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_11
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_6_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_6_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.942 | TNS=-6672.340 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_4_n_0.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_4
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.921 | TNS=-6670.892 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[43]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.899 | TNS=-6670.684 |
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[5]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[5]_repN.  Did not re-place instance beta/control_system/io_led_OBUF[13]_inst_i_1_replica
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[5]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[13]_inst_i_4
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[5]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[13]_inst_i_1_replica_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.869 | TNS=-6664.156 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[4].  Re-placed instance beta/regfile_system/M_registers_q_reg[484]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.858 | TNS=-6663.646 |
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[483]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[483]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[483]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.858 | TNS=-6663.570 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[6].  Re-placed instance beta/regfile_system/M_registers_q_reg[54]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.841 | TNS=-6663.427 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[41]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.839 | TNS=-6662.969 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[483]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[483]_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/read_data_reg[3]. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[483]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[483]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.836 | TNS=-6662.581 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[12]_inst_i_10_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[12]_inst_i_10
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[4]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[12]_inst_i_1_replica_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[12]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.834 | TNS=-6648.739 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[27]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.795 | TNS=-6648.527 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[492]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.794 | TNS=-6648.134 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[57]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.786 | TNS=-6647.881 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[59]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.773 | TNS=-6647.412 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_18
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_29
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_18_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.768 | TNS=-6647.368 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[485]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[485]_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/read_data_reg[5]. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[485]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[485]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.762 | TNS=-6646.684 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_2_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[0]_repN_1. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.754 | TNS=-6646.652 |
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[489]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[489]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[489]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.744 | TNS=-6646.876 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[11].  Re-placed instance beta/regfile_system/M_registers_q_reg[491]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.742 | TNS=-6646.871 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[11]_inst_i_5_n_0.  Re-placed instance beta/control_system/io_led_OBUF[11]_inst_i_5
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[11]_inst_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.739 | TNS=-6645.727 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data30[11].  Did not re-place instance beta/regfile_system/M_registers_q_reg[491]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data30[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[491]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[491]_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/M_regfile_system_write_data[6]. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[491]_i_1_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[491]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.729 | TNS=-6644.695 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[13]_inst_i_11_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[13]_inst_i_11
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[5]_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[13]_inst_i_1_replica_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[13]_inst_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.723 | TNS=-6629.368 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[12]_inst_i_4_n_0.  Re-placed instance beta/control_system/io_led_OBUF[12]_inst_i_4
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[12]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.718 | TNS=-6629.900 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0.  Re-placed instance beta/control_system/io_led_OBUF[10]_inst_i_4
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.717 | TNS=-6629.860 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_29_comp
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.715 | TNS=-6629.852 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_4_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_4
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_5_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.715 | TNS=-6629.796 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[6].  Re-placed instance beta/regfile_system/M_registers_q_reg[54]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.713 | TNS=-6629.740 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[12].  Re-placed instance beta/regfile_system/M_registers_q_reg[44]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.697 | TNS=-6629.601 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[492]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[492]_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_5_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[492]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.673 | TNS=-6629.333 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[489]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.659 | TNS=-6629.257 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[6].  Re-placed instance beta/regfile_system/M_registers_q_reg[54]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.628 | TNS=-6629.104 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[57]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.626 | TNS=-6628.970 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_15_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_15
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_5_comp_2.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.620 | TNS=-6628.970 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data2[14].  Re-placed instance beta/regfile_system/M_registers_q_reg[46]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data2[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.619 | TNS=-6628.435 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_29_comp
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.619 | TNS=-6628.419 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[49]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.617 | TNS=-6628.366 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[1].  Re-placed instance beta/regfile_system/M_registers_q_reg[481]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.615 | TNS=-6628.319 |
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[489]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[489]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[489]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.615 | TNS=-6628.539 |
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[488]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[488]_i_2
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[488]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.614 | TNS=-6628.571 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_29_comp
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/alu_system/addUnit/s0_1.  Did not re-place instance beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_39
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_29_comp_1.
INFO: [Physopt 32-735] Processed net beta/alu_system/addUnit/s0_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.608 | TNS=-6628.527 |
INFO: [Physopt 32-662] Processed net beta/regfile_system/data30[14].  Did not re-place instance beta/regfile_system/M_registers_q_reg[494]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data30[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_4_n_0.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_4
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.603 | TNS=-6627.919 |
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[13]_inst_i_4
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[13]_inst_i_11_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[13]_inst_i_11
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[13]_inst_i_4_comp_1.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[13]_inst_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.601 | TNS=-6627.823 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[489]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[489]_i_2
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[8]_inst_i_5_n_0_repN. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[8]_inst_i_5_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_registers_q[489]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.599 | TNS=-6627.819 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data3[8].  Re-placed instance beta/regfile_system/M_registers_q_reg[56]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data3[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.596 | TNS=-6627.552 |
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[8]_inst_i_17_n_0.  Re-placed instance beta/control_system/io_led_OBUF[8]_inst_i_17
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[8]_inst_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.595 | TNS=-6627.232 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data30[8].  Re-placed instance beta/regfile_system/M_registers_q_reg[488]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data30[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.591 | TNS=-6626.978 |
INFO: [Physopt 32-663] Processed net beta/regfile_system/data1[9].  Re-placed instance beta/regfile_system/M_registers_q_reg[25]
INFO: [Physopt 32-735] Processed net beta/regfile_system/data1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.581 | TNS=-6626.910 |
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/M_pc_q_reg[3]_2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/s1_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.471 | TNS=-6607.720 |
INFO: [Physopt 32-702] Processed net beta/control_system/s1_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[0]_0.  Did not re-place instance beta/control_system/M_registers_q[480]_i_1_comp_1
INFO: [Physopt 32-572] Net beta/control_system/M_pc_q_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/s2__972_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.310 | TNS=-6578.901 |
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/s2__972_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.215 | TNS=-6561.896 |
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/s2__972_carry_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.122 | TNS=-6545.248 |
INFO: [Physopt 32-735] Processed net beta/control_system/s1_i_145_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.073 | TNS=-6536.477 |
INFO: [Physopt 32-735] Processed net beta/control_system/s2__972_carry__0_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.056 | TNS=-6533.435 |
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_258_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_283_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[3]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_alu_system_b[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_alu_system_b[0].  Did not re-place instance beta/control_system/s1_i_16
INFO: [Physopt 32-710] Processed net beta/control_system/M_pc_q_reg[3]_6[0]. Critical path length was reduced through logic transformation on cell beta/control_system/s2_carry_i_8_comp.
INFO: [Physopt 32-735] Processed net beta/control_system/M_alu_system_b[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.939 | TNS=-6512.492 |
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_13[0].  Did not re-place instance beta/control_system/s2_carry__0_i_4
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[3]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.932 | TNS=-6511.239 |
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_regfile_system_read_address_2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2[2].  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-35.925 | TNS=-6509.986 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_11[1].  Did not re-place instance beta/control_system/s2_carry_i_3
INFO: [Physopt 32-735] Processed net beta/control_system/M_pc_q_reg[3]_11[1]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net beta/control_system/io_led_OBUF[23]_inst_i_12_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_15[0].  Did not re-place instance beta/control_system/s2_carry__1_i_4
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[3]_15[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/M_beta_mem_data_output[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_regfile_system_read_address_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2[0].  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_2
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q_reg[495]_i_22_0.  Did not re-place instance beta/control_system/M_registers_q[495]_i_6
INFO: [Physopt 32-710] Processed net beta/control_system/M_regfile_system_read_address_2[0]. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[23]_inst_i_2_comp.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_11[2].  Did not re-place instance beta/control_system/s2_carry_i_2
INFO: [Physopt 32-572] Net beta/control_system/M_alu_system_a[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_alu_system_a[15].  Did not re-place instance beta/control_system/s0_i_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_alu_system_a[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/s0_i_17_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/s0_i_17_n_0.  Did not re-place instance beta/control_system/s0_i_17
INFO: [Physopt 32-702] Processed net beta/control_system/s0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/M_pc_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data3[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[48]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/io_led_OBUF[2]_repN_7.  Did not re-place instance beta/M_pc_q_reg[2]_replica_7
INFO: [Physopt 32-702] Processed net beta/io_led_OBUF[2]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_18_comp
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/io_led_OBUF[13]_inst_i_4_n_0.  Re-placed instance beta/control_system/io_led_OBUF[13]_inst_i_4_comp_1
INFO: [Physopt 32-662] Processed net beta/regfile_system/data2[12].  Did not re-place instance beta/regfile_system/M_registers_q_reg[44]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[492]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[492]_i_2
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[488]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[488]_i_2
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[488]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[488]_i_2
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q[488]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[488]_i_6_n_0.  Did not re-place instance beta/control_system/M_registers_q[488]_i_6
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q[488]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/M_pc_q_reg[3]_2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[0]_0.  Did not re-place instance beta/control_system/M_registers_q[480]_i_1_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_283_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_13[0].  Did not re-place instance beta/control_system/s2_carry__0_i_4
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[3]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2[2].  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/M_pc_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1fde790c3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:38 . Memory (MB): peak = 1409.113 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-662] Processed net beta/regfile_system/data3[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[48]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/io_led_OBUF[2]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/io_led_OBUF[2]_repN_7.  Did not re-place instance beta/M_pc_q_reg[2]_replica_7
INFO: [Physopt 32-572] Net beta/io_led_OBUF[2]_repN_7 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/io_led_OBUF[2]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_18_comp
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[488]_i_2_n_0.  Did not re-place instance beta/control_system/M_registers_q[488]_i_2
INFO: [Physopt 32-572] Net beta/control_system/M_registers_q[488]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/M_registers_q[488]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_registers_q[488]_i_6_n_0.  Did not re-place instance beta/control_system/M_registers_q[488]_i_6
INFO: [Physopt 32-710] Processed net beta/control_system/M_registers_q[488]_i_2_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/M_registers_q[488]_i_2_comp.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data3[9].  Did not re-place instance beta/regfile_system/M_registers_q_reg[57]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data3[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net beta/control_system/M_registers_q[489]_i_2_n_0.  Re-placed instance beta/control_system/M_registers_q[489]_i_2
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[10]_inst_i_4
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[10]_inst_i_8_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[10]_inst_i_8
INFO: [Physopt 32-710] Processed net beta/control_system/io_led_OBUF[10]_inst_i_4_n_0. Critical path length was reduced through logic transformation on cell beta/control_system/io_led_OBUF[10]_inst_i_4_comp_1.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_29_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_45_n_0.  Did not re-place instance beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_45
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/M_pc_q_reg[3]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[0]_0.  Did not re-place instance beta/control_system/M_registers_q[480]_i_1_comp_1
INFO: [Physopt 32-572] Net beta/control_system/M_pc_q_reg[0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2__972_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_137_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_204_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_263_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_258_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_253_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_189_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_179_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_283_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_228_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_223_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_218_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/s2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_13[0].  Did not re-place instance beta/control_system/s2_carry__0_i_4
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[3]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/M_regfile_system_read_address_2[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2[2].  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-572] Net beta/control_system/io_led_OBUF[23]_inst_i_9_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/M_pc_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/regfile_system/data3[0].  Did not re-place instance beta/regfile_system/M_registers_q_reg[48]
INFO: [Physopt 32-702] Processed net beta/regfile_system/data3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/io_led_OBUF[2]_repN_7.  Did not re-place instance beta/M_pc_q_reg[2]_replica_7
INFO: [Physopt 32-702] Processed net beta/io_led_OBUF[2]_repN_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_18_comp
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0.  Did not re-place instance beta/control_system/io_led_OBUF[8]_inst_i_29_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[8]_inst_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_45_n_0.  Did not re-place instance beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_45
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/io_led_OBUF[8]_inst_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/M_pc_q_reg[3]_2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[0]_0.  Did not re-place instance beta/control_system/M_registers_q[480]_i_1_comp_1
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_1_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2__972_carry_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_298_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_292_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_283_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_280_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s1_i_274_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/s2_carry__2[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_pc_q_reg[3]_13[0].  Did not re-place instance beta/control_system/s2_carry__0_i_4
INFO: [Physopt 32-702] Processed net beta/control_system/M_pc_q_reg[3]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/regfile_system/io_led_OBUF[20]_inst_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/M_regfile_system_read_address_2[2].  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_6
INFO: [Physopt 32-702] Processed net beta/control_system/M_regfile_system_read_address_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0.  Did not re-place instance beta/control_system/io_led_OBUF[23]_inst_i_5
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_9_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/io_led_OBUF[23]_inst_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/control_system/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net memory_unit/M_pc_q_reg[2][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net beta/alu_system/addUnit/P[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1fde790c3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 1409.113 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-35.669 | TNS=-6463.729 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          2.382  |        221.156  |           26  |              0  |                   114  |           0  |           2  |  00:00:45  |
|  Total          |          2.382  |        221.156  |           26  |              0  |                   114  |           0  |           3  |  00:00:45  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.113 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24d7f26bd

Time (s): cpu = 00:00:53 ; elapsed = 00:00:46 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
846 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 1409.113 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1417.180 ; gain = 8.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 74a1e731 ConstDB: 0 ShapeSum: f6888d35 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0e04ff0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1512.102 ; gain = 82.918
Post Restoration Checksum: NetGraph: 88fd5e3 NumContArr: a8507a0d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b0e04ff0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1512.102 ; gain = 82.918

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b0e04ff0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1518.121 ; gain = 88.938

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b0e04ff0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1518.121 ; gain = 88.938
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 195954ff0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1525.086 ; gain = 95.902
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.429| TNS=-6222.615| WHS=-0.061 | THS=-0.255 |

Phase 2 Router Initialization | Checksum: 1914ef9cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1532.297 ; gain = 103.113

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1215
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1215
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c00693db

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1532.891 ; gain = 103.707
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                               memory_unit/data_memory/read_data_reg[10]/D|
|                    clk_0 |                    clk_0 |                                                               memory_unit/data_memory/read_data_reg[11]/D|
|                    clk_0 |                    clk_0 |                                                               memory_unit/data_memory/read_data_reg[14]/D|
|                    clk_0 |                    clk_0 |                                                                memory_unit/data_memory/read_data_reg[8]/D|
|                    clk_0 |                    clk_0 |                                                                memory_unit/data_memory/read_data_reg[4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.201| TNS=-7228.151| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d040e375

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1536.922 ; gain = 107.738

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.775| TNS=-7109.804| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1daa65112

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1536.973 ; gain = 107.789

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.522| TNS=-7103.469| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b8e1f8cc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1536.973 ; gain = 107.789

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.496| TNS=-7080.171| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: f9b59c20

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1536.973 ; gain = 107.789
Phase 4 Rip-up And Reroute | Checksum: f9b59c20

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1536.973 ; gain = 107.789

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1613504f5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1536.973 ; gain = 107.789
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.496| TNS=-7075.211| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17ba08e3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17ba08e3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719
Phase 5 Delay and Skew Optimization | Checksum: 17ba08e3e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16ba12c5b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-37.354| TNS=-6983.792| WHS=0.239  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ba12c5b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719
Phase 6 Post Hold Fix | Checksum: 16ba12c5b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.38181 %
  Global Horizontal Routing Utilization  = 0.708876 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 9f564278

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9f564278

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 67282798

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-37.354| TNS=-6983.792| WHS=0.239  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 67282798

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1548.902 ; gain = 119.719

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
867 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 1548.902 ; gain = 131.723
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1549.313 ; gain = 0.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
879 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/addUnit/s0 input beta/alu_system/addUnit/s0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/addUnit/s0 input beta/alu_system/addUnit/s0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/addUnit/s1 input beta/alu_system/addUnit/s1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP beta/alu_system/addUnit/s1 input beta/alu_system/addUnit/s1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP beta/alu_system/addUnit/s0 output beta/alu_system/addUnit/s0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP beta/alu_system/addUnit/s1 output beta/alu_system/addUnit/s1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP beta/alu_system/addUnit/s0 multiplier stage beta/alu_system/addUnit/s0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP beta/alu_system/addUnit/s1 multiplier stage beta/alu_system/addUnit/s1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13457440 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/23945/Documents/AlchitryProjects/16bit_ALU/work/vivado/16bit_ALU/16bit_ALU.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov  9 21:53:26 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
899 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1977.539 ; gain = 404.195
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 21:53:26 2020...
[Mon Nov  9 21:53:27 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:47 . Memory (MB): peak = 1013.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 21:53:27 2020...

Finished building project.
