 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Rise  0.2000 0.0000 0.0000 0.838776 0.894119 1.73289           1       50.8705  c             | 
|    regB/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_3/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.375687 1.06234  1.43803           1       66.8638                | 
|    regB/out_reg[1]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[1]/CK          DFF_X1        Rise  0.1860 0.0190 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0170 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                 Rise  0.2000 0.0000 0.0000 0.96249  0.894119 1.85661           1       64.3973  c             | 
|    regB/inp[9]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_11/ZN    AND2_X1 Rise  0.2270 0.0270 0.0080 0.241839 1.06234  1.30418           1       64.3973                | 
|    regB/out_reg[9]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[9]/CK          DFF_X1        Rise  0.1850 0.0180 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0170 0.2020 | 
| data required time                        |  0.2020        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.2020        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                 Rise  0.2000 0.0000 0.0000 2.74309  0.894119 3.63721           1       57.1786  c             | 
|    regB/inp[27]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_29/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_29/ZN     AND2_X1 Rise  0.2270 0.0270 0.0080 0.299637 1.06234  1.36198           1       70.75                  | 
|    regB/out_reg[27]/D DFF_X1  Rise  0.2270 0.0000 0.0080          1.14029                                     MF            | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[27]/CK         DFF_X1        Rise  0.1840 0.0170 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0170 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2270        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Rise  0.2000 0.0000 0.0000 0.838776 0.894119 1.73289           1       50.8705  c             | 
|    regB/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_2/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.846205 1.06234  1.90855           1       66.8638                | 
|    regB/out_reg[0]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.1860 0.0190 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0170 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Rise  0.2000 0.0000 0.0000 0        0.894119 0.894119          1       50.8705  c             | 
|    regB/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_6/ZN     AND2_X1 Rise  0.2300 0.0300 0.0100 1.24467  1.06234  2.30702           1       66.8638                | 
|    regB/out_reg[4]/D DFF_X1  Rise  0.2300 0.0000 0.0100          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[4]/CK          DFF_X1        Rise  0.1860 0.0190 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0180 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Rise  0.2000 0.0000 0.0000 0.963512 0.894119 1.85763           1       64.3973  c             | 
|    regB/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_9/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.485526 1.06234  1.54787           1       64.3973                | 
|    regB/out_reg[7]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[7]/CK          DFF_X1        Rise  0.1840 0.0170 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0170 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                 Rise  0.2000 0.0000 0.0000 0.796226 0.894119 1.69034           1       62.4464  c             | 
|    regB/inp[30]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_32/ZN     AND2_X1 Rise  0.2280 0.0280 0.0080 0.491283 1.06234  1.55363           1       70.75                  | 
|    regB/out_reg[30]/D DFF_X1  Rise  0.2280 0.0000 0.0080          1.14029                                     MF            | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[30]/CK         DFF_X1        Rise  0.1840 0.0170 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0170 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2280        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                 Rise  0.2000 0.0000 0.0000 0.96249  0.894119 1.85661           1       64.3973  c             | 
|    regB/inp[8]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2    AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_10/ZN    AND2_X1 Rise  0.2290 0.0290 0.0090 0.968589 1.06234  2.03093           1       64.3973                | 
|    regB/out_reg[8]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[8]/CK          DFF_X1        Rise  0.1830 0.0160 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0180 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                 Rise  0.2000 0.0000 0.0000 1.95736  0.894119 2.85147           1       62.4464  c             | 
|    regB/inp[26]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_28/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.823652 1.06234  1.88599           1       70.75                  | 
|    regB/out_reg[26]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     MF            | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[26]/CK         DFF_X1        Rise  0.1840 0.0170 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0170 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                 Rise  0.2000 0.0000 0.0000 1.59245  0.894119 2.48657           1       62.4464  c             | 
|    regB/inp[28]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2     AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_30/ZN     AND2_X1 Rise  0.2290 0.0290 0.0090 0.751382 1.06234  1.81372           1       70.75                  | 
|    regB/out_reg[28]/D DFF_X1  Rise  0.2290 0.0000 0.0090          1.14029                                     MF            | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.329701 6.58518  6.91488           1       70.1427  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c60/A BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c60/Z BUF_X8        Rise  0.0150 0.0150 0.0050 0.391954 6.25843  6.65038           1       70.1427  mF   K/M      | 
|    outA/clk_CTS_1_PP_19                      Rise  0.0150 0.0000                                                                           | 
|    outA/CTS_L2_c_tid1_32/A     INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     mF            | 
|    outA/CTS_L2_c_tid1_32/ZN    INV_X4        Fall  0.0240 0.0090 0.0060 3.40478  11.8107  15.2154           1       72.8571  mF   K/M      | 
|    outA/CTS_L3_c_tid1_31/A     INV_X8        Fall  0.0250 0.0010 0.0060          10.8                                        mF            | 
|    outA/CTS_L3_c_tid1_31/ZN    INV_X8        Rise  0.0440 0.0190 0.0150 6.4241   31.4866  37.9107           2       70.5179  mF   K/M      | 
|    outA/clk_CTS_1_PP_18                      Rise  0.0440 0.0000                                                                           | 
|    outB/clk_CTS_1_PP_25                      Rise  0.0440 0.0000                                                                           | 
|    outB/CTS_L4_c_tid1_70/A     INV_X4        Rise  0.0450 0.0010 0.0150          6.25843                                     mF            | 
|    outB/CTS_L4_c_tid1_70/ZN    INV_X4        Fall  0.0600 0.0150 0.0110 13.1265  18.0691  31.1956           2       70.1427  mF   K/M      | 
|    outB/CTS_L5_c_tid1_62/A     INV_X4        Fall  0.0680 0.0080 0.0130          5.70005                                     mF            | 
|    outB/CTS_L5_c_tid1_62/ZN    INV_X4        Rise  0.0960 0.0280 0.0260 23.8782  15.9184  39.7966           2       68.6496  mF   K/M      | 
|    outB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_CTS_1_PP_1                       Rise  0.0960 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X8 Rise  0.1130 0.0170 0.0310          7.95918                                     mFA           | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X8 Rise  0.1670 0.0540 0.0340 68.7219  30.3506  99.0725           32      37.9241  mFA  K/M      | 
|    regB/out_reg[28]/CK         DFF_X1        Rise  0.1840 0.0170 0.0370          0.949653                                    MmF           | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1840 0.1840 | 
| library hold check                        |  0.0170 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2290        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 501M, CVMEM - 2340M, PVMEM - 3059M)
