
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : adder4bit0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 21
FID:  path (prevtimestamp, timestamp)
0        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36)
1        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\and00.vhdl (N/A, 2022-03-01 16:41:57)
2        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\fa00.vhdl (N/A, 2022-03-01 23:32:35)
3        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\ha00.vhdl (N/A, 2022-03-01 23:30:16)
4        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\or00.vhdl (N/A, 2022-03-01 17:07:30)
5        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\packageadder4bit00.vhdl (N/A, 2022-03-01 23:34:54)
6        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\packagefa00.vhdl (N/A, 2022-03-01 17:11:46)
7        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\packageha00.vhdl (N/A, 2022-03-01 16:46:54)
8        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\xnor00.vhdl (N/A, 2022-03-01 23:35:18)
9        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\xor00.vhdl (N/A, 2022-03-01 16:39:49)
10       C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (N/A, 2018-11-15 00:32:12)
11       C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (N/A, 2020-10-29 10:20:44)
12       C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (N/A, 2020-10-29 10:23:10)
13       C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (N/A, 2020-10-29 10:23:10)
14       C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (N/A, 2020-11-02 17:26:20)
15       C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (N/A, 2020-10-29 10:23:10)
16       C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (N/A, 2020-10-29 10:23:10)
17       C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (N/A, 2020-10-29 10:23:10)
18       C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (N/A, 2020-10-29 10:23:10)
19       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (N/A, 2020-10-29 10:23:10)
20       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (N/A, 2020-10-29 10:23:10)

*******************************************************************
Modules that may have changed as a result of file changes: 7
MID:  lib.cell.view
0        work.adder4bits00.adder4bits0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (architecture and entity definition)
2        work.and00.and0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\and00.vhdl (N/A, 2022-03-01 16:41:57) <-- (architecture and entity definition)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\fa00.vhdl (N/A, 2022-03-01 23:32:35) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\ha00.vhdl (N/A, 2022-03-01 23:30:16) <-- (may instantiate this module)
4        work.fa00.fa0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\fa00.vhdl (N/A, 2022-03-01 23:32:35) <-- (architecture and entity definition)
6        work.ha00.ha0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\fa00.vhdl (N/A, 2022-03-01 23:32:35) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\ha00.vhdl (N/A, 2022-03-01 23:30:16) <-- (architecture and entity definition)
8        work.or00.or0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\fa00.vhdl (N/A, 2022-03-01 23:32:35) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\or00.vhdl (N/A, 2022-03-01 17:07:30) <-- (architecture and entity definition)
11       work.xnor00.xnor0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\xnor00.vhdl (N/A, 2022-03-01 23:35:18) <-- (architecture and entity definition)
13       work.xor00.xor0 may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\adder4bits00.vhdl (N/A, 2022-03-01 23:37:36) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\fa00.vhdl (N/A, 2022-03-01 23:32:35) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\ha00.vhdl (N/A, 2022-03-01 23:30:16) <-- (may instantiate this module)
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\adder4bit00\xor00.vhdl (N/A, 2022-03-01 16:39:49) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 0
FID:  path (timestamp)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
