{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572038736335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572038736336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 15:25:36 2019 " "Processing started: Fri Oct 25 15:25:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572038736336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038736336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off db2 -c db2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off db2 -c db2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038736336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572038736565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1572038736565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Lab_1/DesignBlock2/src/codeconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Lab_1/DesignBlock2/src/codeconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeconverter " "Found entity 1: codeconverter" {  } { { "../src/codeconverter.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/codeconverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572038749582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038749582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" { { "Info" "ISGN_ENTITY_NAME" "1 db2 " "Found entity 1: db2" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572038749583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038749583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Lab_1/DesignBlock2/src/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Lab_1/DesignBlock2/src/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../src/fulladder.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572038749584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038749584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleadder " "Found entity 1: rippleadder" {  } { { "../src/rippleadder.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572038749586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038749586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "db2 " "Elaborating entity \"db2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572038749669 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input1 db2.v(27) " "Verilog HDL Always Construct warning at db2.v(27): variable \"input1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749671 "|db2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input1 db2.v(28) " "Verilog HDL Always Construct warning at db2.v(28): variable \"input1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749671 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 db2.v(28) " "Verilog HDL assignment warning at db2.v(28): truncated value with size 32 to match size of target (5)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749671 "|db2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input1 db2.v(29) " "Verilog HDL Always Construct warning at db2.v(29): variable \"input1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input2 db2.v(32) " "Verilog HDL Always Construct warning at db2.v(32): variable \"input2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input2 db2.v(33) " "Verilog HDL Always Construct warning at db2.v(33): variable \"input2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 db2.v(33) " "Verilog HDL assignment warning at db2.v(33): truncated value with size 32 to match size of target (5)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input2 db2.v(34) " "Verilog HDL Always Construct warning at db2.v(34): variable \"input2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 db2.v(39) " "Verilog HDL assignment warning at db2.v(39): truncated value with size 32 to match size of target (5)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 db2.v(52) " "Verilog HDL assignment warning at db2.v(52): truncated value with size 32 to match size of target (5)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 db2.v(78) " "Verilog HDL assignment warning at db2.v(78): truncated value with size 32 to match size of target (4)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 db2.v(84) " "Verilog HDL assignment warning at db2.v(84): truncated value with size 32 to match size of target (5)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 db2.v(85) " "Verilog HDL assignment warning at db2.v(85): truncated value with size 32 to match size of target (5)" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749672 "|db2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeconverter codeconverter:h5 " "Elaborating entity \"codeconverter\" for hierarchy \"codeconverter:h5\"" {  } { { "../src/db2.v" "h5" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572038749673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleadder rippleadder:r " "Elaborating entity \"rippleadder\" for hierarchy \"rippleadder:r\"" {  } { { "../src/db2.v" "r" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572038749675 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub rippleadder.v(47) " "Verilog HDL Always Construct warning at rippleadder.v(47): variable \"sub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/rippleadder.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1572038749677 "|db2|rippleadder:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rippleadder.v(50) " "Verilog HDL assignment warning at rippleadder.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../src/rippleadder.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749677 "|db2|rippleadder:r"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 rippleadder.v(51) " "Verilog HDL assignment warning at rippleadder.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../src/rippleadder.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572038749677 "|db2|rippleadder:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder rippleadder:r\|fulladder:a0 " "Elaborating entity \"fulladder\" for hierarchy \"rippleadder:r\|fulladder:a0\"" {  } { { "../src/rippleadder.v" "a0" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/rippleadder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572038749677 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572038750158 "|db2|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572038750158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572038750256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572038750731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572038750731 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/db2.v" "" { Text "/home/dwadeiv/Lab_1/DesignBlock2/src/db2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572038750851 "|db2|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572038750851 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572038750851 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572038750851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572038750851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572038750851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572038750857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 15:25:50 2019 " "Processing ended: Fri Oct 25 15:25:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572038750857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572038750857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572038750857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572038750857 ""}
