use crate::clock;
use crate::hal::spi::{FullDuplex, Mode, Phase, Polarity};
use crate::sercom::pads::*;
use crate::spi_common::CommonSpi;
use crate::target_device::sercom0::SPIM;
use crate::target_device::{
    MCLK, SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5, SERCOM6, SERCOM7,
};
use crate::time::Hertz;

#[derive(Debug)]
pub enum Error {
    Overrun,
}

/// The DipoDopo trait defines a way to get the data in and data out pin out
/// values for a given SPIMasterXPadout configuration. You should not implement
/// this trait for yourself; only the implementations in the sercom module make
/// sense.
pub trait DipoDopo {
    fn dipo_dopo(&self) -> (u8, u8);
}

/// Define an SPIMasterX type for the given Sercom number.
///
/// Also defines the valid "pad to spi function" mappings for this instance so
/// that construction is restricted to correct configurations.
macro_rules! spi_master {
    ($Type:ident: ($Sercom:ident, $SERCOM:ident, $powermask:ident, $clock:ident, $apmask:ident)) => {
        $crate::paste::item! {
            /// A pad mapping configuration for the SERCOM in SPI master mode.
            ///
            /// This type can only be constructed using the From implementations
            /// in this module, which are restricted to valid configurations.
            ///
            /// Defines which sercom pad is mapped to which SPI function.
            pub struct [<$Type Padout>]<MISO, MOSI, SCK> {
                _miso: MISO,
                _mosi: MOSI,
                _sck: SCK,
            }
        }

        /// Define a From instance for a tuple of SercomXPadX instances that
        /// converts them into an SPIMasterXPadout instance.
        ///
        /// Also defines a DipoDopo instance for the constructed padout instance
        /// that returns the values used to configure the sercom pads for the
        /// appropriate function in the sercom register file.
        macro_rules! padout {
            ($dipo_dopo:expr => $pad0:ident, $pad1:ident, $pad2:ident) => {
                $crate::paste::item! {
                    /// Convert from a tuple of (MISO, MOSI, SCK) to SPIMasterXPadout
                    impl<PIN0, PIN1, PIN2> From<([<$Sercom $pad0>]<PIN0>, [<$Sercom $pad1>]<PIN1>, [<$Sercom $pad2>]<PIN2>)> for [<$Type Padout>]<[<$Sercom $pad0>]<PIN0>, [<$Sercom $pad1>]<PIN1>, [<$Sercom $pad2>]<PIN2>> {
                        fn from(pads: ([<$Sercom $pad0>]<PIN0>, [<$Sercom $pad1>]<PIN1>, [<$Sercom $pad2>]<PIN2>)) -> [<$Type Padout>]<[<$Sercom $pad0>]<PIN0>, [<$Sercom $pad1>]<PIN1>, [<$Sercom $pad2>]<PIN2>> {
                            [<$Type Padout>] { _miso: pads.0, _mosi: pads.1, _sck: pads.2 }
                        }
                    }

                    impl<PIN0, PIN1, PIN2> DipoDopo for [<$Type Padout>]<[<$Sercom $pad0>]<PIN0>, [<$Sercom $pad1>]<PIN1>, [<$Sercom $pad2>]<PIN2>> {
                        fn dipo_dopo(&self) -> (u8, u8) {
                            $dipo_dopo
                        }
                    }
                }
            };
        }

        // dipo In master operation, DI is MISO Pad number 0-3
        // dopo 0 MOSI PAD 0
        // dopo 2 MOSI PAD 3
        // SCK can only be on PAD 1
        // (dipo,dopo) => (MISO, MOSI, SCK)
        padout!((0, 2) => Pad0, Pad3, Pad1);
        padout!((2, 0) => Pad2, Pad0, Pad1);
        padout!((2, 2) => Pad2, Pad3, Pad1);
        padout!((3, 0) => Pad3, Pad0, Pad1);

        $crate::paste::item! {
            /// SPIMasterX represents the corresponding SERCOMX instance
            /// configured to act in the role of an SPI Master.
            /// Objects of this type implement the HAL `FullDuplex` and blocking
            /// SPI traits.
            ///
            /// This type is generic over any valid pad mapping where there is
            /// a defined "data in pin out data out pin out" implementation.
            pub struct $Type<MISO, MOSI, SCK> {
                padout: [<$Type Padout>]<MISO, MOSI, SCK>,
                sercom: $SERCOM,
            }

            impl<MISO, MOSI, SCK> CommonSpi for $Type<MISO, MOSI, SCK> {
                /// Helper for accessing the spi member of the sercom instance
                fn spi(&self) -> &SPIM {
                    &self.sercom.spim()
                }

                /// Helper for accessing the spi member of the sercom instance
                fn spi_mut(&mut self) -> &SPIM {
                    &self.sercom.spim()
                }
            }

            impl<MISO, MOSI, SCK> $Type<MISO, MOSI, SCK> {
                /// Power on and configure SERCOMX to work as an SPI Master operating
                /// with the specified frequency and SPI Mode.  The pinout specifies
                /// which pins are bound to the MISO, MOSI, SCK functions.
                pub fn new<F: Into<Hertz>, T: Into<[<$Type Padout>]<MISO, MOSI, SCK>>>(
                    clock:&clock::$clock,
                    freq: F,
                    mode: Mode,
                    sercom: $SERCOM,
                    mclk: &mut MCLK,
                    padout: T,
                ) -> Self where
                    [<$Type Padout>]<MISO, MOSI, SCK>: DipoDopo {
                    let padout = padout.into();

                    // Power up the peripheral bus clock.
                    // safe because we're exclusively owning SERCOM
                    mclk.$apmask.modify(|_, w| w.$powermask().set_bit());

                    // reset the sercom instance
                    sercom.spim().ctrla.modify(|_, w| w.swrst().set_bit());
                    // wait for reset to complete
                    while sercom.spim().syncbusy.read().swrst().bit_is_set()
                        || sercom.spim().ctrla.read().swrst().bit_is_set()
                    {}

                    // Put the hardware into spi master mode
                    sercom.spim().ctrla.modify(|_, w| w.mode().spi_master());
                    // wait for configuration to take effect
                    while sercom.spim().syncbusy.read().enable().bit_is_set() {}

                    // 8 bit data size and enable the receiver
                    unsafe {
                        sercom.spim().ctrlb.modify(|_, w|{
                            w.chsize().bits(0);
                            w.rxen().set_bit()
                        });
                    }

                    // set the baud rate
                    let baud = Self::calculate_baud(freq, clock.freq());
                    unsafe {
                        sercom.spim().baud.modify(|_, w| w.baud().bits(baud));

                        sercom.spim().ctrla.modify(|_, w| {
                            match mode.polarity {
                                Polarity::IdleLow => w.cpol().clear_bit(),
                                Polarity::IdleHigh => w.cpol().set_bit(),
                            };

                            match mode.phase {
                                Phase::CaptureOnFirstTransition => w.cpha().clear_bit(),
                                Phase::CaptureOnSecondTransition => w.cpha().set_bit(),
                            };

                            let (dipo, dopo) = padout.dipo_dopo();
                            w.dipo().bits(dipo);
                            w.dopo().bits(dopo);

                            // MSB first
                            w.dord().clear_bit()
                        });
                    }

                    sercom.spim().ctrla.modify(|_, w| w.enable().set_bit());
                    // wait for configuration to take effect
                    while sercom.spim().syncbusy.read().enable().bit_is_set() {}

                    Self {
                        padout,
                        sercom,
                    }
                }

                /// Set the baud rate
                pub fn set_baud<F: Into<Hertz>>(
                    &mut self,
                    freq: F,
                    clock:&clock::$clock
                ) {
                    self.disable();
                    let baud = Self::calculate_baud(freq, clock.freq());
                    unsafe {
                        self.spi_mut().baud.modify(|_, w| w.baud().bits(baud));
                    }
                    self.enable();
                }

                /// Tear down the SPI instance and yield the constituent pins and
                /// SERCOM instance.  No explicit de-initialization is performed.
                pub fn free(self) -> ([<$Type Padout>]<MISO, MOSI, SCK>, $SERCOM) {
                    (self.padout, self.sercom)
                }
            }

            impl<MISO, MOSI, SCK> FullDuplex<u8> for $Type<MISO, MOSI, SCK> {
                type Error = Error;

                fn read(&mut self) -> nb::Result<u8, Error> {
                    let status = self.spi().status.read();
                    if status.bufovf().bit_is_set() {
                        return Err(nb::Error::Other(Error::Overrun));
                    }

                    let intflag = self.spi().intflag.read();
                    // rxc is receive complete
                    if intflag.rxc().bit_is_set() {
                        Ok(self.spi().data.read().data().bits() as u8)
                    } else {
                        Err(nb::Error::WouldBlock)
                    }
                }

                fn send(&mut self, byte: u8) -> nb::Result<(), Error> {
                    let intflag = self.spi().intflag.read();
                    // dre is data register empty
                    if intflag.dre().bit_is_set() {
                        self.spi_mut().data.write(|w| unsafe{w.data().bits(byte as u32)});
                        Ok(())
                    } else {
                        Err(nb::Error::WouldBlock)
                    }
                }
            }

            impl<MISO, MOSI, SCK> ::hal::blocking::spi::transfer::Default<u8> for $Type<MISO, MOSI, SCK> {}
            impl<MISO, MOSI, SCK> ::hal::blocking::spi::write::Default<u8> for $Type<MISO, MOSI, SCK> {}
            #[cfg(feature = "unproven")]
            impl<MISO, MOSI, SCK> ::hal::blocking::spi::write_iter::Default<u8> for $Type<MISO, MOSI, SCK> {}
        }
    };
}

spi_master!(SPIMaster0: (Sercom0, SERCOM0, sercom0_, Sercom0CoreClock, apbamask));
spi_master!(SPIMaster1: (Sercom1, SERCOM1, sercom1_, Sercom1CoreClock, apbamask));
spi_master!(SPIMaster2: (Sercom2, SERCOM2, sercom2_, Sercom2CoreClock, apbbmask));
spi_master!(SPIMaster3: (Sercom3, SERCOM3, sercom3_, Sercom3CoreClock, apbbmask));
spi_master!(SPIMaster4: (Sercom4, SERCOM4, sercom4_, Sercom4CoreClock, apbdmask));
spi_master!(SPIMaster5: (Sercom5, SERCOM5, sercom5_, Sercom5CoreClock, apbdmask));
spi_master!(SPIMaster6: (Sercom6, SERCOM6, sercom6_, Sercom6CoreClock, apbdmask));
spi_master!(SPIMaster7: (Sercom7, SERCOM7, sercom7_, Sercom7CoreClock, apbdmask));
