// Seed: 2492136609
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6
);
  assign id_6 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output tri id_2,
    input tri0 id_3,
    input tri0 id_4
    , id_14,
    inout wor id_5,
    inout wand id_6,
    output wor id_7,
    input wand id_8,
    output tri1 id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12
);
  tri0 id_15 = id_15++;
  module_0(
      id_6, id_11, id_9, id_4, id_4, id_4, id_7
  );
  always @* begin
    wait (1);
  end
  assign id_7 = id_14;
  assign id_9 = id_14;
endmodule
