// Seed: 3700237616
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1
    , id_8,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    output supply1 id_6
);
  assign id_6.id_2 = 1;
  wire id_9, id_10, id_11, id_12;
  module_0(
      id_10, id_10, id_8, id_8
  );
endmodule
