{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port sys_clk_n -pg 1 -y 1860 -defaultsOSRD
preplace port DDR -pg 1 -y 780 -defaultsOSRD
preplace port DVSAERAck_SBO_0 -pg 1 -y 1010 -defaultsOSRD
preplace port ChipBiasAddrSelect_SBO_0 -pg 1 -y 930 -defaultsOSRD
preplace port sys_clk_p -pg 1 -y 1840 -defaultsOSRD
preplace port DVSAERReset_SBO_0 -pg 1 -y 1030 -defaultsOSRD
preplace port ChipBiasDiagSelect_SO_0 -pg 1 -y 910 -defaultsOSRD
preplace port ChipBiasClock_CBO_0 -pg 1 -y 950 -defaultsOSRD
preplace port ChipBiasEnable_SO_0 -pg 1 -y 890 -defaultsOSRD
preplace port ChipBiasBitIn_DO_0 -pg 1 -y 970 -defaultsOSRD
preplace port DVSAERReq_ABI_0 -pg 1 -y 1620 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 800 -defaultsOSRD
preplace port vid_hsync -pg 1 -y 1750 -defaultsOSRD
preplace port ChipBiasLatch_SBO_0 -pg 1 -y 990 -defaultsOSRD
preplace port rst_n -pg 1 -y 1820 -defaultsOSRD
preplace port vid_vsync -pg 1 -y 1770 -defaultsOSRD
preplace portBus power_1v8_ctrl -pg 1 -y 1430 -defaultsOSRD
preplace portBus LEDs -pg 1 -y 1860 -defaultsOSRD
preplace portBus power_3v3_ctrl -pg 1 -y 1450 -defaultsOSRD
preplace portBus DVSAERData_AI_0 -pg 1 -y 1590 -defaultsOSRD
preplace portBus vid_data -pg 1 -y 1730 -defaultsOSRD
preplace inst LEDShifter_0 -pg 1 -lvl 9 -y 1860 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 6 -y 1400 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 8 -y 1460 -defaultsOSRD
preplace inst v_tc_0 -pg 1 -lvl 5 -y 1350 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 4 -y 930 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -y 610 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -y 1540 -defaultsOSRD
preplace inst EVABMOFStreamWithCon_0 -pg 1 -lvl 5 -y 420 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 900 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 1660 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1720 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -y 520 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 9 -y 1450 -defaultsOSRD
preplace inst c_counter_binary_0 -pg 1 -lvl 7 -y 1650 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 4 -y 1310 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 7 -y 1470 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 8 -y 1670 -defaultsOSRD
preplace inst testAERDVSSM_0 -pg 1 -lvl 9 -y 1020 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -y 1560 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 1150 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1210 -defaultsOSRD
preplace inst const_HIGH -pg 1 -lvl 5 -y 1530 -defaultsOSRD
preplace inst SFAST_process_data_0 -pg 1 -lvl 4 -y 430 -defaultsOSRD
preplace inst EVMUXDataToXYTSStream_0 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst axi_fifo_mm_s_0 -pg 1 -lvl 3 -y 1380 -defaultsOSRD
preplace inst const_ZERO -pg 1 -lvl 2 -y 1700 -defaultsOSRD
preplace inst XYTSStreamToRawStream_0 -pg 1 -lvl 6 -y 420 -defaultsOSRD
preplace inst eventStreamToConstEn_0 -pg 1 -lvl 3 -y 890 -defaultsOSRD
preplace inst TxBufferBusy -pg 1 -lvl 3 -y 1590 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -y 930 -defaultsOSRD
preplace inst const_VCC -pg 1 -lvl 2 -y 510 -defaultsOSRD
preplace netloc axi_vdma_0_M_AXI_MM2S 1 4 1 N
preplace netloc eventStreamToConstEn_0_frameStream 1 3 1 1430
preplace netloc EVABMOFStreamWithCon_0_yStreamOut_V_V 1 5 1 N
preplace netloc testAERDVSSM_0_SPIMISO_DZO 1 6 4 3100J 870 NJ 870 3850J 810 4370
preplace netloc testAERDVSSM_0_ChipBiasAddrSelect_SBO 1 9 1 NJ
preplace netloc util_vector_logic_0_Res 1 6 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 4 NJ 800 NJ 800 NJ 800 NJ
preplace netloc axi_vdma_0_M_AXI_S2MM 1 4 1 N
preplace netloc axi_smc_M00_AXI 1 5 1 N
preplace netloc testAERDVSSM_0_DVSAERAck_SBO 1 6 4 3210 1370 NJ 1370 NJ 1370 4370
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 790
preplace netloc XYTSStreamToRawStream_0_streamOut_V_V 1 6 1 3130
preplace netloc SFAST_process_data_0_yStreamOut_V_V 1 4 1 N
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 6 430 1640 900J 1240 1430J 1430 1900J 1450 2430J 1230 3100J
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 4 2 1950 1260 2440J
preplace netloc SFAST_process_data_0_polStreamOut_V_V 1 4 1 N
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 2 780 430 1430J
preplace netloc testAERDVSSM_0_DVSAERReset_SBO 1 9 1 NJ
preplace netloc v_tc_0_vtiming_out 1 5 1 N
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 810
preplace netloc EVABMOFStreamWithCon_0_polStreamOut_V_V 1 5 1 N
preplace netloc axis_dwidth_converter_0_m_axis_tvalid 1 2 6 930 1530 NJ 1530 1950J 1470 2460J 1250 3140 1380 3520
preplace netloc EVABMOFStreamWithCon_0_xStreamOut_V_V 1 5 1 N
preplace netloc processing_system7_0_DDR 1 6 4 NJ 780 NJ 780 NJ 780 NJ
preplace netloc testAERDVSSM_0_ChipBiasEnable_SO 1 9 1 NJ
preplace netloc axi_fifo_mm_s_0_interrupt 1 3 3 1460 1060 NJ 1060 2420J
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 770
preplace netloc testAERDVSSM_0_AERSMOutFifoData_DO 1 2 8 920 1190 NJ 1190 NJ 1190 NJ 1190 3190 1350 NJ 1350 NJ 1350 4350
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 60 1620 NJ 1620 880J 1220 1470 1150 NJ 1150 NJ 1150 3050
preplace netloc SFAST_process_data_0_xStreamOut_V_V 1 4 1 N
preplace netloc c_counter_binary_0_THRESH0 1 5 3 2490 1730 NJ 1730 3530
preplace netloc xlslice_1_Dout 1 5 1 2450J
preplace netloc EVMUXDataToXYTSStream_0_yStreamOut_V_V 1 3 1 1460
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 6 400 1630 820 620 1470 650 1970 680 2440 700 3120
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 NJ 1160 1440
preplace netloc xlslice_0_Dout 1 8 1 NJ
preplace netloc ps7_0_axi_periph_M07_AXI 1 2 5 890 1170 NJ 1170 NJ 1170 NJ 1170 3110J
preplace netloc SFAST_process_data_0_isFinalCornerStream_V_V 1 4 1 N
preplace netloc testAERDVSSM_0_ChipBiasDiagSelect_SO 1 9 1 NJ
preplace netloc sys_clk_p_0_1 1 0 9 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ
preplace netloc rst_n_0_1 1 0 9 NJ 1820 NJ 1820 NJ 1820 NJ 1820 NJ 1820 2430J 1720 NJ 1720 3550 1880 NJ
preplace netloc EVMUXDataToXYTSStream_0_xStreamOut_V_V 1 3 1 1450
preplace netloc processing_system7_0_SPI0_MOSI_O 1 6 3 NJ 860 NJ 860 3870
preplace netloc XYTSStreamToRawStream_0_sentCnt_V 1 3 4 1430J 590 1950J 700 2430J 710 3100
preplace netloc Net1 1 2 4 910 1650 NJ 1650 1970J 1600 2500
preplace netloc processing_system7_0_FCLK_CLK0 1 0 9 50 1610 410 1760 850 640 1460 640 1960 670 2470 1180 3150 930 NJ 930 3860
preplace netloc processing_system7_0_FCLK_CLK1 1 3 4 1480 1410 1960 1610 2480 1260 3070
preplace netloc Net2 1 5 1 2470
preplace netloc processing_system7_0_FCLK_CLK2 1 6 1 3090
preplace netloc axi_fifo_mm_s_0_axi_str_rxd_tready 1 2 6 920 1520 NJ 1520 1940J 1460 2450J 1240 3160 1560 3530
preplace netloc testAERDVSSM_0_AERSMOutFifoWrite_SO 1 2 8 930 630 NJ 630 1940J 710 2420J 720 3140 950 NJ 950 3850J 1230 4360
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 3 800 610 NJ 610 1900J
preplace netloc util_vector_logic_1_Res 1 9 1 4360
preplace netloc processing_system7_0_SPI0_SCLK_O 1 6 3 NJ 840 NJ 840 3900
preplace netloc v_axi4s_vid_out_0_vid_data 1 6 4 3070J 1740 NJ 1740 NJ 1740 4360J
preplace netloc testAERDVSSM_0_ChipBiasBitIn_DO 1 9 1 NJ
preplace netloc util_vector_logic_3_Res 1 8 1 3880
preplace netloc sys_clk_n_0_1 1 0 9 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ
preplace netloc nonMonTSDiffFlgReg_V_ap_vld 1 6 1 3200
preplace netloc EVABMOFStreamWithCon_0_pixelDataStream_V_V 1 5 2 2480 690 3190
preplace netloc LEDShifter_0_LEDs 1 9 1 NJ
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 4 2 1910 1590 2490J
preplace netloc ps7_0_axi_periph_M05_AXI 1 2 1 760
preplace netloc processing_system7_0_SPI0_SS1_O 1 6 3 NJ 920 NJ 920 3890
preplace netloc nonMonTSDiffFlgReg_V 1 6 1 3180
preplace netloc EVABMOFStreamWithCon_0_tsStreamOut_V_V 1 5 1 N
preplace netloc DVSAERData_AI_0_1 1 0 9 NJ 1590 440J 1600 860J 1200 NJ 1200 NJ 1200 NJ 1200 3100 940 NJ 940 3860J
preplace netloc testAERDVSSM_0_ChipBiasLatch_SBO 1 9 1 NJ
preplace netloc axis_dwidth_converter_0_m_axis_tdata 1 2 6 930 1230 1440J 1420 1920J 1440 2420J 1220 3080 1570 3520
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 4 3 1980 1620 2510J 1590 3040
preplace netloc v_axi4s_vid_out_0_vid_hsync 1 6 4 3060J 1750 NJ 1750 NJ 1750 NJ
preplace netloc EVMUXDataToXYTSStream_0_polStreamOut_V_V 1 3 1 1440
preplace netloc v_axi4s_vid_out_0_vid_vsync 1 6 4 3050J 1770 NJ 1770 NJ 1770 NJ
preplace netloc util_vector_logic_2_Res 1 8 1 3900
preplace netloc processing_system7_0_M_AXI_GP0 1 1 6 400 910 890J 1140 NJ 1140 NJ 1140 NJ 1140 3060
preplace netloc testAERDVSSM_0_ChipBiasClock_CBO 1 9 1 NJ
preplace netloc const_VCC_dout 1 2 5 900 420 1480 570 1980 690 2450J 680 3060
preplace netloc SFAST_process_data_0_tsStreamOut_V_V 1 4 1 N
preplace netloc processing_system7_0_M_AXI_GP1 1 1 6 440 920 830J 1150 1450J 1160 NJ 1160 NJ 1160 3080
preplace netloc DVSAERReq_ABI_0_1 1 0 9 40J 1600 420J 1610 870J 1210 NJ 1210 NJ 1210 NJ 1210 3170 1360 NJ 1360 3900
preplace netloc xlconstant_0_dout 1 2 1 840
preplace netloc axi_gpio_0_gpio_io_o 1 3 5 1450J 580 1930 1630 2520J 1600 3180J 1580 3540J
preplace netloc EVMUXDataToXYTSStream_0_tsStreamOut_V_V 1 3 1 1470
levelinfo -pg 1 0 230 590 1180 1690 2190 2780 3370 3700 4120 4390 -top 0 -bot 1940
",
}
{
   da_axi4_cnt: "41",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "11",
}
