// Seed: 4078377500
module module_0 ();
  wire id_1;
  integer [-1 : 1] id_2;
  supply1  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  \id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  logic id_40 = -1;
  assign id_9 = 1'b0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1
);
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_9 = 0;
endmodule
