Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 7c32a803101144f58f8fa02fe5ceb2f8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Rx_DP_sim_behav xil_defaultlib.Rx_DP_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter(n=4)
Compiling module xil_defaultlib.Counter(n=3)
Compiling module xil_defaultlib.Comparetor(n=4)
Compiling module xil_defaultlib.Comparetor(n=3)
Compiling module xil_defaultlib.Register(n=1)
Compiling module xil_defaultlib.Dmux
Compiling module xil_defaultlib.Rx_DP
Compiling module xil_defaultlib.Rx_DP_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Rx_DP_sim_behav
