\hypertarget{group___s_i_m___peripheral}{}\doxysection{S\+IM}
\label{group___s_i_m___peripheral}\index{SIM@{SIM}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___s_i_m___register___accessor___macros}{S\+I\+M -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___s_i_m___register___masks}{S\+I\+M Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}})0x40047000u)
\item 
\#define \mbox{\hyperlink{group___s_i_m___peripheral_ga2fd213a3b9fc7d761ab0cdeb74c34f91}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}\label{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}} 
\index{SIM@{SIM}!SIM\_BASE\_PTR@{SIM\_BASE\_PTR}}
\index{SIM\_BASE\_PTR@{SIM\_BASE\_PTR}!SIM@{SIM}}
\doxysubsubsection{\texorpdfstring{SIM\_BASE\_PTR}{SIM\_BASE\_PTR}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}})0x40047000u)}

Peripheral S\+IM base pointer \mbox{\Hypertarget{group___s_i_m___peripheral_ga2fd213a3b9fc7d761ab0cdeb74c34f91}\label{group___s_i_m___peripheral_ga2fd213a3b9fc7d761ab0cdeb74c34f91}} 
\index{SIM@{SIM}!SIM\_BASE\_PTRS@{SIM\_BASE\_PTRS}}
\index{SIM\_BASE\_PTRS@{SIM\_BASE\_PTRS}!SIM@{SIM}}
\doxysubsubsection{\texorpdfstring{SIM\_BASE\_PTRS}{SIM\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___s_i_m___peripheral_ga719ec5df95fbb5732438f794f2cccf3c}{S\+I\+M\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of S\+IM peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}\label{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}} 
\index{SIM@{SIM}!SIM\_MemMapPtr@{SIM\_MemMapPtr}}
\index{SIM\_MemMapPtr@{SIM\_MemMapPtr}!SIM@{SIM}}
\doxysubsubsection{\texorpdfstring{SIM\_MemMapPtr}{SIM\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_s_i_m___mem_map}{S\+I\+M\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___s_i_m___peripheral_ga708a122e8ca55082e0cf67cab6a77d02}{S\+I\+M\+\_\+\+Mem\+Map\+Ptr}}}

S\+IM -\/ Peripheral register structure 