#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Nov 17 12:55:27 2017
# Process ID: 8992
# Current directory: D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9368 D:\svn\FPGA\AX7010\zynq_demo_s3\02_lcd7\ts_an071_linux_ax7010\ts_an071_linux.xpr
# Log file: D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/vivado.log
# Journal file: D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.xpr
INFO: [Project 1-313] Project file moved from 'Y:/test/ts_an071_linux_ax7010' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_axis_subset_converter_0_0' generated file not found 'd:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_axis_subset_converter_0_0.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_axis_subset_converter_0_0' generated file not found 'd:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_system_axis_subset_converter_0_0.v'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 851.094 ; gain = 226.992
open_bd_design {D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_140M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/svn/FPGA/AX7010/zynq_demo_s3/02_lcd7/ts_an071_linux_ax7010/ts_an071_linux.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 944.887 ; gain = 93.793
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 12:56:50 2017...
