INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul/mul.srcs/sources_1/new/mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/17727/Desktop/VivadoArea/mul/mul.srcs/sim_1/new/mul_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_sim
