vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/IMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/DMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/MIPS_RISK_PipelinedProcessor.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_lrv.tdf
source_file = 1, imem
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf
source_file = 1, dmem
design_name = top_level
instance = comp, \output_sys[7]~output , output_sys[7]~output, top_level, 1
instance = comp, \output_sys[6]~output , output_sys[6]~output, top_level, 1
instance = comp, \output_sys[5]~output , output_sys[5]~output, top_level, 1
instance = comp, \output_sys[4]~output , output_sys[4]~output, top_level, 1
instance = comp, \output_sys[3]~output , output_sys[3]~output, top_level, 1
instance = comp, \output_sys[2]~output , output_sys[2]~output, top_level, 1
instance = comp, \output_sys[1]~output , output_sys[1]~output, top_level, 1
instance = comp, \output_sys[0]~output , output_sys[0]~output, top_level, 1
instance = comp, \IMEM_out[31]~output , IMEM_out[31]~output, top_level, 1
instance = comp, \IMEM_out[30]~output , IMEM_out[30]~output, top_level, 1
instance = comp, \IMEM_out[29]~output , IMEM_out[29]~output, top_level, 1
instance = comp, \IMEM_out[28]~output , IMEM_out[28]~output, top_level, 1
instance = comp, \IMEM_out[27]~output , IMEM_out[27]~output, top_level, 1
instance = comp, \IMEM_out[26]~output , IMEM_out[26]~output, top_level, 1
instance = comp, \IMEM_out[25]~output , IMEM_out[25]~output, top_level, 1
instance = comp, \IMEM_out[24]~output , IMEM_out[24]~output, top_level, 1
instance = comp, \IMEM_out[23]~output , IMEM_out[23]~output, top_level, 1
instance = comp, \IMEM_out[22]~output , IMEM_out[22]~output, top_level, 1
instance = comp, \IMEM_out[21]~output , IMEM_out[21]~output, top_level, 1
instance = comp, \IMEM_out[20]~output , IMEM_out[20]~output, top_level, 1
instance = comp, \IMEM_out[19]~output , IMEM_out[19]~output, top_level, 1
instance = comp, \IMEM_out[18]~output , IMEM_out[18]~output, top_level, 1
instance = comp, \IMEM_out[17]~output , IMEM_out[17]~output, top_level, 1
instance = comp, \IMEM_out[16]~output , IMEM_out[16]~output, top_level, 1
instance = comp, \IMEM_out[15]~output , IMEM_out[15]~output, top_level, 1
instance = comp, \IMEM_out[14]~output , IMEM_out[14]~output, top_level, 1
instance = comp, \IMEM_out[13]~output , IMEM_out[13]~output, top_level, 1
instance = comp, \IMEM_out[12]~output , IMEM_out[12]~output, top_level, 1
instance = comp, \IMEM_out[11]~output , IMEM_out[11]~output, top_level, 1
instance = comp, \IMEM_out[10]~output , IMEM_out[10]~output, top_level, 1
instance = comp, \IMEM_out[9]~output , IMEM_out[9]~output, top_level, 1
instance = comp, \IMEM_out[8]~output , IMEM_out[8]~output, top_level, 1
instance = comp, \IMEM_out[7]~output , IMEM_out[7]~output, top_level, 1
instance = comp, \IMEM_out[6]~output , IMEM_out[6]~output, top_level, 1
instance = comp, \IMEM_out[5]~output , IMEM_out[5]~output, top_level, 1
instance = comp, \IMEM_out[4]~output , IMEM_out[4]~output, top_level, 1
instance = comp, \IMEM_out[3]~output , IMEM_out[3]~output, top_level, 1
instance = comp, \IMEM_out[2]~output , IMEM_out[2]~output, top_level, 1
instance = comp, \IMEM_out[1]~output , IMEM_out[1]~output, top_level, 1
instance = comp, \IMEM_out[0]~output , IMEM_out[0]~output, top_level, 1
instance = comp, \clk~input , clk~input, top_level, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[2] , inst|PC_inc_adder|a_inc1[2], top_level, 1
instance = comp, \inst6|MainControlUnit_rkjerh|ALUOp[1] , inst6|MainControlUnit_rkjerh|ALUOp[1], top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[3] , inst|PC_inc_adder|a_inc1[3], top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd2~0 , inst|PC_inc_adder|WideAnd2~0, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd3~0 , inst|PC_inc_adder|WideAnd3~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|sum , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|\loop0:1:half_adder_inst|sum, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum~0 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|\loop0:2:half_adder_inst|sum~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|loop0:2:half_adder_inst|sum , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|\loop0:2:half_adder_inst|sum, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|loop0:1:half_adder_inst|c_out , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|\loop0:1:half_adder_inst|c_out, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd4~0 , inst|PC_inc_adder|WideAnd4~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~2 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c~2, top_level, 1
instance = comp, \inst|PC_inc_adder|WideAnd1~0 , inst|PC_inc_adder|WideAnd1~0, top_level, 1
instance = comp, \IMEM|srom|rom_block|auto_generated|ram_block1a0 , IMEM|srom|rom_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|c_out , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|\loop0:2:half_adder_inst|c_out, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:0:cla4_adder_inst|c_out~0 , inst7|PC_branch_adder|\loop0:0:cla4_adder_inst|c_out~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~0 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c_ovfl~0, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c_ovfl~1 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c_ovfl~1, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[7] , inst|PC_inc_adder|a_inc1[7], top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:7:tsb|outp~2 , inst7|PC_jump_mux|tsb0|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:7:tsb|outp~3 , inst7|PC_jump_mux|tsb0|\loop0:7:tsb|outp~3, top_level, 1
instance = comp, \global_reset~input , global_reset~input, top_level, 1
instance = comp, \global_reset~inputclkctrl , global_reset~inputclkctrl, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|master|q_t , inst1|PC_reg|\loop0:7:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:7:dff|slave|q_t , inst1|PC_reg|\loop0:7:dff|slave|q_t, top_level, 1
instance = comp, \inst|PC_inc_adder|a_inc1[6] , inst|PC_inc_adder|a_inc1[6], top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|c_out , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|\loop0:0:half_adder_inst|c_out, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c~1 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c~1, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|loop0:0:half_adder_inst|sum , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|\loop0:0:half_adder_inst|sum, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[2] , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c[2], top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~2 , inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~2, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:6:tsb|outp~3 , inst7|PC_jump_mux|tsb0|\loop0:6:tsb|outp~3, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|master|q_t , inst1|PC_reg|\loop0:6:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:6:dff|slave|q_t , inst1|PC_reg|\loop0:6:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_branch_adder|loop0:1:cla4_adder_inst|c[1]~0 , inst7|PC_branch_adder|\loop0:1:cla4_adder_inst|c[1]~0, top_level, 1
instance = comp, \inst7|comb~4 , inst7|comb~4, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[0]~2 , inst5|ALU_Ctrl_asa|ALUControl[0]~2, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[0]~4 , inst5|ALU_Ctrl_asa|ALUControl[0]~4, top_level, 1
instance = comp, \inst7|comb~2 , inst7|comb~2, top_level, 1
instance = comp, \inst7|comb~1 , inst7|comb~1, top_level, 1
instance = comp, \inst7|comb~3 , inst7|comb~3, top_level, 1
instance = comp, \inst7|comb~5 , inst7|comb~5, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[1] , inst5|ALU_Ctrl_asa|ALUControl[1], top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|is_sub~2 , inst5|ALU|AU|is_sub~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|loop0:2:half_adder_inst|sum , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|\loop0:2:half_adder_inst|sum, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c[2] , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c[2], top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:2:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:2:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:1:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:1:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:1:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|AU|c_in , inst5|ALU|AU|c_in, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:0:tsb|outp~0 , inst5|ALU|mux2|tsb0|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:3:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_ovfl~2 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_ovfl~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|sum[3] , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|sum[3], top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:3:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:3:tsb|outp~2, top_level, 1
instance = comp, \inst7|comb~0 , inst7|comb~0, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~4 , inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~4, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[6]~0 , inst5|ALU|AU|sub_block|b_out[6]~0, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[5]~4 , inst5|ALU|AU|sub_block|b_out[5]~4, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[4]~3 , inst5|ALU|AU|sub_block|b_out[4]~3, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[2]~1 , inst5|ALU|AU|sub_block|b_out[2]~1, top_level, 1
instance = comp, \inst5|ALU|AU|sub_block|b_out[3]~2 , inst5|ALU|AU|sub_block|b_out[3]~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~3 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:0:cla4_adder_inst|c_out~2 , inst5|ALU|AU|decode|\loop0:0:cla4_adder_inst|c_out~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~2, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:6:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:6:tsb|outp~3, top_level, 1
instance = comp, \inst7|comb~6 , inst7|comb~6, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:5:tsb|outp~2 , inst7|PC_jump_mux|tsb0|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|master|q_t , inst1|PC_reg|\loop0:5:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:5:dff|slave|q_t , inst1|PC_reg|\loop0:5:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c[1]~5 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c[1]~5, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:5:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst7|comb~8 , inst7|comb~8, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~1 , inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~1, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl~3 , inst5|ALU_Ctrl_asa|ALUControl~3, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:4:tsb|outp~2 , inst7|PC_jump_mux|tsb0|\loop0:4:tsb|outp~2, top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|master|q_t , inst1|PC_reg|\loop0:4:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:4:dff|slave|q_t , inst1|PC_reg|\loop0:4:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU_Ctrl_asa|ALUControl[2] , inst5|ALU_Ctrl_asa|ALUControl[2], top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:4:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:4:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:4:tsb|outp~2, top_level, 1
instance = comp, \inst7|comb~7 , inst7|comb~7, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:3:tsb|outp~3 , inst7|PC_jump_mux|tsb0|\loop0:3:tsb|outp~3, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:3:tsb|outp~2 , inst7|PC_jump_mux|tsb0|\loop0:3:tsb|outp~2, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|master|q_t , inst1|PC_reg|\loop0:3:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:3:dff|slave|q_t , inst1|PC_reg|\loop0:3:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb0|loop0:2:tsb|outp~0 , inst7|PC_jump_mux|tsb0|\loop0:2:tsb|outp~0, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|master|q_t , inst1|PC_reg|\loop0:2:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:2:dff|slave|q_t , inst1|PC_reg|\loop0:2:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb1|loop0:1:tsb|outp~0 , inst7|PC_jump_mux|tsb1|\loop0:1:tsb|outp~0, top_level, 1
instance = comp, \inst1|PC_reg|loop0:1:dff|master|q_t , inst1|PC_reg|\loop0:1:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:1:dff|slave|q_t , inst1|PC_reg|\loop0:1:dff|slave|q_t, top_level, 1
instance = comp, \inst7|PC_jump_mux|tsb1|loop0:0:tsb|outp~0 , inst7|PC_jump_mux|tsb1|\loop0:0:tsb|outp~0, top_level, 1
instance = comp, \inst1|PC_reg|loop0:0:dff|master|q_t , inst1|PC_reg|\loop0:0:dff|master|q_t, top_level, 1
instance = comp, \inst1|PC_reg|loop0:0:dff|slave|q_t , inst1|PC_reg|\loop0:0:dff|slave|q_t, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~3 , inst5|ALU|mux2|tsb0|\loop0:7:tsb|outp~3, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|sum[3]~2 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|sum[3]~2, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c~4 , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c~4, top_level, 1
instance = comp, \inst5|ALU|AU|decode|loop0:1:cla4_adder_inst|c_ovfl , inst5|ALU|AU|decode|\loop0:1:cla4_adder_inst|c_ovfl, top_level, 1
instance = comp, \inst5|ALU|mux2|tsb0|loop0:7:tsb|outp~2 , inst5|ALU|mux2|tsb0|\loop0:7:tsb|outp~2, top_level, 1
instance = comp, \output_sel[0]~input , output_sel[0]~input, top_level, 1
instance = comp, \output_sel[2]~input , output_sel[2]~input, top_level, 1
instance = comp, \output_sel[1]~input , output_sel[1]~input, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|dec|Equal0~0 , inst3|\loop0:7:mux_i|dec|Equal0~0, top_level, 1
instance = comp, \~GND , ~GND, top_level, 1
instance = comp, \DMEM|sram|ram_block|auto_generated|ram_block1a0 , DMEM|sram|ram_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:7:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~5 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~5, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|dec|Equal0~1 , inst3|\loop0:7:mux_i|dec|Equal0~1, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~3 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~3, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|dec|Equal0~2 , inst3|\loop0:7:mux_i|dec|Equal0~2, top_level, 1
instance = comp, \inst3|loop0:7:mux_i|loop0:5:tsb|outp~4 , inst3|\loop0:7:mux_i|\loop0:5:tsb|outp~4, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:6:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:6:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:6:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:5:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:5:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:5:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:4:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:4:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:4:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:3:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:3:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:3:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:2:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:2:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:2:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:1:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:1:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:1:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:1:mux_i|\loop0:5:tsb|outp~2, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:4:tsb|outp~0 , inst3|\loop0:0:mux_i|\loop0:4:tsb|outp~0, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:5:tsb|outp~1 , inst3|\loop0:0:mux_i|\loop0:5:tsb|outp~1, top_level, 1
instance = comp, \inst3|loop0:0:mux_i|loop0:5:tsb|outp~2 , inst3|\loop0:0:mux_i|\loop0:5:tsb|outp~2, top_level, 1
