var structs__pb__graph__edge =
[
    [ "capacitance", "d3/da2/structs__pb__graph__edge.html#aa6ea7dbca7c6c0c9dd53264ce0bbbda2", null ],
    [ "delay_max", "d3/da2/structs__pb__graph__edge.html#a3d676d16b9fb9c88ff1f5e6de14e3099", null ],
    [ "delay_min", "d3/da2/structs__pb__graph__edge.html#ae5392520ae40b13128e3885c4b94a7e2", null ],
    [ "driver_pin", "d3/da2/structs__pb__graph__edge.html#ac1de23cc6e114c14e4bcc83383323806", null ],
    [ "driver_set", "d3/da2/structs__pb__graph__edge.html#ad2c9a42edf8fb8b8f24d7d88ffd2837e", null ],
    [ "infer_pattern", "d3/da2/structs__pb__graph__edge.html#a683ea67a6b0de116def07f38a46f19ef", null ],
    [ "input_pins", "d3/da2/structs__pb__graph__edge.html#a96bbcae9ac7b25cc7550fe61f256638b", null ],
    [ "interconnect", "d3/da2/structs__pb__graph__edge.html#aafc1a8a90d2e941d38d673f37fd4b336", null ],
    [ "num_input_pins", "d3/da2/structs__pb__graph__edge.html#a7c38f2200f846384222fb06d2db3e788", null ],
    [ "num_output_pins", "d3/da2/structs__pb__graph__edge.html#aa0e36a526390c0537bf4b5fda80d1e2f", null ],
    [ "num_pack_patterns", "d3/da2/structs__pb__graph__edge.html#a3c4783b12d62ec2ff357a10716ffdaf0", null ],
    [ "output_pins", "d3/da2/structs__pb__graph__edge.html#a6349afd9e17f1f774146f94f9de35c88", null ],
    [ "pack_pattern_indices", "d3/da2/structs__pb__graph__edge.html#aa2a23d18fb45175f144a83ea3ff8399b", null ],
    [ "pack_pattern_names", "d3/da2/structs__pb__graph__edge.html#adbae029145fc3d3b20965f3b64639854", null ]
];