# Pipelined CPU
The Pipelined CPU is based on the single clock CPU with 5 stages and it can support 31 mips instructions.

Add Forwarding unit to solve data hazard rather than simply insert stalls.



