Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  2 14:12:15 2024
| Host         : Jake running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADT_toplevel_timing_summary_routed.rpt -pb ADT_toplevel_timing_summary_routed.pb -rpx ADT_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : ADT_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     5           
LUTAR-1    Warning           LUT drives async reset alert    8           
TIMING-18  Warning           Missing input or output delay   7           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (149)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (149)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ADT/counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ADT/present_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: TWICtl/DONE_O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.765        0.000                      0                  240        0.198        0.000                      0                  240        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.236        0.000                      0                  204        0.198        0.000                      0                  204        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.765        0.000                      0                   36        1.328        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.292ns (28.569%)  route 3.230ns (71.431%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  TWICtl/rSda_reg/Q
                         net (fo=3, routed)           1.157     6.907    TWICtl/AD2_SDA_TRI
    SLICE_X2Y124         LUT3 (Prop_lut3_I2_O)        0.153     7.060 f  TWICtl/FSM_gray_state[0]_i_3/O
                         net (fo=6, routed)           0.732     7.792    TWICtl/FSM_gray_state[0]_i_3_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.357     8.149 r  TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.848     8.996    TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.326     9.322 r  TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.493     9.816    TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.575    14.997    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDRE (Setup_fdre_C_CE)      -0.169    15.052    TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 1.292ns (28.569%)  route 3.230ns (71.431%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  TWICtl/rSda_reg/Q
                         net (fo=3, routed)           1.157     6.907    TWICtl/AD2_SDA_TRI
    SLICE_X2Y124         LUT3 (Prop_lut3_I2_O)        0.153     7.060 f  TWICtl/FSM_gray_state[0]_i_3/O
                         net (fo=6, routed)           0.732     7.792    TWICtl/FSM_gray_state[0]_i_3_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.357     8.149 r  TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.848     8.996    TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.326     9.322 r  TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.493     9.816    TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X2Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.575    14.997    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y127         FDRE (Setup_fdre_C_CE)      -0.169    15.052    TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.184ns (26.563%)  route 3.273ns (73.437%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.714     9.751    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.575    14.997    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y122         FDSE (Setup_fdse_C_CE)      -0.169    15.052    TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.184ns (26.563%)  route 3.273ns (73.437%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.714     9.751    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.575    14.997    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y122         FDSE (Setup_fdse_C_CE)      -0.169    15.052    TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.184ns (26.551%)  route 3.275ns (73.449%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.716     9.753    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.577    14.999    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.054    TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.184ns (26.563%)  route 3.273ns (73.437%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.714     9.751    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.575    14.997    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[4]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y122         FDSE (Setup_fdse_C_CE)      -0.169    15.052    TWICtl/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.184ns (26.551%)  route 3.275ns (73.449%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.716     9.753    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.577    14.999    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.054    TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.184ns (26.551%)  route 3.275ns (73.449%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.716     9.753    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.577    14.999    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X2Y121         FDRE (Setup_fdre_C_CE)      -0.169    15.054    TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 TWICtl/sclCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.184ns (26.563%)  route 3.273ns (73.437%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  TWICtl/sclCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/sclCnt_reg[7]/Q
                         net (fo=2, routed)           0.678     6.428    TWICtl/sclCnt_reg[7]
    SLICE_X0Y126         LUT5 (Prop_lut5_I1_O)        0.124     6.552 f  TWICtl/subState[1]_i_4/O
                         net (fo=1, routed)           0.444     6.996    TWICtl/subState[1]_i_4_n_0
    SLICE_X0Y126         LUT5 (Prop_lut5_I0_O)        0.124     7.120 f  TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.748     7.868    TWICtl/subState[1]_i_2_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I1_O)        0.153     8.021 r  TWICtl/FSM_gray_state[3]_i_6/O
                         net (fo=2, routed)           0.688     8.709    TWICtl/FSM_gray_state[3]_i_6_n_0
    SLICE_X4Y125         LUT6 (Prop_lut6_I2_O)        0.327     9.036 r  TWICtl/dataByte[6]_i_1/O
                         net (fo=8, routed)           0.714     9.751    TWICtl/dataByte[6]_i_1_n_0
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.575    14.997    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X2Y122         FDSE (Setup_fdse_C_CE)      -0.169    15.052    TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.292ns (29.546%)  route 3.081ns (70.454%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  TWICtl/rSda_reg/Q
                         net (fo=3, routed)           1.157     6.907    TWICtl/AD2_SDA_TRI
    SLICE_X2Y124         LUT3 (Prop_lut3_I2_O)        0.153     7.060 f  TWICtl/FSM_gray_state[0]_i_3/O
                         net (fo=6, routed)           0.732     7.792    TWICtl/FSM_gray_state[0]_i_3_n_0
    SLICE_X5Y125         LUT5 (Prop_lut5_I0_O)        0.357     8.149 r  TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=1, routed)           0.848     8.996    TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.326     9.322 r  TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.344     9.666    TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X5Y126         FDRE                                         r  TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572    14.994    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.276    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y126         FDRE (Setup_fdre_C_CE)      -0.205    15.030    TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                  5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.073     1.728    TWICtl/dataByte_reg[7]_0[5]
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.098     1.826 r  TWICtl/dataByte[6]_i_2/O
                         net (fo=1, routed)           0.000     1.826    TWICtl/dataByte[6]_i_2_n_0
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.024    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[6]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X2Y121         FDRE (Hold_fdre_C_D)         0.121     1.628    TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/currAddr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.627%)  route 0.167ns (44.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y127         FDRE                                         r  TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=27, routed)          0.167     1.838    TWICtl/state[1]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  TWICtl/currAddr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    TWICtl/currAddr[0]_i_1_n_0
    SLICE_X2Y126         FDRE                                         r  TWICtl/currAddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y126         FDRE                                         r  TWICtl/currAddr_reg[0]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.121     1.639    TWICtl/currAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  CLK_DIV/div_clk.count_reg[0]/Q
                         net (fo=3, routed)           0.168     1.828    CLK_DIV/count[0]
    SLICE_X1Y101         LUT1 (Prop_lut1_I0_O)        0.042     1.870 r  CLK_DIV/div_clk.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    CLK_DIV/p_1_in[0]
    SLICE_X1Y101         FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y101         FDRE                                         r  CLK_DIV/div_clk.count_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    CLK_DIV/div_clk.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 TWICtl/dataByte_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/dataByte_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.207ns (53.840%)  route 0.177ns (46.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  TWICtl/dataByte_reg[1]/Q
                         net (fo=3, routed)           0.177     1.849    TWICtl/dataByte_reg[7]_0[1]
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.043     1.892 r  TWICtl/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.892    TWICtl/dataByte[2]_i_1_n_0
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.023    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X2Y122         FDSE (Hold_fdse_C_D)         0.131     1.638    TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TWICtl/busState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/busState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.586     1.505    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  TWICtl/busState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  TWICtl/busState_reg[0]/Q
                         net (fo=2, routed)           0.175     1.845    TWICtl/busState_reg_n_0_[0]
    SLICE_X2Y123         LUT6 (Prop_lut6_I5_O)        0.045     1.890 r  TWICtl/busState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    TWICtl/busState[0]_i_1_n_0
    SLICE_X2Y123         FDRE                                         r  TWICtl/busState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.021    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  TWICtl/busState_reg[0]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.120     1.625    TWICtl/busState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 ADT/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.504    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  ADT/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  ADT/counter_reg[26]/Q
                         net (fo=11, routed)          0.122     1.767    ADT/counter_reg[26]
    SLICE_X3Y125         LUT2 (Prop_lut2_I0_O)        0.045     1.812 r  ADT/counter[24]_i_3/O
                         net (fo=1, routed)           0.000     1.812    ADT/counter[24]_i_3_n_0
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.878 r  ADT/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    ADT/counter_reg[24]_i_1_n_5
    SLICE_X3Y125         FDCE                                         r  ADT/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.020    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  ADT/counter_reg[26]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y125         FDCE (Hold_fdce_C_D)         0.105     1.609    ADT/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWICtl/rScl_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           0.187     1.856    TWICtl/AD2_SCL_TRI
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  TWICtl/rScl_i_1/O
                         net (fo=1, routed)           0.000     1.901    TWICtl/rScl_i_1_n_0
    SLICE_X2Y125         FDRE                                         r  TWICtl/rScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.020    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWICtl/rScl_reg/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y125         FDRE (Hold_fdre_C_D)         0.120     1.624    TWICtl/rScl_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CLK_DIV/div_clk.count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.792    CLK_DIV/count[7]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  CLK_DIV/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.903    CLK_DIV/p_1_in[7]
    SLICE_X0Y101         FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  CLK_DIV/div_clk.count_reg[7]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.623    CLK_DIV/div_clk.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  CLK_DIV/div_clk.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CLK_DIV/div_clk.count_reg[11]/Q
                         net (fo=2, routed)           0.134     1.793    CLK_DIV/count[11]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  CLK_DIV/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.904    CLK_DIV/p_1_in[11]
    SLICE_X0Y102         FDRE                                         r  CLK_DIV/div_clk.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  CLK_DIV/div_clk.count_reg[11]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    CLK_DIV/div_clk.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 CLK_DIV/div_clk.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_DIV/div_clk.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.599     1.518    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  CLK_DIV/div_clk.count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.793    CLK_DIV/count[3]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.904 r  CLK_DIV/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.904    CLK_DIV/p_1_in[3]
    SLICE_X0Y100         FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.872     2.037    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  CLK_DIV/div_clk.count_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.623    CLK_DIV/div_clk.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y119    ADT/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121    ADT/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y121    ADT/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122    ADT/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122    ADT/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122    ADT/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y122    ADT/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    ADT/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    ADT/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    ADT/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    ADT/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    ADT/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y119    ADT/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y121    ADT/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y122    ADT/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.606ns (13.122%)  route 4.012ns (86.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.404     9.930    ADT/present_state_reg[0]_0
    SLICE_X6Y125         FDCE                                         f  ADT/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.570    14.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  ADT/present_state_reg[1]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y125         FDCE (Recov_fdce_C_CLR)     -0.521    14.695    ADT/present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.606ns (13.535%)  route 3.871ns (86.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.263     9.789    ADT/present_state_reg[0]_0
    SLICE_X6Y126         FDCE                                         f  ADT/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  ADT/present_state_reg[3]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X6Y126         FDCE (Recov_fdce_C_CLR)     -0.521    14.697    ADT/present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     9.503    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574    14.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[28]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.607    14.613    ADT/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     9.503    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574    14.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[29]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.607    14.613    ADT/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     9.503    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574    14.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[30]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.607    14.613    ADT/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     9.503    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574    14.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[31]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X3Y126         FDCE (Recov_fdce_C_CLR)     -0.607    14.613    ADT/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.606ns (14.469%)  route 3.582ns (85.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     9.500    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[20]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.607    14.627    ADT/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.606ns (14.469%)  route 3.582ns (85.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     9.500    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[21]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.607    14.627    ADT/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.606ns (14.469%)  route 3.582ns (85.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     9.500    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[22]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.607    14.627    ADT/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.606ns (14.469%)  route 3.582ns (85.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           1.609     7.376    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.150     7.526 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     9.500    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572    14.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[23]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X3Y124         FDCE (Recov_fdce_C_CLR)     -0.607    14.627    ADT/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  5.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.183ns (15.509%)  route 0.997ns (84.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.398     2.697    ADT/present_state_reg[0]_0
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.026    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[0]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    ADT/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.183ns (15.509%)  route 0.997ns (84.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.398     2.697    ADT/present_state_reg[0]_0
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.026    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[1]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    ADT/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.183ns (15.509%)  route 0.997ns (84.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.398     2.697    ADT/present_state_reg[0]_0
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.026    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    ADT/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.183ns (15.509%)  route 0.997ns (84.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.398     2.697    ADT/present_state_reg[0]_0
    SLICE_X3Y119         FDCE                                         f  ADT/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.026    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[3]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y119         FDCE (Remov_fdce_C_CLR)     -0.154     1.369    ADT/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.183ns (14.719%)  route 1.060ns (85.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.462     2.761    ADT/present_state_reg[0]_0
    SLICE_X3Y120         FDCE                                         f  ADT/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  ADT/counter_reg[4]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X3Y120         FDCE (Remov_fdce_C_CLR)     -0.154     1.368    ADT/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.183ns (14.719%)  route 1.060ns (85.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.462     2.761    ADT/present_state_reg[0]_0
    SLICE_X3Y120         FDCE                                         f  ADT/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  ADT/counter_reg[5]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X3Y120         FDCE (Remov_fdce_C_CLR)     -0.154     1.368    ADT/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.183ns (14.719%)  route 1.060ns (85.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.462     2.761    ADT/present_state_reg[0]_0
    SLICE_X3Y120         FDCE                                         f  ADT/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  ADT/counter_reg[6]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X3Y120         FDCE (Remov_fdce_C_CLR)     -0.154     1.368    ADT/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.183ns (14.719%)  route 1.060ns (85.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.462     2.761    ADT/present_state_reg[0]_0
    SLICE_X3Y120         FDCE                                         f  ADT/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.860     2.025    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y120         FDCE                                         r  ADT/counter_reg[7]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X3Y120         FDCE (Remov_fdce_C_CLR)     -0.154     1.368    ADT/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.183ns (14.006%)  route 1.124ns (85.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.525     2.824    ADT/present_state_reg[0]_0
    SLICE_X3Y121         FDCE                                         f  ADT/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  ADT/counter_reg[10]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.154     1.367    ADT/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.183ns (14.006%)  route 1.124ns (85.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.598     1.517    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           0.599     2.257    CLK_DIV/LED17_R_OBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I1_O)        0.042     2.299 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          0.525     2.824    ADT/present_state_reg[0]_0
    SLICE_X3Y121         FDCE                                         f  ADT/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.859     2.024    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y121         FDCE                                         r  ADT/counter_reg[11]/C
                         clock pessimism             -0.502     1.521    
    SLICE_X3Y121         FDCE (Remov_fdce_C_CLR)     -0.154     1.367    ADT/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  1.457    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.228ns  (logic 4.315ns (52.448%)  route 3.912ns (47.552%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[10]/G
    SLICE_X1Y117         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[10]/Q
                         net (fo=1, routed)           3.912     4.675    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     8.228 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.228    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 4.317ns (53.150%)  route 3.805ns (46.850%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[13]/G
    SLICE_X1Y118         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           3.805     4.568    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.122 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.122    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.079ns  (logic 4.332ns (53.619%)  route 3.747ns (46.381%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[15]/G
    SLICE_X1Y118         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           3.747     4.510    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     8.079 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.079    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 4.333ns (54.701%)  route 3.589ns (45.299%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[14]/G
    SLICE_X1Y118         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           3.589     4.352    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     7.922 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.922    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.853ns  (logic 4.311ns (54.894%)  route 3.542ns (45.106%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[8]/G
    SLICE_X1Y118         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           3.542     4.305    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     7.853 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.853    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 4.114ns (52.775%)  route 3.682ns (47.225%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[7]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           3.682     4.241    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     7.796 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.796    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 4.315ns (56.387%)  route 3.337ns (43.613%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X1Y117         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           3.337     4.100    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.652 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.652    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.651ns  (logic 4.114ns (53.768%)  route 3.537ns (46.232%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           3.537     4.096    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     7.651 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.651    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.641ns  (logic 4.111ns (53.798%)  route 3.530ns (46.202%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[5]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ADT/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           3.530     4.089    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     7.641 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.641    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 4.317ns (57.560%)  route 3.183ns (42.440%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X1Y117         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           3.183     3.946    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     7.500 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.500    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.411ns (81.542%)  route 0.319ns (18.458%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[2]/G
    SLICE_X0Y117         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.319     0.477    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.731 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.731    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.379ns (76.772%)  route 0.417ns (23.228%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[0]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[0]/Q
                         net (fo=1, routed)           0.417     0.575    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.797 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.797    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.394ns (70.399%)  route 0.586ns (29.601%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[1]/G
    SLICE_X0Y117         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[1]/Q
                         net (fo=1, routed)           0.586     0.744    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.980 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.980    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.410ns (63.602%)  route 0.807ns (36.398%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[4]/G
    SLICE_X0Y117         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.807     0.965    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.218 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.218    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.409ns (62.693%)  route 0.839ns (37.307%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[3]/G
    SLICE_X0Y117         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.839     0.997    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.248 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.248    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.456ns (59.373%)  route 0.996ns (40.627%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[11]/G
    SLICE_X1Y117         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  ADT/DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           0.996     1.220    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.453 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.453    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.479ns (59.656%)  route 1.000ns (40.344%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[9]/G
    SLICE_X1Y117         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  ADT/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           1.000     1.224    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.479 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.479    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.476ns (58.572%)  route 1.044ns (41.428%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[12]/G
    SLICE_X1Y117         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  ADT/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           1.044     1.268    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.521 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.521    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.552ns  (logic 1.410ns (55.274%)  route 1.141ns (44.726%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[5]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           1.141     1.299    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.552 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.552    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/DATA_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.414ns (55.284%)  route 1.143ns (44.716%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         LDCE                         0.000     0.000 r  ADT/DATA_OUT_reg[6]/G
    SLICE_X1Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           1.143     1.301    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.557 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.557    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/ERR_O_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.475ns  (logic 3.977ns (53.204%)  route 3.498ns (46.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.695     5.297    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X3Y128         FDSE                                         r  TWICtl/ERR_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y128         FDSE (Prop_fdse_C_Q)         0.456     5.753 r  TWICtl/ERR_O_reg/Q
                         net (fo=1, routed)           3.498     9.251    LED16_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.772 r  LED16_G_OBUF_inst/O
                         net (fo=0)                   0.000    12.772    LED16_G
    M16                                                               r  LED16_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_DIV/sclki_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.540ns  (logic 3.980ns (60.850%)  route 2.560ns (39.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.709     5.311    CLK_DIV/SYS_CLK_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  CLK_DIV/sclki_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  CLK_DIV/sclki_reg/Q
                         net (fo=3, routed)           2.560     8.328    LED17_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    11.852 r  LED17_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.852    LED17_R
    N16                                                               r  LED17_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.998ns (66.393%)  route 2.024ns (33.607%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.691     5.293    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  TWICtl/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  TWICtl/rSda_reg/Q
                         net (fo=3, routed)           2.024     7.773    AD2_SDA_IOBUF_inst/T
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    11.315 r  AD2_SDA_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.315    AD2_SDA
    H14                                                               r  AD2_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/rScl_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD2_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.898ns  (logic 4.048ns (68.633%)  route 1.850ns (31.367%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.689     5.291    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y125         FDRE                                         r  TWICtl/rScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.518     5.809 f  TWICtl/rScl_reg/Q
                         net (fo=3, routed)           1.850     7.659    AD2_SCL_IOBUF_inst/T
    G16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    11.189 r  AD2_SCL_IOBUF_inst/OBUFT/O
                         net (fo=2, unset)            0.000    11.189    AD2_SCL
    G16                                                               r  AD2_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 1.712ns (29.443%)  route 4.103ns (70.557%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.697     5.299    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.372     7.128    ADT/counter_reg[3]
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.252 r  ADT/next_state[1]_LDC_i_66/O
                         net (fo=1, routed)           0.000     7.252    ADT/next_state[1]_LDC_i_66_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.785 r  ADT/next_state[1]_LDC_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.785    ADT/next_state[1]_LDC_i_43_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  ADT/next_state[1]_LDC_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.902    ADT/next_state[1]_LDC_i_25_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.019 r  ADT/next_state[1]_LDC_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.019    ADT/next_state[1]_LDC_i_7_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.136 f  ADT/next_state[1]_LDC_i_5/CO[3]
                         net (fo=4, routed)           1.446     9.582    ADT/next_state[1]_LDC_i_5_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I5_O)        0.124     9.706 r  ADT/next_state[0]_LDC_i_4/O
                         net (fo=1, routed)           0.801    10.507    ADT/next_state[0]_LDC_i_4_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.631 f  ADT/next_state[0]_LDC_i_2/O
                         net (fo=2, routed)           0.483    11.114    ADT/next_state[0]_LDC_i_2_n_0
    SLICE_X6Y123         FDCE                                         f  ADT/next_state[0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 1.712ns (30.078%)  route 3.980ns (69.922%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.697     5.299    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.372     7.128    ADT/counter_reg[3]
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.252 r  ADT/next_state[1]_LDC_i_66/O
                         net (fo=1, routed)           0.000     7.252    ADT/next_state[1]_LDC_i_66_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.785 r  ADT/next_state[1]_LDC_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.785    ADT/next_state[1]_LDC_i_43_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  ADT/next_state[1]_LDC_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.902    ADT/next_state[1]_LDC_i_25_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.019 r  ADT/next_state[1]_LDC_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.019    ADT/next_state[1]_LDC_i_7_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.136 f  ADT/next_state[1]_LDC_i_5/CO[3]
                         net (fo=4, routed)           1.446     9.582    ADT/next_state[1]_LDC_i_5_n_0
    SLICE_X6Y124         LUT6 (Prop_lut6_I5_O)        0.124     9.706 r  ADT/next_state[0]_LDC_i_4/O
                         net (fo=1, routed)           0.801    10.507    ADT/next_state[0]_LDC_i_4_n_0
    SLICE_X5Y124         LUT6 (Prop_lut6_I5_O)        0.124    10.631 f  ADT/next_state[0]_LDC_i_2/O
                         net (fo=2, routed)           0.360    10.991    ADT/next_state[0]_LDC_i_2_n_0
    SLICE_X5Y123         LDCE                                         f  ADT/next_state[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[1]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 1.738ns (31.049%)  route 3.860ns (68.951%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.697     5.299    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.372     7.128    ADT/counter_reg[3]
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.252 r  ADT/next_state[1]_LDC_i_66/O
                         net (fo=1, routed)           0.000     7.252    ADT/next_state[1]_LDC_i_66_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.785 r  ADT/next_state[1]_LDC_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.785    ADT/next_state[1]_LDC_i_43_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  ADT/next_state[1]_LDC_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.902    ADT/next_state[1]_LDC_i_25_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.019 r  ADT/next_state[1]_LDC_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.019    ADT/next_state[1]_LDC_i_7_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.136 r  ADT/next_state[1]_LDC_i_5/CO[3]
                         net (fo=4, routed)           1.183     9.318    ADT/next_state[1]_LDC_i_5_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I0_O)        0.124     9.442 r  ADT/next_state[1]_LDC_i_4/O
                         net (fo=1, routed)           0.622    10.065    ADT/next_state[1]_LDC_i_4_n_0
    SLICE_X7Y125         LUT5 (Prop_lut5_I0_O)        0.150    10.215 f  ADT/next_state[1]_LDC_i_2/O
                         net (fo=1, routed)           0.682    10.897    ADT/next_state[1]_LDC_i_2_n_0
    SLICE_X7Y125         LDCE                                         f  ADT/next_state[1]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.111ns  (logic 1.712ns (33.495%)  route 3.399ns (66.505%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.697     5.299    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  ADT/counter_reg[3]/Q
                         net (fo=10, routed)          1.372     7.128    ADT/counter_reg[3]
    SLICE_X8Y120         LUT2 (Prop_lut2_I1_O)        0.124     7.252 r  ADT/next_state[1]_LDC_i_66/O
                         net (fo=1, routed)           0.000     7.252    ADT/next_state[1]_LDC_i_66_n_0
    SLICE_X8Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.785 r  ADT/next_state[1]_LDC_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.785    ADT/next_state[1]_LDC_i_43_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.902 r  ADT/next_state[1]_LDC_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.902    ADT/next_state[1]_LDC_i_25_n_0
    SLICE_X8Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.019 r  ADT/next_state[1]_LDC_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.019    ADT/next_state[1]_LDC_i_7_n_0
    SLICE_X8Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.136 f  ADT/next_state[1]_LDC_i_5/CO[3]
                         net (fo=4, routed)           1.183     9.318    ADT/next_state[1]_LDC_i_5_n_0
    SLICE_X6Y125         LUT6 (Prop_lut6_I2_O)        0.124     9.442 r  ADT/next_state[1]_LDC_i_3/O
                         net (fo=1, routed)           0.171     9.613    ADT/next_state[1]_LDC_i_3_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.737 f  ADT/next_state[1]_LDC_i_1/O
                         net (fo=2, routed)           0.673    10.411    ADT/next_state[1]_LDC_i_1_n_0
    SLICE_X5Y125         FDPE                                         f  ADT/next_state[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.046ns  (logic 1.596ns (39.449%)  route 2.450ns (60.551%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.697     5.299    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.885     6.640    ADT/counter_reg[2]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124     6.764 r  ADT/next_state[2]_LDC_i_36/O
                         net (fo=1, routed)           0.000     6.764    ADT/next_state[2]_LDC_i_36_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.314 r  ADT/next_state[2]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.314    ADT/next_state[2]_LDC_i_22_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  ADT/next_state[2]_LDC_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.428    ADT/next_state[2]_LDC_i_13_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  ADT/next_state[2]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/next_state[2]_LDC_i_4_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  ADT/next_state[2]_LDC_i_3/CO[3]
                         net (fo=6, routed)           0.909     8.565    ADT/next_state[2]_LDC_i_3_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I3_O)        0.124     8.689 f  ADT/next_state[2]_LDC_i_2/O
                         net (fo=2, routed)           0.656     9.345    ADT/next_state[2]_LDC_i_2_n_0
    SLICE_X4Y124         LDCE                                         f  ADT/next_state[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/next_state[2]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.041ns  (logic 1.596ns (39.491%)  route 2.445ns (60.509%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.697     5.299    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y119         FDCE                                         r  ADT/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.456     5.755 f  ADT/counter_reg[2]/Q
                         net (fo=10, routed)          0.885     6.640    ADT/counter_reg[2]
    SLICE_X5Y120         LUT2 (Prop_lut2_I0_O)        0.124     6.764 r  ADT/next_state[2]_LDC_i_36/O
                         net (fo=1, routed)           0.000     6.764    ADT/next_state[2]_LDC_i_36_n_0
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.314 r  ADT/next_state[2]_LDC_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.314    ADT/next_state[2]_LDC_i_22_n_0
    SLICE_X5Y121         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  ADT/next_state[2]_LDC_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.428    ADT/next_state[2]_LDC_i_13_n_0
    SLICE_X5Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  ADT/next_state[2]_LDC_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.542    ADT/next_state[2]_LDC_i_4_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  ADT/next_state[2]_LDC_i_3/CO[3]
                         net (fo=6, routed)           0.909     8.565    ADT/next_state[2]_LDC_i_3_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I3_O)        0.124     8.689 f  ADT/next_state[2]_LDC_i_2/O
                         net (fo=2, routed)           0.652     9.341    ADT/next_state[2]_LDC_i_2_n_0
    SLICE_X5Y124         FDCE                                         f  ADT/next_state[2]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.148ns (44.214%)  route 0.187ns (55.786%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.187     1.842    ADT/LED[15][5]
    SLICE_X1Y119         LDCE                                         r  ADT/DATA_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.148ns (43.585%)  route 0.192ns (56.415%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDSE (Prop_fdse_C_Q)         0.148     1.655 r  TWICtl/dataByte_reg[7]/Q
                         net (fo=3, routed)           0.192     1.847    ADT/LED[15][7]
    SLICE_X1Y119         LDCE                                         r  ADT/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.164ns (47.902%)  route 0.178ns (52.098%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.178     1.850    ADT/LED[15][6]
    SLICE_X1Y119         LDCE                                         r  ADT/DATA_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.148ns (35.483%)  route 0.269ns (64.517%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDSE (Prop_fdse_C_Q)         0.148     1.655 r  TWICtl/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.269     1.925    ADT/LED[15][2]
    SLICE_X0Y117         LDCE                                         r  ADT/DATA_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.164ns (38.201%)  route 0.265ns (61.799%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  TWICtl/dataByte_reg[6]/Q
                         net (fo=3, routed)           0.265     1.937    ADT/LED[15][6]
    SLICE_X1Y118         LDCE                                         r  ADT/DATA_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.164ns (37.947%)  route 0.268ns (62.053%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  TWICtl/dataByte_reg[4]/Q
                         net (fo=3, routed)           0.268     1.940    ADT/LED[15][4]
    SLICE_X1Y117         LDCE                                         r  ADT/DATA_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.164ns (37.547%)  route 0.273ns (62.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.273     1.941    ADT/LED[15][0]
    SLICE_X1Y119         LDCE                                         r  ADT/DATA_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.164ns (37.547%)  route 0.273ns (62.453%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.585     1.504    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y124         FDRE                                         r  TWICtl/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  TWICtl/dataByte_reg[0]/Q
                         net (fo=5, routed)           0.273     1.941    ADT/LED[15][0]
    SLICE_X1Y118         LDCE                                         r  ADT/DATA_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.148ns (33.074%)  route 0.299ns (66.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y121         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  TWICtl/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.299     1.955    ADT/LED[15][5]
    SLICE_X1Y118         LDCE                                         r  ADT/DATA_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TWICtl/dataByte_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT/DATA_OUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.148ns (32.866%)  route 0.302ns (67.134%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.507    TWICtl/SYS_CLK_IBUF_BUFG
    SLICE_X2Y122         FDSE                                         r  TWICtl/dataByte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDSE (Prop_fdse_C_Q)         0.148     1.655 r  TWICtl/dataByte_reg[7]/Q
                         net (fo=3, routed)           0.302     1.958    ADT/LED[15][7]
    SLICE_X1Y118         LDCE                                         r  ADT/DATA_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/present_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.591ns  (logic 1.657ns (25.140%)  route 4.934ns (74.860%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.404     6.591    ADT/present_state_reg[0]_0
    SLICE_X6Y125         FDCE                                         f  ADT/present_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.570     4.992    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  ADT/present_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/present_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.450ns  (logic 1.657ns (25.689%)  route 4.793ns (74.311%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          2.263     6.450    ADT/present_state_reg[0]_0
    SLICE_X6Y126         FDCE                                         f  ADT/present_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  ADT/present_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.657ns (26.879%)  route 4.508ns (73.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     6.165    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574     4.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[28]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.657ns (26.879%)  route 4.508ns (73.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     6.165    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574     4.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.657ns (26.879%)  route 4.508ns (73.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     6.165    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574     4.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[30]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.165ns  (logic 1.657ns (26.879%)  route 4.508ns (73.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.977     6.165    ADT/present_state_reg[0]_0
    SLICE_X3Y126         FDCE                                         f  ADT/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.574     4.996    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y126         FDCE                                         r  ADT/counter_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 1.657ns (26.894%)  route 4.504ns (73.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     6.161    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 1.657ns (26.894%)  route 4.504ns (73.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     6.161    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 1.657ns (26.894%)  route 4.504ns (73.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     6.161    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[22]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ADT/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.161ns  (logic 1.657ns (26.894%)  route 4.504ns (73.106%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.994ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           2.531     4.038    CLK_DIV/CPU_RESETN_IBUF
    SLICE_X1Y104         LUT2 (Prop_lut2_I0_O)        0.150     4.188 f  CLK_DIV/present_state[3]_i_2/O
                         net (fo=36, routed)          1.974     6.161    ADT/present_state_reg[0]_0
    SLICE_X3Y124         FDCE                                         f  ADT/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.572     4.994    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  ADT/counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT/next_state[1]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ADT/present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         LDCE                         0.000     0.000 r  ADT/next_state[1]_LDC/G
    SLICE_X7Y125         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/next_state[1]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    ADT/next_state[1]_LDC_n_0
    SLICE_X6Y125         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  ADT/present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    ADT/present_state[1]_i_1_n_0
    SLICE_X6Y125         FDCE                                         r  ADT/present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y125         FDCE                                         r  ADT/present_state_reg[1]/C

Slack:                    inf
  Source:                 ADT/next_state[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            ADT/present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         LDCE                         0.000     0.000 r  ADT/next_state[3]_LDC/G
    SLICE_X7Y126         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  ADT/next_state[3]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    ADT/next_state[3]_LDC_n_0
    SLICE_X6Y126         LUT2 (Prop_lut2_I0_O)        0.045     0.290 r  ADT/present_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.290    ADT/present_state[3]_i_1_n_0
    SLICE_X6Y126         FDCE                                         r  ADT/present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.852     2.018    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y126         FDCE                                         r  ADT/present_state_reg[3]/C

Slack:                    inf
  Source:                 ADT/next_state[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/present_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.212ns (59.025%)  route 0.147ns (40.975%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDCE                         0.000     0.000 r  ADT/next_state[0]_C/C
    SLICE_X6Y123         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  ADT/next_state[0]_C/Q
                         net (fo=1, routed)           0.147     0.314    ADT/next_state[0]_C_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  ADT/present_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    ADT/present_state[0]_i_1_n_0
    SLICE_X6Y124         FDCE                                         r  ADT/present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  ADT/present_state_reg[0]/C

Slack:                    inf
  Source:                 ADT/next_state[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/present_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.191ns (50.640%)  route 0.186ns (49.360%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDCE                         0.000     0.000 r  ADT/next_state[2]_C/C
    SLICE_X5Y124         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ADT/next_state[2]_C/Q
                         net (fo=1, routed)           0.186     0.332    ADT/next_state[2]_C_n_0
    SLICE_X6Y124         LUT2 (Prop_lut2_I1_O)        0.045     0.377 r  ADT/present_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    ADT/present_state[2]_i_1_n_0
    SLICE_X6Y124         FDCE                                         r  ADT/present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.851     2.017    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y124         FDCE                                         r  ADT/present_state_reg[2]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.256ns (54.813%)  route 0.211ns (45.187%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.211     0.357    ADT/reset_counter
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.402 r  ADT/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     0.402    ADT/counter[16]_i_4_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.467 r  ADT/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.467    ADT/counter_reg[16]_i_1_n_6
    SLICE_X3Y123         FDCE                                         r  ADT/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.021    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  ADT/counter_reg[17]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.257ns (51.211%)  route 0.245ns (48.789%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.245     0.391    ADT/reset_counter
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.045     0.436 r  ADT/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.436    ADT/counter[12]_i_3_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.502 r  ADT/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.502    ADT/counter_reg[12]_i_1_n_5
    SLICE_X3Y122         FDCE                                         r  ADT/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  ADT/counter_reg[14]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.261ns (49.805%)  route 0.263ns (50.195%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.263     0.409    ADT/reset_counter
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.454 r  ADT/counter[16]_i_5/O
                         net (fo=1, routed)           0.000     0.454    ADT/counter[16]_i_5_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.524 r  ADT/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.524    ADT/counter_reg[16]_i_1_n_7
    SLICE_X3Y123         FDCE                                         r  ADT/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.021    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  ADT/counter_reg[16]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.256ns (48.131%)  route 0.276ns (51.869%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.276     0.422    ADT/reset_counter
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.045     0.467 r  ADT/counter[12]_i_4/O
                         net (fo=1, routed)           0.000     0.467    ADT/counter[12]_i_4_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.532 r  ADT/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.532    ADT/counter_reg[12]_i_1_n_6
    SLICE_X3Y122         FDCE                                         r  ADT/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  ADT/counter_reg[13]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.290ns (54.221%)  route 0.245ns (45.779%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.245     0.391    ADT/reset_counter
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.045     0.436 r  ADT/counter[12]_i_3/O
                         net (fo=1, routed)           0.000     0.436    ADT/counter[12]_i_3_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.535 r  ADT/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.535    ADT/counter_reg[12]_i_1_n_4
    SLICE_X3Y122         FDCE                                         r  ADT/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.023    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y122         FDCE                                         r  ADT/counter_reg[15]/C

Slack:                    inf
  Source:                 ADT/reset_counter_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ADT/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.343ns (61.908%)  route 0.211ns (38.092%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE                         0.000     0.000 r  ADT/reset_counter_reg/C
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  ADT/reset_counter_reg/Q
                         net (fo=33, routed)          0.211     0.357    ADT/reset_counter
    SLICE_X3Y123         LUT2 (Prop_lut2_I1_O)        0.045     0.402 r  ADT/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     0.402    ADT/counter[16]_i_4_n_0
    SLICE_X3Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.554 r  ADT/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.554    ADT/counter_reg[16]_i_1_n_5
    SLICE_X3Y123         FDCE                                         r  ADT/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.855     2.021    ADT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  ADT/counter_reg[18]/C





