# do fibonacci_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/daniel/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/daniel/Documents/GitHub/fibonacci_execise {/home/daniel/Documents/GitHub/fibonacci_execise/fibonacci.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:34 on Oct 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/daniel/Documents/GitHub/fibonacci_execise" /home/daniel/Documents/GitHub/fibonacci_execise/fibonacci.sv 
# -- Compiling module fibonacci
# 
# Top level modules:
# 	fibonacci
# End time: 17:16:34 on Oct 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
# Loading project fibonacci
