<root><simulation><result_generated_time />2023-05-17 19:07:26<layer><layer_spec />{'B': 1, 'K': 24, 'C': 256, 'OY': 2, 'OX': 2, 'IY': 2, 'IX': 2, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />24576<total_data_size_element />{'W': 6144, 'I': 1024, 'O': 96}<total_data_reuse />{'W': 4, 'I': 24.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />7</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [16, 1, 1], 'O': [192, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 2)], [('OY', 2)]], [[('K', 12)], [('C', 4), ('K', 4)]], [], []]<I />[[[('K', 12)], [('K', 4)]], [[('OY', 2)], [('C', 4), ('OY', 2)]], [], []]<O />[[[], [('C', 4)]], [[('K', 12), ('OY', 2)], [('K', 4), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 2), ('C', 32), ('OX', 2)], []]<I />[[('C', 2), ('C', 32)], [('OX', 2)], []]<O />[[('C', 2), ('C', 32)], [('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [4.0, 1, 2, 1], 'I': [48.0, 1.0, 1.0, 1.0], 'O': [4.0, 64, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 98304, 98304], 'I': [512, 16384, 16384], 'O': [8, 3072, 3072], 'O_partial': [8, 0, 0], 'O_final': [0, 3072, 3072]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 98304, 98304], 'I': [256, 16384, 16384], 'O': [8, 1536, 3072], 'O_partial': [8, 0, 0], 'O_final': [0, 1536, 3072]}<total_unit_count />{'W': [768, 192, 1, 1], 'I': [768, 16, 1, 1], 'O': [768, 192, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [16, 16, 1, 1], 'O': [192, 192, 1, 1]}<duplicate_unit_count />{'W': [4.0, 1.0, 1.0, 1.0], 'I': [48.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[12288, 12288], [12288, 6144], [6144, 0]]<I />[[1024, 1024], [1024, 1024], [1024, 0]]<O />[[(6048, 6144), (96, 0)], [(0, 96), (96, 0)], [(0, 96), (0, 0)]]<O_partial />[[(6048, 6144), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (96, 0)], [(0, 96), (96, 0)], [(0, 96), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1536, 1536], [192, 96], [24, 0]]<I />[[128, 128], [16, 16], [4, 0]]<O />[[(756, 768), (12, 0)], [(0, 2), (2, 0)], [(0, 0), (0, 0)]]<O_partial />[([756, 768], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12, 0]), ([0, 2], [2, 0]), ([0, 0], [0, 0])]</mem_access_count_word><mac_count><active />24576<idle />8192</mac_count></basic_info><energy><total_energy />54204.8<mem_energy_breakdown><W />[1.1, 29.1, 32.0]<I />[0.1, 3.2, 5.3]<O />[0.5, 0.3, 0.5]</mem_energy_breakdown><MAC_energy><active_MAC />53723.1<idle_MAC />409.6<total />54132.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1538<utilization_without_data_loading />0.2418<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.2051<mac_utilize_temporal_without_data_loading />0.3224</mac_array_utilization><latency><latency_cycle_with_data_loading />624<latency_cycle_without_data_loading />397<ideal_computing_cycle />128<data_loading><load_cycle_total />227<load_cycle_individual />{'W': [3, 192, 0], 'I': [16, 32, 0]}<load_cycle_combined />{'W': 192, 'I': 32}</data_loading><mem_stalling><mem_stall_cycle_total />269<mem_stall_cycle_individual />{'W': [[-127], [-127, 254], [-128, -128]], 'I': [[-127], [-56, -48], [-128, -128]], 'O': [[-128], [-128, -122], [-122, -126]]}<mem_stall_cycle_shared />{'W': [[-127], [-127, 269], [0, 0]], 'I': [[-127], [-56, 269], [0, 0]], 'O': [[-128], [-128, -122], [-122, -126]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 98304, 98304], 'I': [512, 16384, 16384], 'O': [8, 3072, 3072], 'O_partial': [8, 0, 0], 'O_final': [0, 3072, 3072]}<data_size_each_level_total />{'W': [1536, 98304, 98304], 'I': [8192, 16384, 16384], 'O': [1536, 3072, 3072]}<loop_cycles_each_level />{'W': [1, 128, 128], 'I': [64, 128, 128], 'O': [64, 128, 128]}<top_ir_loop_size />{'W': [1, 2, 1], 'I': [1, 1, 1], 'O': [64, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1536.0, 768.0], [768.0, 768.0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 0.1], [24.0, 24.0], [24.0, 24.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1536.0, 1536.0], [1536.0, 768.0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [1536.0, 24.0], [24.0, 24.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1536.0, 768.0], [768.0, 0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'O': [[8.0, 0.1], [24.0, 24.0], [24.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1688.0, 920.0], [896.0, 24.0]], 'I': [[8.0, 8.0], [1688.0, 920.0], [896.0, 24.0]], 'O': [[8.0, 0.1], [1688.0, 920.0], [896.0, 24.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 128], [1, 1, 128], [128, 128, 1]], 'I': [[1, 1, 128], [64, 64, 2], [128, 128, 1]], 'O': [[1, 1, 128], [64, 64, 2], [128, 128, 1]]}<trans_time_real />{'W': [[0, 1, 128], [[0, 1, 128], [3, 1, 128]], [[192, 128, 1], [48, 128, 1]]], 'I': [[0, 1, 128], [[8, 64, 2], [16, 64, 2]], [[32, 128, 1], [8, 128, 1]]], 'O': [[0, 1, 128], [[0, 64, 2], [3, 64, 2]], [[6, 128, 1], [2, 128, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 2], [64, -80]], 'I': [[-1], [-56, -48], [-96, -120]], 'O': [[-1], [-64, -61], [-122, -126]]}<single_stall_count />{'W': [127, 127, 0], 'I': [127, 1, 0], 'O': [128, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [127, 0], 'I': [16, 0], 'O': [6, 6]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [6, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[15, -128], [-122, -122]], 1: [[-128, -128], [-122, -128]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>