-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_rgb_green_outline_fixed is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TVALID : IN STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of sobel_rgb_green_outline_fixed is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.080000,HLS_SYN_LAT=153614,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1158,HLS_SYN_LUT=1233,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv56_28F5C28F5C3 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000101000111101011100001010001111010111000011";
    constant ap_const_lv17_12C00 : STD_LOGIC_VECTOR (16 downto 0) := "10010110000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv14_3B : STD_LOGIC_VECTOR (13 downto 0) := "00000000111011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv21_BD10 : STD_LOGIC_VECTOR (20 downto 0) := "000001011110100010000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln35_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter6 : BOOLEAN;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce0 : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_we0 : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce1 : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce0 : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_we0 : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce1 : STD_LOGIC;
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln35_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_875_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_875_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_875_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_875_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln35_reg_875_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_keep_V_reg_879 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal in_pix_keep_V_reg_879_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_keep_V_reg_879_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_keep_V_reg_879_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_keep_V_reg_879_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_keep_V_reg_879_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_strb_V_reg_884 : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_strb_V_reg_884_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_strb_V_reg_884_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_strb_V_reg_884_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_strb_V_reg_884_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_strb_V_reg_884_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal in_pix_user_V_reg_889 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_user_V_reg_889_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_user_V_reg_889_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_user_V_reg_889_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_user_V_reg_889_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_user_V_reg_889_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_last_V_reg_894 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_last_V_reg_894_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_last_V_reg_894_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_last_V_reg_894_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_last_V_reg_894_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_last_V_reg_894_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal B_fu_309_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_899 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_899_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_899_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_899_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_899_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_899_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_905 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_905_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_905_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_905_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_905_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_905_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal R_fu_329_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_912 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_912_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_912_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_912_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_912_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_912_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln46_1_fu_386_p2 : STD_LOGIC_VECTOR (40 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln46_1_fu_386_p2 : signal is "no";
    signal add_ln46_1_reg_930 : STD_LOGIC_VECTOR (40 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940 : STD_LOGIC_VECTOR (8 downto 0);
    signal sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln73_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln73_reg_952 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_1_fu_423_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_1_reg_957 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln35_fu_438_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln35_reg_963 : STD_LOGIC_VECTOR (0 downto 0);
    signal gray_reg_967 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_3_fu_478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_3_reg_975 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_3_fu_502_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_3_reg_982 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln73_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln73_reg_987 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln73_reg_987_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln73_reg_987_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_fu_537_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln76_reg_994 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln79_fu_555_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln79_reg_999 : STD_LOGIC_VECTOR (9 downto 0);
    signal gx_fu_672_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal gx_reg_1004 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_fu_718_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_reg_1009 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln81_fu_736_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln81_reg_1014 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln81_1_fu_742_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter4_stage0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal zext_ln65_fu_398_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_134 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_2_fu_278_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (16 downto 0);
    signal col_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_2_fu_572_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_3_fu_579_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_010211419_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01021_11421_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01021_21423_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_2_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal gray_1_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal grp_fu_249_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_249_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal mul_ln46_fu_340_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln46_fu_340_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln46_fu_340_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln_fu_350_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln46_1_fu_361_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln46_fu_357_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln46_1_fu_368_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln46_fu_372_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln46_fu_378_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_800_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln46_4_fu_382_p1 : STD_LOGIC_VECTOR (40 downto 0);
    signal tmp_1_fu_407_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_249_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_fu_452_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln56_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_fu_468_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln57_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal middle_fu_492_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln1_fu_521_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln76_fu_529_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln74_3_fu_533_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln3_fu_543_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln79_2_fu_551_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln103_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln103_fu_566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln74_1_fu_627_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln74_fu_623_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln74_fu_630_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln76_1_fu_640_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln74_2_fu_651_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln76_3_fu_657_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln76_1_fu_647_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln76_fu_636_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln74_fu_666_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln76_fu_660_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln2_fu_678_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln79_3_fu_693_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln79_fu_686_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln76_2_fu_654_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln78_fu_702_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln78_fu_708_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln79_fu_696_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln78_fu_712_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln79_1_fu_690_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln81_fu_736_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln81_fu_733_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln81_fu_736_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_809_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal icmp_ln84_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal outR_1_fu_750_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outG_1_fu_757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outB_1_fu_764_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outB_2_fu_783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outG_2_fu_777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal outR_2_fu_771_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_800_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_800_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_800_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_809_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_809_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_249_ce : STD_LOGIC;
    signal grp_fu_800_ce : STD_LOGIC;
    signal grp_fu_809_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_condition_exit_pp0_iter6_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_90 : BOOLEAN;
    signal ap_enable_state7_pp0_iter3_stage0 : BOOLEAN;
    signal ap_enable_operation_107 : BOOLEAN;
    signal ap_enable_state8_pp0_iter3_stage1 : BOOLEAN;
    signal ap_predicate_op136_store_state9 : BOOLEAN;
    signal ap_enable_operation_136 : BOOLEAN;
    signal ap_enable_state9_pp0_iter4_stage0 : BOOLEAN;
    signal ap_enable_operation_91 : BOOLEAN;
    signal ap_enable_operation_108 : BOOLEAN;
    signal ap_predicate_op138_store_state9 : BOOLEAN;
    signal ap_enable_operation_138 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal grp_fu_249_p00 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_800_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_800_p20 : STD_LOGIC_VECTOR (40 downto 0);
    signal mul_ln46_fu_340_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_condition_329 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component sobel_rgb_green_outline_fixed_mul_41ns_43ns_56_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (42 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_mul_8ns_7ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_mux_2_1_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_mul_11s_11s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_mac_muladd_8ns_4ns_14ns_41_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_mac_muladd_11s_11s_21s_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_rgb_green_outline_fixed_flow_control_loop_pipe_no_ap_cont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;


    component sobel_rgb_green_outline_fixed_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_U : component sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_address0,
        ce0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce0,
        we0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_we0,
        d0 => gray_reg_967,
        address1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_address1,
        ce1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce1,
        q1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_q1);

    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_U : component sobel_rgb_green_outline_fixed_sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_address0,
        ce0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce0,
        we0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_we0,
        d0 => gray_reg_967,
        address1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_address1,
        ce1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce1,
        q1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_q1);

    mul_41ns_43ns_56_3_1_U1 : component sobel_rgb_green_outline_fixed_mul_41ns_43ns_56_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 41,
        din1_WIDTH => 43,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_249_p0,
        din1 => grp_fu_249_p1,
        ce => grp_fu_249_ce,
        dout => grp_fu_249_p2);

    mul_8ns_7ns_14_1_1_U2 : component sobel_rgb_green_outline_fixed_mul_8ns_7ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln46_fu_340_p0,
        din1 => mul_ln46_fu_340_p1,
        dout => mul_ln46_fu_340_p2);

    mux_2_1_8_1_1_U3 : component sobel_rgb_green_outline_fixed_mux_2_1_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 1,
        dout_WIDTH => 8)
    port map (
        din0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_q1,
        din1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_q1,
        din2 => trunc_ln35_fu_438_p1,
        dout => top_fu_468_p4);

    mux_2_1_8_1_1_U4 : component sobel_rgb_green_outline_fixed_mux_2_1_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 1,
        dout_WIDTH => 8)
    port map (
        din0 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_q1,
        din1 => sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_q1,
        din2 => trunc_ln35_fu_438_p1,
        dout => middle_fu_492_p4);

    mul_11s_11s_21_1_1_U5 : component sobel_rgb_green_outline_fixed_mul_11s_11s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln81_fu_736_p0,
        din1 => mul_ln81_fu_736_p1,
        dout => mul_ln81_fu_736_p2);

    mac_muladd_8ns_4ns_14ns_41_4_1_U6 : component sobel_rgb_green_outline_fixed_mac_muladd_8ns_4ns_14ns_41_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 4,
        din2_WIDTH => 14,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_800_p0,
        din1 => grp_fu_800_p1,
        din2 => grp_fu_800_p2,
        ce => grp_fu_800_ce,
        dout => grp_fu_800_p3);

    mac_muladd_11s_11s_21s_21_4_1_U7 : component sobel_rgb_green_outline_fixed_mac_muladd_11s_11s_21s_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_809_p0,
        din1 => grp_fu_809_p1,
        din2 => mul_ln81_reg_1014,
        ce => grp_fu_809_ce,
        dout => grp_fu_809_p3);

    flow_control_loop_pipe_no_ap_cont_U : component sobel_rgb_green_outline_fixed_flow_control_loop_pipe_no_ap_cont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => ap_const_logic_1,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_const_logic_0,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_const_logic_0);

    regslice_both_in_stream_V_data_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_pix_keep_V_reg_879_pp0_iter5_reg,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_pix_strb_V_reg_884_pp0_iter5_reg,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_pix_user_V_reg_889_pp0_iter5_reg,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_pix_last_V_reg_894_pp0_iter5_reg,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component sobel_rgb_green_outline_fixed_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => ap_const_lv1_0,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter4_stage0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    col_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                col_fu_138 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then 
                col_fu_138 <= col_2_fu_572_p3;
            end if; 
        end if;
    end process;

    i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_329)) then
                if ((icmp_ln35_fu_272_p2 = ap_const_lv1_0)) then 
                    i_fu_134 <= i_2_fu_278_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_134 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;

    row_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                row_fu_142 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then 
                row_fu_142 <= row_3_fu_579_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln35_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                B_reg_899 <= in_stream_TDATA_int_regslice(23 downto 16);
                G_reg_905 <= in_stream_TDATA_int_regslice(15 downto 8);
                R_reg_912 <= R_fu_329_p1;
                in_pix_keep_V_reg_879 <= in_stream_TKEEP_int_regslice;
                in_pix_last_V_reg_894 <= in_stream_TLAST_int_regslice;
                in_pix_strb_V_reg_884 <= in_stream_TSTRB_int_regslice;
                in_pix_user_V_reg_889 <= in_stream_TUSER_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                B_reg_899_pp0_iter1_reg <= B_reg_899;
                B_reg_899_pp0_iter2_reg <= B_reg_899_pp0_iter1_reg;
                B_reg_899_pp0_iter3_reg <= B_reg_899_pp0_iter2_reg;
                B_reg_899_pp0_iter4_reg <= B_reg_899_pp0_iter3_reg;
                B_reg_899_pp0_iter5_reg <= B_reg_899_pp0_iter4_reg;
                G_reg_905_pp0_iter1_reg <= G_reg_905;
                G_reg_905_pp0_iter2_reg <= G_reg_905_pp0_iter1_reg;
                G_reg_905_pp0_iter3_reg <= G_reg_905_pp0_iter2_reg;
                G_reg_905_pp0_iter4_reg <= G_reg_905_pp0_iter3_reg;
                G_reg_905_pp0_iter5_reg <= G_reg_905_pp0_iter4_reg;
                R_reg_912_pp0_iter1_reg <= R_reg_912;
                R_reg_912_pp0_iter2_reg <= R_reg_912_pp0_iter1_reg;
                R_reg_912_pp0_iter3_reg <= R_reg_912_pp0_iter2_reg;
                R_reg_912_pp0_iter4_reg <= R_reg_912_pp0_iter3_reg;
                R_reg_912_pp0_iter5_reg <= R_reg_912_pp0_iter4_reg;
                and_ln73_reg_987_pp0_iter4_reg <= and_ln73_reg_987;
                and_ln73_reg_987_pp0_iter5_reg <= and_ln73_reg_987_pp0_iter4_reg;
                in_pix_keep_V_reg_879_pp0_iter1_reg <= in_pix_keep_V_reg_879;
                in_pix_keep_V_reg_879_pp0_iter2_reg <= in_pix_keep_V_reg_879_pp0_iter1_reg;
                in_pix_keep_V_reg_879_pp0_iter3_reg <= in_pix_keep_V_reg_879_pp0_iter2_reg;
                in_pix_keep_V_reg_879_pp0_iter4_reg <= in_pix_keep_V_reg_879_pp0_iter3_reg;
                in_pix_keep_V_reg_879_pp0_iter5_reg <= in_pix_keep_V_reg_879_pp0_iter4_reg;
                in_pix_last_V_reg_894_pp0_iter1_reg <= in_pix_last_V_reg_894;
                in_pix_last_V_reg_894_pp0_iter2_reg <= in_pix_last_V_reg_894_pp0_iter1_reg;
                in_pix_last_V_reg_894_pp0_iter3_reg <= in_pix_last_V_reg_894_pp0_iter2_reg;
                in_pix_last_V_reg_894_pp0_iter4_reg <= in_pix_last_V_reg_894_pp0_iter3_reg;
                in_pix_last_V_reg_894_pp0_iter5_reg <= in_pix_last_V_reg_894_pp0_iter4_reg;
                in_pix_strb_V_reg_884_pp0_iter1_reg <= in_pix_strb_V_reg_884;
                in_pix_strb_V_reg_884_pp0_iter2_reg <= in_pix_strb_V_reg_884_pp0_iter1_reg;
                in_pix_strb_V_reg_884_pp0_iter3_reg <= in_pix_strb_V_reg_884_pp0_iter2_reg;
                in_pix_strb_V_reg_884_pp0_iter4_reg <= in_pix_strb_V_reg_884_pp0_iter3_reg;
                in_pix_strb_V_reg_884_pp0_iter5_reg <= in_pix_strb_V_reg_884_pp0_iter4_reg;
                in_pix_user_V_reg_889_pp0_iter1_reg <= in_pix_user_V_reg_889;
                in_pix_user_V_reg_889_pp0_iter2_reg <= in_pix_user_V_reg_889_pp0_iter1_reg;
                in_pix_user_V_reg_889_pp0_iter3_reg <= in_pix_user_V_reg_889_pp0_iter2_reg;
                in_pix_user_V_reg_889_pp0_iter4_reg <= in_pix_user_V_reg_889_pp0_iter3_reg;
                in_pix_user_V_reg_889_pp0_iter5_reg <= in_pix_user_V_reg_889_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter1_reg = ap_const_lv1_0))) then
                add_ln46_1_reg_930 <= add_ln46_1_fu_386_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then
                add_ln76_reg_994 <= add_ln76_fu_537_p2;
                add_ln79_reg_999 <= add_ln79_fu_555_p2;
                and_ln73_reg_987 <= and_ln73_fu_516_p2;
                gray_reg_967 <= grp_fu_249_p2(55 downto 48);
                middle_3_reg_982 <= middle_3_fu_502_p3;
                top_3_reg_975 <= top_3_fu_478_p3;
                trunc_ln35_reg_963 <= trunc_ln35_fu_438_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter2_reg = ap_const_lv1_0))) then
                col_1_reg_957 <= col_1_fu_423_p2;
                icmp_ln73_reg_952 <= icmp_ln73_fu_417_p2;
                sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940 <= zext_ln65_fu_398_p1(9 - 1 downto 0);
                sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946 <= zext_ln65_fu_398_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then
                gray_1_fu_166 <= grp_fu_249_p2(55 downto 48);
                middle_2_fu_162 <= middle_3_fu_502_p3;
                p_0_0_01021_11421_fu_150 <= middle_2_fu_162;
                p_0_0_01021_21423_fu_154 <= gray_1_fu_166;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then
                gx_reg_1004 <= gx_fu_672_p2;
                gy_reg_1009 <= gy_fu_718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln35_reg_875 <= icmp_ln35_fu_272_p2;
                icmp_ln35_reg_875_pp0_iter1_reg <= icmp_ln35_reg_875;
                icmp_ln35_reg_875_pp0_iter2_reg <= icmp_ln35_reg_875_pp0_iter1_reg;
                icmp_ln35_reg_875_pp0_iter3_reg <= icmp_ln35_reg_875_pp0_iter2_reg;
                icmp_ln35_reg_875_pp0_iter4_reg <= icmp_ln35_reg_875_pp0_iter3_reg;
                icmp_ln35_reg_875_pp0_iter5_reg <= icmp_ln35_reg_875_pp0_iter4_reg;
                mul_ln81_reg_1014 <= mul_ln81_fu_736_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then
                p_0_0_010211419_fu_146 <= top_2_fu_158;
                top_2_fu_158 <= top_3_reg_975;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter6_stage0, ap_idle_pp0_0to5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_idle_pp0_0to5 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter6_stage0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    B_fu_309_p4 <= in_stream_TDATA_int_regslice(23 downto 16);
    R_fu_329_p1 <= in_stream_TDATA_int_regslice(8 - 1 downto 0);
    add_ln103_fu_566_p2 <= std_logic_vector(unsigned(row_fu_142) + unsigned(ap_const_lv32_1));
    add_ln46_1_fu_386_p2 <= std_logic_vector(unsigned(grp_fu_800_p3) + unsigned(zext_ln46_4_fu_382_p1));
    add_ln74_fu_666_p2 <= std_logic_vector(unsigned(zext_ln76_1_fu_647_p1) + unsigned(sext_ln76_fu_636_p1));
    add_ln76_fu_537_p2 <= std_logic_vector(unsigned(zext_ln76_fu_529_p1) + unsigned(zext_ln74_3_fu_533_p1));
    add_ln78_fu_712_p2 <= std_logic_vector(signed(sext_ln78_fu_708_p1) + signed(sub_ln79_fu_696_p2));
    add_ln79_fu_555_p2 <= std_logic_vector(unsigned(zext_ln79_2_fu_551_p1) + unsigned(zext_ln74_3_fu_533_p1));
    and_ln73_fu_516_p2 <= (icmp_ln73_reg_952 and icmp_ln56_fu_462_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= (((ap_const_boolean_1 = ap_block_pp0_stage1_subdone) and (ap_ST_fsm_pp0_stage1 = ap_CS_fsm)) or ((ap_const_boolean_1 = ap_block_pp0_stage0_subdone) and (ap_ST_fsm_pp0_stage0 = ap_CS_fsm)));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter6, regslice_both_out_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter6_reg, ap_enable_reg_pp0_iter7, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= (((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, regslice_both_out_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter6_reg, ap_enable_reg_pp0_iter7, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= (((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) or ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(icmp_ln35_reg_875, ap_enable_reg_pp0_iter6, regslice_both_out_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter6_reg, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_01001 <= (((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((in_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln35_reg_875 = ap_const_lv1_0)) or ((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(icmp_ln35_reg_875, ap_enable_reg_pp0_iter6, regslice_both_out_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter6_reg, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_11001 <= (((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((in_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln35_reg_875 = ap_const_lv1_0)) or ((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(icmp_ln35_reg_875, ap_enable_reg_pp0_iter6, regslice_both_out_stream_V_data_V_U_apdone_blk, ap_loop_exit_ready_pp0_iter6_reg, in_stream_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_pp0_stage1_subdone <= (((out_stream_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)) or ((in_stream_TVALID_int_regslice = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln35_reg_875 = ap_const_lv1_0)) or ((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)));
    end process;

        ap_block_state10_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state13_pp0_stage0_iter6_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
                ap_block_state13_pp0_stage0_iter6 <= (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1);
    end process;


    ap_block_state14_pp0_stage1_iter6_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state14_pp0_stage1_iter6 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;


    ap_block_state15_pp0_stage0_iter7_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
                ap_block_state15_pp0_stage0_iter7 <= (out_stream_TREADY_int_regslice = ap_const_logic_0);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(icmp_ln35_reg_875, in_stream_TVALID_int_regslice)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((in_stream_TVALID_int_regslice = ap_const_logic_0) and (icmp_ln35_reg_875 = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_329_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_329 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln35_reg_875, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln35_reg_875 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln35_reg_875_pp0_iter3_reg, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter4_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter6_stage0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage0, icmp_ln35_reg_875_pp0_iter5_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter5_reg = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_107_assign_proc : process(icmp_ln35_reg_875_pp0_iter3_reg)
    begin
                ap_enable_operation_107 <= (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_108_assign_proc : process(icmp_ln35_reg_875_pp0_iter3_reg)
    begin
                ap_enable_operation_108 <= (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_136_assign_proc : process(ap_predicate_op136_store_state9)
    begin
                ap_enable_operation_136 <= (ap_predicate_op136_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_138_assign_proc : process(ap_predicate_op138_store_state9)
    begin
                ap_enable_operation_138 <= (ap_predicate_op138_store_state9 = ap_const_boolean_1);
    end process;


    ap_enable_operation_90_assign_proc : process(icmp_ln35_reg_875_pp0_iter2_reg)
    begin
                ap_enable_operation_90 <= (icmp_ln35_reg_875_pp0_iter2_reg = ap_const_lv1_0);
    end process;


    ap_enable_operation_91_assign_proc : process(icmp_ln35_reg_875_pp0_iter2_reg)
    begin
                ap_enable_operation_91 <= (icmp_ln35_reg_875_pp0_iter2_reg = ap_const_lv1_0);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state7_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state7_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state8_pp0_iter3_stage1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state8_pp0_iter3_stage1 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_enable_state9_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state9_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;

    ap_predicate_op136_store_state9_assign_proc : process(icmp_ln35_reg_875_pp0_iter3_reg, trunc_ln35_reg_963)
    begin
                ap_predicate_op136_store_state9 <= ((trunc_ln35_reg_963 = ap_const_lv1_0) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op138_store_state9_assign_proc : process(icmp_ln35_reg_875_pp0_iter3_reg, trunc_ln35_reg_963)
    begin
                ap_predicate_op138_store_state9 <= ((trunc_ln35_reg_963 = ap_const_lv1_1) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_134, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_134;
        end if; 
    end process;

    col_1_fu_423_p2 <= std_logic_vector(unsigned(col_fu_138) + unsigned(ap_const_lv32_1));
    col_2_fu_572_p3 <= 
        ap_const_lv32_0 when (icmp_ln103_fu_561_p2(0) = '1') else 
        col_1_reg_957;

    grp_fu_249_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_249_ce <= ap_const_logic_1;
        else 
            grp_fu_249_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_249_p0 <= grp_fu_249_p00(41 - 1 downto 0);
    grp_fu_249_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_1_reg_930),56));
    grp_fu_249_p1 <= ap_const_lv56_28F5C28F5C3(43 - 1 downto 0);

    grp_fu_800_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_800_ce <= ap_const_logic_1;
        else 
            grp_fu_800_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_800_p0 <= grp_fu_800_p00(8 - 1 downto 0);
    grp_fu_800_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_fu_309_p4),12));
    grp_fu_800_p1 <= ap_const_lv12_B(4 - 1 downto 0);
    grp_fu_800_p2 <= grp_fu_800_p20(14 - 1 downto 0);
    grp_fu_800_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln46_fu_340_p2),41));

    grp_fu_809_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_809_ce <= ap_const_logic_1;
        else 
            grp_fu_809_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_809_p0 <= sext_ln81_1_fu_742_p1(11 - 1 downto 0);
    grp_fu_809_p1 <= sext_ln81_1_fu_742_p1(11 - 1 downto 0);
    gx_fu_672_p2 <= std_logic_vector(unsigned(add_ln74_fu_666_p2) + unsigned(sub_ln76_fu_660_p2));
    gy_fu_718_p2 <= std_logic_vector(unsigned(add_ln78_fu_712_p2) - unsigned(zext_ln79_1_fu_690_p1));
    i_2_fu_278_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv17_1));
    icmp_ln103_fu_561_p2 <= "1" when (col_1_reg_957 = ap_const_lv32_140) else "0";
    icmp_ln35_fu_272_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv17_12C00) else "0";
    icmp_ln56_fu_462_p2 <= "1" when (signed(tmp_fu_452_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln57_fu_486_p2 <= "1" when (signed(row_fu_142) > signed(ap_const_lv32_0)) else "0";
    icmp_ln73_fu_417_p2 <= "1" when (signed(tmp_1_fu_407_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln84_fu_745_p2 <= "1" when (unsigned(grp_fu_809_p3) > unsigned(ap_const_lv21_BD10)) else "0";

    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln35_reg_875, ap_block_pp0_stage1, in_stream_TVALID_int_regslice)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln35_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int_regslice;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln35_reg_875, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_const_logic_1) and (icmp_ln35_reg_875 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            in_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    middle_3_fu_502_p3 <= 
        middle_fu_492_p4 when (icmp_ln57_fu_486_p2(0) = '1') else 
        ap_const_lv8_0;
    mul_ln46_fu_340_p0 <= mul_ln46_fu_340_p00(8 - 1 downto 0);
    mul_ln46_fu_340_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(G_reg_905),14));
    mul_ln46_fu_340_p1 <= ap_const_lv14_3B(7 - 1 downto 0);
    mul_ln81_fu_736_p0 <= sext_ln81_fu_733_p1(11 - 1 downto 0);
    mul_ln81_fu_736_p1 <= sext_ln81_fu_733_p1(11 - 1 downto 0);
    outB_1_fu_764_p3 <= 
        ap_const_lv8_0 when (icmp_ln84_fu_745_p2(0) = '1') else 
        B_reg_899_pp0_iter5_reg;
    outB_2_fu_783_p3 <= 
        outB_1_fu_764_p3 when (and_ln73_reg_987_pp0_iter5_reg(0) = '1') else 
        B_reg_899_pp0_iter5_reg;
    outG_1_fu_757_p3 <= 
        ap_const_lv8_FF when (icmp_ln84_fu_745_p2(0) = '1') else 
        G_reg_905_pp0_iter5_reg;
    outG_2_fu_777_p3 <= 
        outG_1_fu_757_p3 when (and_ln73_reg_987_pp0_iter5_reg(0) = '1') else 
        G_reg_905_pp0_iter5_reg;
    outR_1_fu_750_p3 <= 
        ap_const_lv8_0 when (icmp_ln84_fu_745_p2(0) = '1') else 
        R_reg_912_pp0_iter5_reg;
    outR_2_fu_771_p3 <= 
        outR_1_fu_750_p3 when (and_ln73_reg_987_pp0_iter5_reg(0) = '1') else 
        R_reg_912_pp0_iter5_reg;

    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter6, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, out_stream_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_stream_TDATA_int_regslice <= ((outB_2_fu_783_p3 & outG_2_fu_777_p3) & outR_2_fu_771_p3);
    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter6, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    row_3_fu_579_p3 <= 
        add_ln103_fu_566_p2 when (icmp_ln103_fu_561_p2(0) = '1') else 
        row_fu_142;
        sext_ln46_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln46_fu_372_p2),40));

        sext_ln76_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln74_fu_630_p2),11));

        sext_ln78_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln78_fu_702_p2),11));

        sext_ln81_1_fu_742_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gy_reg_1009),21));

        sext_ln81_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gx_reg_1004),21));

    shl_ln1_fu_521_p3 <= (p_0_0_01021_11421_fu_150 & ap_const_lv1_0);
    shl_ln2_fu_678_p3 <= (top_2_fu_158 & ap_const_lv1_0);
    shl_ln3_fu_543_p3 <= (gray_1_fu_166 & ap_const_lv1_0);
    shl_ln46_1_fu_361_p3 <= (R_reg_912_pp0_iter1_reg & ap_const_lv1_0);
    shl_ln76_1_fu_640_p3 <= (middle_3_reg_982 & ap_const_lv1_0);
    shl_ln_fu_350_p3 <= (R_reg_912_pp0_iter1_reg & ap_const_lv5_0);
    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_address0 <= sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_addr_reg_940;
    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_address1 <= zext_ln65_fu_398_p1(9 - 1 downto 0);

    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce0 <= ap_const_logic_1;
        else 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce1 <= ap_const_logic_1;
        else 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln35_reg_875_pp0_iter3_reg, trunc_ln35_reg_963, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (trunc_ln35_reg_963 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_we0 <= ap_const_logic_1;
        else 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_address0 <= sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_addr_reg_946;
    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_address1 <= zext_ln65_fu_398_p1(9 - 1 downto 0);

    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce0 <= ap_const_logic_1;
        else 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce1 <= ap_const_logic_1;
        else 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln35_reg_875_pp0_iter3_reg, trunc_ln35_reg_963, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (trunc_ln35_reg_963 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln35_reg_875_pp0_iter3_reg = ap_const_lv1_0))) then 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_we0 <= ap_const_logic_1;
        else 
            sobel_rgb_green_outline_fixed_stream_stream_axis_0_linebuf_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln46_fu_372_p2 <= std_logic_vector(unsigned(zext_ln46_fu_357_p1) - unsigned(zext_ln46_1_fu_368_p1));
    sub_ln74_fu_630_p2 <= std_logic_vector(unsigned(zext_ln74_1_fu_627_p1) - unsigned(zext_ln74_fu_623_p1));
    sub_ln76_fu_660_p2 <= std_logic_vector(unsigned(zext_ln74_2_fu_651_p1) - unsigned(zext_ln76_3_fu_657_p1));
    sub_ln78_fu_702_p2 <= std_logic_vector(unsigned(zext_ln76_2_fu_654_p1) - unsigned(zext_ln74_fu_623_p1));
    sub_ln79_fu_696_p2 <= std_logic_vector(unsigned(zext_ln79_3_fu_693_p1) - unsigned(zext_ln79_fu_686_p1));
    tmp_1_fu_407_p4 <= col_fu_138(31 downto 1);
    tmp_fu_452_p4 <= row_fu_142(31 downto 1);
    top_3_fu_478_p3 <= 
        top_fu_468_p4 when (icmp_ln56_fu_462_p2(0) = '1') else 
        ap_const_lv8_0;
    trunc_ln35_fu_438_p1 <= row_fu_142(1 - 1 downto 0);
    zext_ln46_1_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln46_1_fu_361_p3),14));
    zext_ln46_4_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln46_fu_378_p1),41));
    zext_ln46_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_350_p3),14));
    zext_ln65_fu_398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_fu_138),64));
    zext_ln74_1_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(top_3_reg_975),9));
    zext_ln74_2_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gray_reg_967),11));
    zext_ln74_3_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_01021_21423_fu_154),10));
    zext_ln74_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_010211419_fu_146),9));
    zext_ln76_1_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln76_1_fu_640_p3),11));
    zext_ln76_2_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gray_reg_967),9));
    zext_ln76_3_fu_657_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln76_reg_994),11));
    zext_ln76_fu_529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_521_p3),10));
    zext_ln79_1_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(top_3_reg_975),11));
    zext_ln79_2_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln3_fu_543_p3),10));
    zext_ln79_3_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln79_reg_999),11));
    zext_ln79_fu_686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_678_p3),11));
end behav;
