$date
	Sun Dec 04 15:00:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ! carry $end
$var wire 1 " sum $end
$var wire 1 ) x $end
$var wire 1 * y $end
$var wire 1 + z $end
$scope module h1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 * c $end
$var wire 1 ) s $end
$upscope $end
$scope module h2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 + c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1%
1(
#20
1)
0%
0(
1$
1'
#30
1!
0"
1+
1%
1(
#40
0!
1"
0+
0%
0(
0$
0'
1#
1&
#50
1!
0"
1+
1%
1(
#60
0+
0)
1*
0%
0(
1$
1'
#70
1"
1%
1(
