

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_133_7'
================================================================
* Date:           Mon Feb  2 23:38:38 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.081 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_7  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:133]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %conv7_i"   --->   Operation 7 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 8 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lshr_ln1"   --->   Operation 9 'read' 'lshr_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i17 %conv7_i_read"   --->   Operation 10 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln133 = store i9 0, i9 %i" [top.cpp:133]   --->   Operation 11 'store' 'store_ln133' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body67"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = load i9 %i" [top.cpp:133]   --->   Operation 13 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_3, i32 8" [top.cpp:133]   --->   Operation 14 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %tmp_2, void %for.body67.split, void %for.inc81.exitStub" [top.cpp:133]   --->   Operation 15 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_3, i32 3, i32 7" [top.cpp:133]   --->   Operation 16 'partselect' 'lshr_ln7' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %lshr_ln7, i2 %lshr_ln1_read" [top.cpp:136]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i7 %tmp_s" [top.cpp:136]   --->   Operation 18 'zext' 'zext_ln136_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 19 'getelementptr' 'tmp_addr' <Predicate = (!tmp_2 & tmp_1 == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_8_addr = getelementptr i24 %tmp_8, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 20 'getelementptr' 'tmp_8_addr' <Predicate = (!tmp_2 & tmp_1 == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16_addr = getelementptr i24 %tmp_16, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 21 'getelementptr' 'tmp_16_addr' <Predicate = (!tmp_2 & tmp_1 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_24_addr = getelementptr i24 %tmp_24, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 22 'getelementptr' 'tmp_24_addr' <Predicate = (!tmp_2 & tmp_1 == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_32_addr = getelementptr i24 %tmp_32, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 23 'getelementptr' 'tmp_32_addr' <Predicate = (!tmp_2 & tmp_1 == 4)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_40_addr = getelementptr i24 %tmp_40, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 24 'getelementptr' 'tmp_40_addr' <Predicate = (!tmp_2 & tmp_1 == 5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_48_addr = getelementptr i24 %tmp_48, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 25 'getelementptr' 'tmp_48_addr' <Predicate = (!tmp_2 & tmp_1 == 6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_56_addr = getelementptr i24 %tmp_56, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 26 'getelementptr' 'tmp_56_addr' <Predicate = (!tmp_2 & tmp_1 == 7)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_64_addr = getelementptr i24 %tmp_64, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 27 'getelementptr' 'tmp_64_addr' <Predicate = (!tmp_2 & tmp_1 == 8)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_72_addr = getelementptr i24 %tmp_72, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 28 'getelementptr' 'tmp_72_addr' <Predicate = (!tmp_2 & tmp_1 == 9)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_80_addr = getelementptr i24 %tmp_80, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 29 'getelementptr' 'tmp_80_addr' <Predicate = (!tmp_2 & tmp_1 == 10)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_88_addr = getelementptr i24 %tmp_88, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 30 'getelementptr' 'tmp_88_addr' <Predicate = (!tmp_2 & tmp_1 == 11)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_96_addr = getelementptr i24 %tmp_96, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 31 'getelementptr' 'tmp_96_addr' <Predicate = (!tmp_2 & tmp_1 == 12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_104_addr = getelementptr i24 %tmp_104, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 32 'getelementptr' 'tmp_104_addr' <Predicate = (!tmp_2 & tmp_1 == 13)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_112_addr = getelementptr i24 %tmp_112, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 33 'getelementptr' 'tmp_112_addr' <Predicate = (!tmp_2 & tmp_1 == 14)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_120_addr = getelementptr i24 %tmp_120, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 34 'getelementptr' 'tmp_120_addr' <Predicate = (!tmp_2 & tmp_1 == 15)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.35ns)   --->   "%mux_case_0313 = load i7 %tmp_addr" [top.cpp:136]   --->   Operation 35 'load' 'mux_case_0313' <Predicate = (!tmp_2 & tmp_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%tmp_8_load = load i7 %tmp_8_addr" [top.cpp:136]   --->   Operation 36 'load' 'tmp_8_load' <Predicate = (!tmp_2 & tmp_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%tmp_16_load = load i7 %tmp_16_addr" [top.cpp:136]   --->   Operation 37 'load' 'tmp_16_load' <Predicate = (!tmp_2 & tmp_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%tmp_24_load = load i7 %tmp_24_addr" [top.cpp:136]   --->   Operation 38 'load' 'tmp_24_load' <Predicate = (!tmp_2 & tmp_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%tmp_32_load = load i7 %tmp_32_addr" [top.cpp:136]   --->   Operation 39 'load' 'tmp_32_load' <Predicate = (!tmp_2 & tmp_1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%tmp_40_load = load i7 %tmp_40_addr" [top.cpp:136]   --->   Operation 40 'load' 'tmp_40_load' <Predicate = (!tmp_2 & tmp_1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%tmp_48_load = load i7 %tmp_48_addr" [top.cpp:136]   --->   Operation 41 'load' 'tmp_48_load' <Predicate = (!tmp_2 & tmp_1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%tmp_56_load = load i7 %tmp_56_addr" [top.cpp:136]   --->   Operation 42 'load' 'tmp_56_load' <Predicate = (!tmp_2 & tmp_1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%tmp_64_load = load i7 %tmp_64_addr" [top.cpp:136]   --->   Operation 43 'load' 'tmp_64_load' <Predicate = (!tmp_2 & tmp_1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%tmp_72_load = load i7 %tmp_72_addr" [top.cpp:136]   --->   Operation 44 'load' 'tmp_72_load' <Predicate = (!tmp_2 & tmp_1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%tmp_80_load = load i7 %tmp_80_addr" [top.cpp:136]   --->   Operation 45 'load' 'tmp_80_load' <Predicate = (!tmp_2 & tmp_1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%tmp_88_load = load i7 %tmp_88_addr" [top.cpp:136]   --->   Operation 46 'load' 'tmp_88_load' <Predicate = (!tmp_2 & tmp_1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%tmp_96_load = load i7 %tmp_96_addr" [top.cpp:136]   --->   Operation 47 'load' 'tmp_96_load' <Predicate = (!tmp_2 & tmp_1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%tmp_104_load = load i7 %tmp_104_addr" [top.cpp:136]   --->   Operation 48 'load' 'tmp_104_load' <Predicate = (!tmp_2 & tmp_1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 49 [2/2] (1.35ns)   --->   "%tmp_112_load = load i7 %tmp_112_addr" [top.cpp:136]   --->   Operation 49 'load' 'tmp_112_load' <Predicate = (!tmp_2 & tmp_1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%tmp_120_load = load i7 %tmp_120_addr" [top.cpp:136]   --->   Operation 50 'load' 'tmp_120_load' <Predicate = (!tmp_2 & tmp_1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %i_3, i32 4, i32 7" [top.cpp:136]   --->   Operation 51 'partselect' 'tmp_12' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i1.i2, i4 %tmp_12, i1 1, i2 %lshr_ln1_read" [top.cpp:136]   --->   Operation 52 'bitconcatenate' 'tmp_13' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i7 %tmp_13" [top.cpp:136]   --->   Operation 53 'zext' 'zext_ln136_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_addr_1 = getelementptr i24 %tmp, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 54 'getelementptr' 'tmp_addr_1' <Predicate = (!tmp_2 & tmp_1 == 0)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8_addr_1 = getelementptr i24 %tmp_8, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 55 'getelementptr' 'tmp_8_addr_1' <Predicate = (!tmp_2 & tmp_1 == 1)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_16_addr_1 = getelementptr i24 %tmp_16, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 56 'getelementptr' 'tmp_16_addr_1' <Predicate = (!tmp_2 & tmp_1 == 2)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_24_addr_1 = getelementptr i24 %tmp_24, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 57 'getelementptr' 'tmp_24_addr_1' <Predicate = (!tmp_2 & tmp_1 == 3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_32_addr_1 = getelementptr i24 %tmp_32, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 58 'getelementptr' 'tmp_32_addr_1' <Predicate = (!tmp_2 & tmp_1 == 4)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_40_addr_1 = getelementptr i24 %tmp_40, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 59 'getelementptr' 'tmp_40_addr_1' <Predicate = (!tmp_2 & tmp_1 == 5)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_48_addr_1 = getelementptr i24 %tmp_48, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 60 'getelementptr' 'tmp_48_addr_1' <Predicate = (!tmp_2 & tmp_1 == 6)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_56_addr_1 = getelementptr i24 %tmp_56, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 61 'getelementptr' 'tmp_56_addr_1' <Predicate = (!tmp_2 & tmp_1 == 7)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_64_addr_1 = getelementptr i24 %tmp_64, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 62 'getelementptr' 'tmp_64_addr_1' <Predicate = (!tmp_2 & tmp_1 == 8)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_72_addr_1 = getelementptr i24 %tmp_72, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 63 'getelementptr' 'tmp_72_addr_1' <Predicate = (!tmp_2 & tmp_1 == 9)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_80_addr_1 = getelementptr i24 %tmp_80, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 64 'getelementptr' 'tmp_80_addr_1' <Predicate = (!tmp_2 & tmp_1 == 10)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_88_addr_1 = getelementptr i24 %tmp_88, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 65 'getelementptr' 'tmp_88_addr_1' <Predicate = (!tmp_2 & tmp_1 == 11)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_96_addr_1 = getelementptr i24 %tmp_96, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 66 'getelementptr' 'tmp_96_addr_1' <Predicate = (!tmp_2 & tmp_1 == 12)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_104_addr_1 = getelementptr i24 %tmp_104, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 67 'getelementptr' 'tmp_104_addr_1' <Predicate = (!tmp_2 & tmp_1 == 13)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_112_addr_1 = getelementptr i24 %tmp_112, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 68 'getelementptr' 'tmp_112_addr_1' <Predicate = (!tmp_2 & tmp_1 == 14)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_120_addr_1 = getelementptr i24 %tmp_120, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 69 'getelementptr' 'tmp_120_addr_1' <Predicate = (!tmp_2 & tmp_1 == 15)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%mux_case_0450 = load i7 %tmp_addr_1" [top.cpp:136]   --->   Operation 70 'load' 'mux_case_0450' <Predicate = (!tmp_2 & tmp_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%tmp_8_load_1 = load i7 %tmp_8_addr_1" [top.cpp:136]   --->   Operation 71 'load' 'tmp_8_load_1' <Predicate = (!tmp_2 & tmp_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%tmp_16_load_1 = load i7 %tmp_16_addr_1" [top.cpp:136]   --->   Operation 72 'load' 'tmp_16_load_1' <Predicate = (!tmp_2 & tmp_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%tmp_24_load_1 = load i7 %tmp_24_addr_1" [top.cpp:136]   --->   Operation 73 'load' 'tmp_24_load_1' <Predicate = (!tmp_2 & tmp_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%tmp_32_load_1 = load i7 %tmp_32_addr_1" [top.cpp:136]   --->   Operation 74 'load' 'tmp_32_load_1' <Predicate = (!tmp_2 & tmp_1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%tmp_40_load_1 = load i7 %tmp_40_addr_1" [top.cpp:136]   --->   Operation 75 'load' 'tmp_40_load_1' <Predicate = (!tmp_2 & tmp_1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 76 [2/2] (1.35ns)   --->   "%tmp_48_load_1 = load i7 %tmp_48_addr_1" [top.cpp:136]   --->   Operation 76 'load' 'tmp_48_load_1' <Predicate = (!tmp_2 & tmp_1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 77 [2/2] (1.35ns)   --->   "%tmp_56_load_1 = load i7 %tmp_56_addr_1" [top.cpp:136]   --->   Operation 77 'load' 'tmp_56_load_1' <Predicate = (!tmp_2 & tmp_1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 78 [2/2] (1.35ns)   --->   "%tmp_64_load_1 = load i7 %tmp_64_addr_1" [top.cpp:136]   --->   Operation 78 'load' 'tmp_64_load_1' <Predicate = (!tmp_2 & tmp_1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 79 [2/2] (1.35ns)   --->   "%tmp_72_load_1 = load i7 %tmp_72_addr_1" [top.cpp:136]   --->   Operation 79 'load' 'tmp_72_load_1' <Predicate = (!tmp_2 & tmp_1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 80 [2/2] (1.35ns)   --->   "%tmp_80_load_1 = load i7 %tmp_80_addr_1" [top.cpp:136]   --->   Operation 80 'load' 'tmp_80_load_1' <Predicate = (!tmp_2 & tmp_1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 81 [2/2] (1.35ns)   --->   "%tmp_88_load_1 = load i7 %tmp_88_addr_1" [top.cpp:136]   --->   Operation 81 'load' 'tmp_88_load_1' <Predicate = (!tmp_2 & tmp_1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%tmp_96_load_1 = load i7 %tmp_96_addr_1" [top.cpp:136]   --->   Operation 82 'load' 'tmp_96_load_1' <Predicate = (!tmp_2 & tmp_1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%tmp_104_load_1 = load i7 %tmp_104_addr_1" [top.cpp:136]   --->   Operation 83 'load' 'tmp_104_load_1' <Predicate = (!tmp_2 & tmp_1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%tmp_112_load_1 = load i7 %tmp_112_addr_1" [top.cpp:136]   --->   Operation 84 'load' 'tmp_112_load_1' <Predicate = (!tmp_2 & tmp_1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%tmp_120_load_1 = load i7 %tmp_120_addr_1" [top.cpp:136]   --->   Operation 85 'load' 'tmp_120_load_1' <Predicate = (!tmp_2 & tmp_1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_1 : Operation 86 [1/1] (0.86ns)   --->   "%switch_ln136 = switch i4 %tmp_1, void %arrayidx774.15.case.15, i4 0, void %arrayidx774.15.case.0, i4 1, void %arrayidx774.15.case.1, i4 2, void %arrayidx774.15.case.2, i4 3, void %arrayidx774.15.case.3, i4 4, void %arrayidx774.15.case.4, i4 5, void %arrayidx774.15.case.5, i4 6, void %arrayidx774.15.case.6, i4 7, void %arrayidx774.15.case.7, i4 8, void %arrayidx774.15.case.8, i4 9, void %arrayidx774.15.case.9, i4 10, void %arrayidx774.15.case.10, i4 11, void %arrayidx774.15.case.11, i4 12, void %arrayidx774.15.case.12, i4 13, void %arrayidx774.15.case.13, i4 14, void %arrayidx774.15.case.14" [top.cpp:136]   --->   Operation 86 'switch' 'switch_ln136' <Predicate = (!tmp_2)> <Delay = 0.86>
ST_1 : Operation 87 [1/1] (0.92ns)   --->   "%add_ln133 = add i9 %i_3, i9 16" [top.cpp:133]   --->   Operation 87 'add' 'add_ln133' <Predicate = (!tmp_2)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.48ns)   --->   "%store_ln133 = store i9 %add_ln133, i9 %i" [top.cpp:133]   --->   Operation 88 'store' 'store_ln133' <Predicate = (!tmp_2)> <Delay = 0.48>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.body67" [top.cpp:133]   --->   Operation 89 'br' 'br_ln133' <Predicate = (!tmp_2)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.08>
ST_2 : Operation 90 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mux_case_0313 = load i7 %tmp_addr" [top.cpp:136]   --->   Operation 90 'load' 'mux_case_0313' <Predicate = (tmp_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 91 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_8_load = load i7 %tmp_8_addr" [top.cpp:136]   --->   Operation 91 'load' 'tmp_8_load' <Predicate = (tmp_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 92 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_16_load = load i7 %tmp_16_addr" [top.cpp:136]   --->   Operation 92 'load' 'tmp_16_load' <Predicate = (tmp_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 93 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_24_load = load i7 %tmp_24_addr" [top.cpp:136]   --->   Operation 93 'load' 'tmp_24_load' <Predicate = (tmp_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 94 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_32_load = load i7 %tmp_32_addr" [top.cpp:136]   --->   Operation 94 'load' 'tmp_32_load' <Predicate = (tmp_1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 95 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_40_load = load i7 %tmp_40_addr" [top.cpp:136]   --->   Operation 95 'load' 'tmp_40_load' <Predicate = (tmp_1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 96 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_48_load = load i7 %tmp_48_addr" [top.cpp:136]   --->   Operation 96 'load' 'tmp_48_load' <Predicate = (tmp_1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 97 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_56_load = load i7 %tmp_56_addr" [top.cpp:136]   --->   Operation 97 'load' 'tmp_56_load' <Predicate = (tmp_1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 98 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_64_load = load i7 %tmp_64_addr" [top.cpp:136]   --->   Operation 98 'load' 'tmp_64_load' <Predicate = (tmp_1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 99 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_72_load = load i7 %tmp_72_addr" [top.cpp:136]   --->   Operation 99 'load' 'tmp_72_load' <Predicate = (tmp_1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 100 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_80_load = load i7 %tmp_80_addr" [top.cpp:136]   --->   Operation 100 'load' 'tmp_80_load' <Predicate = (tmp_1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 101 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_88_load = load i7 %tmp_88_addr" [top.cpp:136]   --->   Operation 101 'load' 'tmp_88_load' <Predicate = (tmp_1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_96_load = load i7 %tmp_96_addr" [top.cpp:136]   --->   Operation 102 'load' 'tmp_96_load' <Predicate = (tmp_1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_104_load = load i7 %tmp_104_addr" [top.cpp:136]   --->   Operation 103 'load' 'tmp_104_load' <Predicate = (tmp_1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_112_load = load i7 %tmp_112_addr" [top.cpp:136]   --->   Operation 104 'load' 'tmp_112_load' <Predicate = (tmp_1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 105 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_120_load = load i7 %tmp_120_addr" [top.cpp:136]   --->   Operation 105 'load' 'tmp_120_load' <Predicate = (tmp_1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 106 [1/1] (0.57ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %mux_case_0313, i4 1, i24 %tmp_8_load, i4 2, i24 %tmp_16_load, i4 3, i24 %tmp_24_load, i4 4, i24 %tmp_32_load, i4 5, i24 %tmp_40_load, i4 6, i24 %tmp_48_load, i4 7, i24 %tmp_56_load, i4 8, i24 %tmp_64_load, i4 9, i24 %tmp_72_load, i4 10, i24 %tmp_80_load, i4 11, i24 %tmp_88_load, i4 12, i24 %tmp_96_load, i4 13, i24 %tmp_104_load, i4 14, i24 %tmp_112_load, i4 15, i24 %tmp_120_load, i24 0, i4 %tmp_1" [top.cpp:136]   --->   Operation 106 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i24 %tmp_3" [top.cpp:136]   --->   Operation 107 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (3.38ns)   --->   "%mul_ln136 = mul i41 %sext_ln136, i41 %conv7_i_cast" [top.cpp:136]   --->   Operation 108 'mul' 'mul_ln136' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i41 %mul_ln136" [top.cpp:136]   --->   Operation 109 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_1, i32 47" [top.cpp:136]   --->   Operation 110 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln136, i32 14, i32 37" [top.cpp:136]   --->   Operation 111 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_1, i32 13" [top.cpp:136]   --->   Operation 112 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_1, i32 37" [top.cpp:136]   --->   Operation 113 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i1 %tmp_5" [top.cpp:136]   --->   Operation 114 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.10ns)   --->   "%add_ln136 = add i24 %trunc_ln6, i24 %zext_ln136" [top.cpp:136]   --->   Operation 115 'add' 'add_ln136' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln136, i32 23" [top.cpp:136]   --->   Operation 116 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln136)   --->   "%xor_ln136 = xor i1 %tmp_7, i1 1" [top.cpp:136]   --->   Operation 117 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136 = and i1 %tmp_6, i1 %xor_ln136" [top.cpp:136]   --->   Operation 118 'and' 'and_ln136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_1, i32 38" [top.cpp:136]   --->   Operation 119 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln136, i32 39, i32 40" [top.cpp:136]   --->   Operation 120 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.62ns)   --->   "%icmp_ln136 = icmp_eq  i2 %tmp_10, i2 3" [top.cpp:136]   --->   Operation 121 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln136, i32 38, i32 40" [top.cpp:136]   --->   Operation 122 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.74ns)   --->   "%icmp_ln136_1 = icmp_eq  i3 %tmp_11, i3 7" [top.cpp:136]   --->   Operation 123 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.74ns)   --->   "%icmp_ln136_2 = icmp_eq  i3 %tmp_11, i3 0" [top.cpp:136]   --->   Operation 124 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%select_ln136 = select i1 %and_ln136, i1 %icmp_ln136_1, i1 %icmp_ln136_2" [top.cpp:136]   --->   Operation 125 'select' 'select_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%xor_ln136_1 = xor i1 %tmp_9, i1 1" [top.cpp:136]   --->   Operation 126 'xor' 'xor_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%and_ln136_1 = and i1 %icmp_ln136, i1 %xor_ln136_1" [top.cpp:136]   --->   Operation 127 'and' 'and_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_4)   --->   "%select_ln136_1 = select i1 %and_ln136, i1 %and_ln136_1, i1 %icmp_ln136_1" [top.cpp:136]   --->   Operation 128 'select' 'select_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_2 = xor i1 %select_ln136, i1 1" [top.cpp:136]   --->   Operation 129 'xor' 'xor_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%or_ln136 = or i1 %tmp_7, i1 %xor_ln136_2" [top.cpp:136]   --->   Operation 130 'or' 'or_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_3)   --->   "%xor_ln136_3 = xor i1 %tmp_4, i1 1" [top.cpp:136]   --->   Operation 131 'xor' 'xor_ln136_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_3 = and i1 %or_ln136, i1 %xor_ln136_3" [top.cpp:136]   --->   Operation 132 'and' 'and_ln136_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_4 = and i1 %tmp_7, i1 %select_ln136_1" [top.cpp:136]   --->   Operation 133 'and' 'and_ln136_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mux_case_0450 = load i7 %tmp_addr_1" [top.cpp:136]   --->   Operation 134 'load' 'mux_case_0450' <Predicate = (tmp_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 135 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_8_load_1 = load i7 %tmp_8_addr_1" [top.cpp:136]   --->   Operation 135 'load' 'tmp_8_load_1' <Predicate = (tmp_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 136 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_16_load_1 = load i7 %tmp_16_addr_1" [top.cpp:136]   --->   Operation 136 'load' 'tmp_16_load_1' <Predicate = (tmp_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 137 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_24_load_1 = load i7 %tmp_24_addr_1" [top.cpp:136]   --->   Operation 137 'load' 'tmp_24_load_1' <Predicate = (tmp_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 138 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_32_load_1 = load i7 %tmp_32_addr_1" [top.cpp:136]   --->   Operation 138 'load' 'tmp_32_load_1' <Predicate = (tmp_1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 139 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_40_load_1 = load i7 %tmp_40_addr_1" [top.cpp:136]   --->   Operation 139 'load' 'tmp_40_load_1' <Predicate = (tmp_1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 140 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_48_load_1 = load i7 %tmp_48_addr_1" [top.cpp:136]   --->   Operation 140 'load' 'tmp_48_load_1' <Predicate = (tmp_1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 141 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_56_load_1 = load i7 %tmp_56_addr_1" [top.cpp:136]   --->   Operation 141 'load' 'tmp_56_load_1' <Predicate = (tmp_1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 142 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_64_load_1 = load i7 %tmp_64_addr_1" [top.cpp:136]   --->   Operation 142 'load' 'tmp_64_load_1' <Predicate = (tmp_1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 143 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_72_load_1 = load i7 %tmp_72_addr_1" [top.cpp:136]   --->   Operation 143 'load' 'tmp_72_load_1' <Predicate = (tmp_1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 144 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_80_load_1 = load i7 %tmp_80_addr_1" [top.cpp:136]   --->   Operation 144 'load' 'tmp_80_load_1' <Predicate = (tmp_1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 145 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_88_load_1 = load i7 %tmp_88_addr_1" [top.cpp:136]   --->   Operation 145 'load' 'tmp_88_load_1' <Predicate = (tmp_1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 146 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_96_load_1 = load i7 %tmp_96_addr_1" [top.cpp:136]   --->   Operation 146 'load' 'tmp_96_load_1' <Predicate = (tmp_1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 147 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_104_load_1 = load i7 %tmp_104_addr_1" [top.cpp:136]   --->   Operation 147 'load' 'tmp_104_load_1' <Predicate = (tmp_1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 148 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_112_load_1 = load i7 %tmp_112_addr_1" [top.cpp:136]   --->   Operation 148 'load' 'tmp_112_load_1' <Predicate = (tmp_1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 149 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_120_load_1 = load i7 %tmp_120_addr_1" [top.cpp:136]   --->   Operation 149 'load' 'tmp_120_load_1' <Predicate = (tmp_1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_2 : Operation 150 [1/1] (0.57ns)   --->   "%tmp_14 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %mux_case_0450, i4 1, i24 %tmp_8_load_1, i4 2, i24 %tmp_16_load_1, i4 3, i24 %tmp_24_load_1, i4 4, i24 %tmp_32_load_1, i4 5, i24 %tmp_40_load_1, i4 6, i24 %tmp_48_load_1, i4 7, i24 %tmp_56_load_1, i4 8, i24 %tmp_64_load_1, i4 9, i24 %tmp_72_load_1, i4 10, i24 %tmp_80_load_1, i4 11, i24 %tmp_88_load_1, i4 12, i24 %tmp_96_load_1, i4 13, i24 %tmp_104_load_1, i4 14, i24 %tmp_112_load_1, i4 15, i24 %tmp_120_load_1, i24 0, i4 %tmp_1" [top.cpp:136]   --->   Operation 150 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i24 %tmp_14" [top.cpp:136]   --->   Operation 151 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (3.38ns)   --->   "%mul_ln136_1 = mul i41 %sext_ln136_2, i41 %conv7_i_cast" [top.cpp:136]   --->   Operation 152 'mul' 'mul_ln136_1' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln136_3 = sext i41 %mul_ln136_1" [top.cpp:136]   --->   Operation 153 'sext' 'sext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_3, i32 47" [top.cpp:136]   --->   Operation 154 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln136_1, i32 14, i32 37" [top.cpp:136]   --->   Operation 155 'partselect' 'trunc_ln136_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_3, i32 13" [top.cpp:136]   --->   Operation 156 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_3, i32 37" [top.cpp:136]   --->   Operation 157 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i1 %tmp_17" [top.cpp:136]   --->   Operation 158 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.10ns)   --->   "%add_ln136_1 = add i24 %trunc_ln136_1, i24 %zext_ln136_1" [top.cpp:136]   --->   Operation 159 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln136_1, i32 23" [top.cpp:136]   --->   Operation 160 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_6)   --->   "%xor_ln136_5 = xor i1 %tmp_19, i1 1" [top.cpp:136]   --->   Operation 161 'xor' 'xor_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_6 = and i1 %tmp_18, i1 %xor_ln136_5" [top.cpp:136]   --->   Operation 162 'and' 'and_ln136_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln136_3, i32 38" [top.cpp:136]   --->   Operation 163 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln136_1, i32 39, i32 40" [top.cpp:136]   --->   Operation 164 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.62ns)   --->   "%icmp_ln136_3 = icmp_eq  i2 %tmp_21, i2 3" [top.cpp:136]   --->   Operation 165 'icmp' 'icmp_ln136_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln136_1, i32 38, i32 40" [top.cpp:136]   --->   Operation 166 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.74ns)   --->   "%icmp_ln136_4 = icmp_eq  i3 %tmp_22, i3 7" [top.cpp:136]   --->   Operation 167 'icmp' 'icmp_ln136_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.74ns)   --->   "%icmp_ln136_5 = icmp_eq  i3 %tmp_22, i3 0" [top.cpp:136]   --->   Operation 168 'icmp' 'icmp_ln136_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_9)   --->   "%select_ln136_4 = select i1 %and_ln136_6, i1 %icmp_ln136_4, i1 %icmp_ln136_5" [top.cpp:136]   --->   Operation 169 'select' 'select_ln136_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%xor_ln136_6 = xor i1 %tmp_20, i1 1" [top.cpp:136]   --->   Operation 170 'xor' 'xor_ln136_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%and_ln136_7 = and i1 %icmp_ln136_3, i1 %xor_ln136_6" [top.cpp:136]   --->   Operation 171 'and' 'and_ln136_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_10)   --->   "%select_ln136_5 = select i1 %and_ln136_6, i1 %and_ln136_7, i1 %icmp_ln136_4" [top.cpp:136]   --->   Operation 172 'select' 'select_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_9)   --->   "%xor_ln136_7 = xor i1 %select_ln136_4, i1 1" [top.cpp:136]   --->   Operation 173 'xor' 'xor_ln136_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_9)   --->   "%or_ln136_3 = or i1 %tmp_19, i1 %xor_ln136_7" [top.cpp:136]   --->   Operation 174 'or' 'or_ln136_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_9)   --->   "%xor_ln136_8 = xor i1 %tmp_15, i1 1" [top.cpp:136]   --->   Operation 175 'xor' 'xor_ln136_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_9 = and i1 %or_ln136_3, i1 %xor_ln136_8" [top.cpp:136]   --->   Operation 176 'and' 'and_ln136_9' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_10 = and i1 %tmp_19, i1 %select_ln136_5" [top.cpp:136]   --->   Operation 177 'and' 'and_ln136_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 275 'ret' 'ret_ln0' <Predicate = (tmp_2)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln134 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:134]   --->   Operation 178 'specpipeline' 'specpipeline_ln134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln133 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [top.cpp:133]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln133 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:133]   --->   Operation 180 'specloopname' 'specloopname_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 181 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 182 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 183 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 184 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 185 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 186 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 187 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 188 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 189 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 190 'getelementptr' 'C_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 191 'getelementptr' 'C_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 192 'getelementptr' 'C_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 193 'getelementptr' 'C_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 194 'getelementptr' 'C_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 195 'getelementptr' 'C_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%C_16_addr = getelementptr i24 %C_16, i64 0, i64 %zext_ln136_2" [top.cpp:136]   --->   Operation 196 'getelementptr' 'C_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_2 = and i1 %and_ln136, i1 %icmp_ln136_1" [top.cpp:136]   --->   Operation 197 'and' 'and_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%or_ln136_2 = or i1 %and_ln136_2, i1 %and_ln136_4" [top.cpp:136]   --->   Operation 198 'or' 'or_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%xor_ln136_4 = xor i1 %or_ln136_2, i1 1" [top.cpp:136]   --->   Operation 199 'xor' 'xor_ln136_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_1)   --->   "%and_ln136_5 = and i1 %tmp_4, i1 %xor_ln136_4" [top.cpp:136]   --->   Operation 200 'and' 'and_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_3)   --->   "%select_ln136_2 = select i1 %and_ln136_3, i24 8388607, i24 8388608" [top.cpp:136]   --->   Operation 201 'select' 'select_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln136_1 = or i1 %and_ln136_3, i1 %and_ln136_5" [top.cpp:136]   --->   Operation 202 'or' 'or_ln136_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln136_3 = select i1 %or_ln136_1, i24 %select_ln136_2, i24 %add_ln136" [top.cpp:136]   --->   Operation 203 'select' 'select_ln136_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%C_1_addr_1 = getelementptr i24 %C_1, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 204 'getelementptr' 'C_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%C_2_addr_1 = getelementptr i24 %C_2, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 205 'getelementptr' 'C_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%C_3_addr_1 = getelementptr i24 %C_3, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 206 'getelementptr' 'C_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%C_4_addr_1 = getelementptr i24 %C_4, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 207 'getelementptr' 'C_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%C_5_addr_1 = getelementptr i24 %C_5, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 208 'getelementptr' 'C_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%C_6_addr_1 = getelementptr i24 %C_6, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 209 'getelementptr' 'C_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%C_7_addr_1 = getelementptr i24 %C_7, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 210 'getelementptr' 'C_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%C_8_addr_1 = getelementptr i24 %C_8, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 211 'getelementptr' 'C_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%C_9_addr_1 = getelementptr i24 %C_9, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 212 'getelementptr' 'C_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%C_10_addr_1 = getelementptr i24 %C_10, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 213 'getelementptr' 'C_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%C_11_addr_1 = getelementptr i24 %C_11, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 214 'getelementptr' 'C_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%C_12_addr_1 = getelementptr i24 %C_12, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 215 'getelementptr' 'C_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%C_13_addr_1 = getelementptr i24 %C_13, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 216 'getelementptr' 'C_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%C_14_addr_1 = getelementptr i24 %C_14, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 217 'getelementptr' 'C_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%C_15_addr_1 = getelementptr i24 %C_15, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 218 'getelementptr' 'C_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%C_16_addr_1 = getelementptr i24 %C_16, i64 0, i64 %zext_ln136_3" [top.cpp:136]   --->   Operation 219 'getelementptr' 'C_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_4)   --->   "%and_ln136_8 = and i1 %and_ln136_6, i1 %icmp_ln136_4" [top.cpp:136]   --->   Operation 220 'and' 'and_ln136_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_4)   --->   "%or_ln136_5 = or i1 %and_ln136_8, i1 %and_ln136_10" [top.cpp:136]   --->   Operation 221 'or' 'or_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_4)   --->   "%xor_ln136_9 = xor i1 %or_ln136_5, i1 1" [top.cpp:136]   --->   Operation 222 'xor' 'xor_ln136_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_4)   --->   "%and_ln136_11 = and i1 %tmp_15, i1 %xor_ln136_9" [top.cpp:136]   --->   Operation 223 'and' 'and_ln136_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln136_7)   --->   "%select_ln136_6 = select i1 %and_ln136_9, i24 8388607, i24 8388608" [top.cpp:136]   --->   Operation 224 'select' 'select_ln136_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln136_4 = or i1 %and_ln136_9, i1 %and_ln136_11" [top.cpp:136]   --->   Operation 225 'or' 'or_ln136_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln136_7 = select i1 %or_ln136_4, i24 %select_ln136_6, i24 %add_ln136_1" [top.cpp:136]   --->   Operation 226 'select' 'select_ln136_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 227 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_15_addr" [top.cpp:136]   --->   Operation 227 'store' 'store_ln136' <Predicate = (tmp_1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 228 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_15_addr_1" [top.cpp:136]   --->   Operation 228 'store' 'store_ln136' <Predicate = (tmp_1 == 14)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 229 'br' 'br_ln136' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_14_addr" [top.cpp:136]   --->   Operation 230 'store' 'store_ln136' <Predicate = (tmp_1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 231 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_14_addr_1" [top.cpp:136]   --->   Operation 231 'store' 'store_ln136' <Predicate = (tmp_1 == 13)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 232 'br' 'br_ln136' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_13_addr" [top.cpp:136]   --->   Operation 233 'store' 'store_ln136' <Predicate = (tmp_1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 234 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_13_addr_1" [top.cpp:136]   --->   Operation 234 'store' 'store_ln136' <Predicate = (tmp_1 == 12)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 235 'br' 'br_ln136' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_12_addr" [top.cpp:136]   --->   Operation 236 'store' 'store_ln136' <Predicate = (tmp_1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 237 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_12_addr_1" [top.cpp:136]   --->   Operation 237 'store' 'store_ln136' <Predicate = (tmp_1 == 11)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 238 'br' 'br_ln136' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_11_addr" [top.cpp:136]   --->   Operation 239 'store' 'store_ln136' <Predicate = (tmp_1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 240 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_11_addr_1" [top.cpp:136]   --->   Operation 240 'store' 'store_ln136' <Predicate = (tmp_1 == 10)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 241 'br' 'br_ln136' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_10_addr" [top.cpp:136]   --->   Operation 242 'store' 'store_ln136' <Predicate = (tmp_1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 243 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_10_addr_1" [top.cpp:136]   --->   Operation 243 'store' 'store_ln136' <Predicate = (tmp_1 == 9)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 244 'br' 'br_ln136' <Predicate = (tmp_1 == 9)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_9_addr" [top.cpp:136]   --->   Operation 245 'store' 'store_ln136' <Predicate = (tmp_1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 246 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_9_addr_1" [top.cpp:136]   --->   Operation 246 'store' 'store_ln136' <Predicate = (tmp_1 == 8)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 247 'br' 'br_ln136' <Predicate = (tmp_1 == 8)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_8_addr" [top.cpp:136]   --->   Operation 248 'store' 'store_ln136' <Predicate = (tmp_1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 249 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_8_addr_1" [top.cpp:136]   --->   Operation 249 'store' 'store_ln136' <Predicate = (tmp_1 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 250 'br' 'br_ln136' <Predicate = (tmp_1 == 7)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_7_addr" [top.cpp:136]   --->   Operation 251 'store' 'store_ln136' <Predicate = (tmp_1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 252 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_7_addr_1" [top.cpp:136]   --->   Operation 252 'store' 'store_ln136' <Predicate = (tmp_1 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 253 'br' 'br_ln136' <Predicate = (tmp_1 == 6)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_6_addr" [top.cpp:136]   --->   Operation 254 'store' 'store_ln136' <Predicate = (tmp_1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 255 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_6_addr_1" [top.cpp:136]   --->   Operation 255 'store' 'store_ln136' <Predicate = (tmp_1 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 256 'br' 'br_ln136' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_5_addr" [top.cpp:136]   --->   Operation 257 'store' 'store_ln136' <Predicate = (tmp_1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 258 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_5_addr_1" [top.cpp:136]   --->   Operation 258 'store' 'store_ln136' <Predicate = (tmp_1 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 259 'br' 'br_ln136' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_4_addr" [top.cpp:136]   --->   Operation 260 'store' 'store_ln136' <Predicate = (tmp_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 261 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_4_addr_1" [top.cpp:136]   --->   Operation 261 'store' 'store_ln136' <Predicate = (tmp_1 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 262 'br' 'br_ln136' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_3_addr" [top.cpp:136]   --->   Operation 263 'store' 'store_ln136' <Predicate = (tmp_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 264 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_3_addr_1" [top.cpp:136]   --->   Operation 264 'store' 'store_ln136' <Predicate = (tmp_1 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 265 'br' 'br_ln136' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_2_addr" [top.cpp:136]   --->   Operation 266 'store' 'store_ln136' <Predicate = (tmp_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 267 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_2_addr_1" [top.cpp:136]   --->   Operation 267 'store' 'store_ln136' <Predicate = (tmp_1 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 268 'br' 'br_ln136' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_1_addr" [top.cpp:136]   --->   Operation 269 'store' 'store_ln136' <Predicate = (tmp_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 270 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_1_addr_1" [top.cpp:136]   --->   Operation 270 'store' 'store_ln136' <Predicate = (tmp_1 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 271 'br' 'br_ln136' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_3, i7 %C_16_addr" [top.cpp:136]   --->   Operation 272 'store' 'store_ln136' <Predicate = (tmp_1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 273 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln136 = store i24 %select_ln136_7, i7 %C_16_addr_1" [top.cpp:136]   --->   Operation 273 'store' 'store_ln136' <Predicate = (tmp_1 == 15)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 128> <RAM>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln136 = br void %arrayidx774.15.exit" [top.cpp:136]   --->   Operation 274 'br' 'br_ln136' <Predicate = (tmp_1 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln133', top.cpp:133) of constant 0 on local variable 'i', top.cpp:133 [41]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:133) on local variable 'i', top.cpp:133 [44]  (0.000 ns)
	'add' operation 9 bit ('add_ln133', top.cpp:133) [289]  (0.921 ns)
	'store' operation 0 bit ('store_ln133', top.cpp:133) of variable 'add_ln133', top.cpp:133 on local variable 'i', top.cpp:133 [290]  (0.489 ns)

 <State 2>: 7.081ns
The critical path consists of the following:
	'load' operation 24 bit ('mux_case_0313', top.cpp:136) on array 'tmp' [86]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_3', top.cpp:136) [102]  (0.570 ns)
	'mul' operation 41 bit ('mul_ln136', top.cpp:136) [104]  (3.387 ns)
	'add' operation 24 bit ('add_ln136', top.cpp:136) [111]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln136', top.cpp:136) [113]  (0.000 ns)
	'and' operation 1 bit ('and_ln136', top.cpp:136) [114]  (0.331 ns)
	'select' operation 1 bit ('select_ln136', top.cpp:136) [121]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln136_2', top.cpp:136) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln136', top.cpp:136) [127]  (0.000 ns)
	'and' operation 1 bit ('and_ln136_3', top.cpp:136) [129]  (0.331 ns)

 <State 3>: 2.118ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln136_2', top.cpp:136) [125]  (0.000 ns)
	'or' operation 1 bit ('or_ln136_2', top.cpp:136) [131]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln136_4', top.cpp:136) [132]  (0.000 ns)
	'and' operation 1 bit ('and_ln136_5', top.cpp:136) [133]  (0.000 ns)
	'or' operation 1 bit ('or_ln136_1', top.cpp:136) [135]  (0.331 ns)
	'select' operation 24 bit ('select_ln136_3', top.cpp:136) [136]  (0.435 ns)
	'store' operation 0 bit ('store_ln136', top.cpp:136) of variable 'select_ln136_3', top.cpp:136 on array 'C_15' [225]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
