
LED_Toggle_DutyPWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009198  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08009368  08009368  00019368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097b4  080097b4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080097b4  080097b4  000197b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097bc  080097bc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097bc  080097bc  000197bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097c0  080097c0  000197c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080097c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200001e0  080099a4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  080099a4  00020488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010d07  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023d1  00000000  00000000  00030f17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef0  00000000  00000000  000332e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e08  00000000  00000000  000341d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002423c  00000000  00000000  00034fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136fe  00000000  00000000  0005921c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deffe  00000000  00000000  0006c91a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014b918  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050ac  00000000  00000000  0014b968  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009350 	.word	0x08009350

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08009350 	.word	0x08009350

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b9aa 	b.w	8000fb8 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f83c 	bl	8000ce8 <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_d2lz>:
 8000c7c:	b538      	push	{r3, r4, r5, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2300      	movs	r3, #0
 8000c82:	4604      	mov	r4, r0
 8000c84:	460d      	mov	r5, r1
 8000c86:	f7ff ff49 	bl	8000b1c <__aeabi_dcmplt>
 8000c8a:	b928      	cbnz	r0, 8000c98 <__aeabi_d2lz+0x1c>
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	4629      	mov	r1, r5
 8000c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c94:	f000 b80a 	b.w	8000cac <__aeabi_d2ulz>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c9e:	f000 f805 	bl	8000cac <__aeabi_d2ulz>
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	bd38      	pop	{r3, r4, r5, pc}
 8000caa:	bf00      	nop

08000cac <__aeabi_d2ulz>:
 8000cac:	b5d0      	push	{r4, r6, r7, lr}
 8000cae:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <__aeabi_d2ulz+0x34>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4606      	mov	r6, r0
 8000cb4:	460f      	mov	r7, r1
 8000cb6:	f7ff fcbf 	bl	8000638 <__aeabi_dmul>
 8000cba:	f7ff ff57 	bl	8000b6c <__aeabi_d2uiz>
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	f7ff fc40 	bl	8000544 <__aeabi_ui2d>
 8000cc4:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <__aeabi_d2ulz+0x38>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f7ff fcb6 	bl	8000638 <__aeabi_dmul>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	4639      	mov	r1, r7
 8000cd4:	f7ff faf8 	bl	80002c8 <__aeabi_dsub>
 8000cd8:	f7ff ff48 	bl	8000b6c <__aeabi_d2uiz>
 8000cdc:	4621      	mov	r1, r4
 8000cde:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce0:	3df00000 	.word	0x3df00000
 8000ce4:	41f00000 	.word	0x41f00000

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	0000      	movs	r0, r0
	...

08000fc0 <HAL_UART_RxCpltCallback>:
uint32_t u32dutycurrent = 0;
volatile uint16_t adc_buf[2] = {0, 0};
int8_t s8update = INCREMENT;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	if(rx_data == '\n')
 8000fc8:	4b39      	ldr	r3, [pc, #228]	; (80010b0 <HAL_UART_RxCpltCallback+0xf0>)
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	2b0a      	cmp	r3, #10
 8000fce:	d153      	bne.n	8001078 <HAL_UART_RxCpltCallback+0xb8>
	{
		data_buffer[count++]='\n';
 8000fd0:	4b38      	ldr	r3, [pc, #224]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	1c5a      	adds	r2, r3, #1
 8000fd6:	b2d1      	uxtb	r1, r2
 8000fd8:	4a36      	ldr	r2, [pc, #216]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 8000fda:	7011      	strb	r1, [r2, #0]
 8000fdc:	461a      	mov	r2, r3
 8000fde:	4b36      	ldr	r3, [pc, #216]	; (80010b8 <HAL_UART_RxCpltCallback+0xf8>)
 8000fe0:	210a      	movs	r1, #10
 8000fe2:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(huart,data_buffer,count,HAL_MAX_DELAY);
 8000fe4:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	b29a      	uxth	r2, r3
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	4932      	ldr	r1, [pc, #200]	; (80010b8 <HAL_UART_RxCpltCallback+0xf8>)
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f004 fa88 	bl	8005506 <HAL_UART_Transmit>
		strcpy(volts, data_buffer);
 8000ff6:	4930      	ldr	r1, [pc, #192]	; (80010b8 <HAL_UART_RxCpltCallback+0xf8>)
 8000ff8:	4830      	ldr	r0, [pc, #192]	; (80010bc <HAL_UART_RxCpltCallback+0xfc>)
 8000ffa:	f005 fae5 	bl	80065c8 <strcpy>
		memset(data_buffer, 0, count);
 8000ffe:	4b2d      	ldr	r3, [pc, #180]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	2100      	movs	r1, #0
 8001006:	482c      	ldr	r0, [pc, #176]	; (80010b8 <HAL_UART_RxCpltCallback+0xf8>)
 8001008:	f005 fad6 	bl	80065b8 <memset>
		count = 0;
 800100c:	4b29      	ldr	r3, [pc, #164]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 800100e:	2200      	movs	r2, #0
 8001010:	701a      	strb	r2, [r3, #0]
		fvolts = atof(volts);
 8001012:	482a      	ldr	r0, [pc, #168]	; (80010bc <HAL_UART_RxCpltCallback+0xfc>)
 8001014:	f005 faa2 	bl	800655c <atof>
 8001018:	ec53 2b10 	vmov	r2, r3, d0
 800101c:	4610      	mov	r0, r2
 800101e:	4619      	mov	r1, r3
 8001020:	f7ff fdc4 	bl	8000bac <__aeabi_d2f>
 8001024:	4603      	mov	r3, r0
 8001026:	4a26      	ldr	r2, [pc, #152]	; (80010c0 <HAL_UART_RxCpltCallback+0x100>)
 8001028:	6013      	str	r3, [r2, #0]
		fvolts = (fvolts/3.3)*RANGE_PWM;
 800102a:	4b25      	ldr	r3, [pc, #148]	; (80010c0 <HAL_UART_RxCpltCallback+0x100>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff faaa 	bl	8000588 <__aeabi_f2d>
 8001034:	a31a      	add	r3, pc, #104	; (adr r3, 80010a0 <HAL_UART_RxCpltCallback+0xe0>)
 8001036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103a:	f7ff fc27 	bl	800088c <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4610      	mov	r0, r2
 8001044:	4619      	mov	r1, r3
 8001046:	a318      	add	r3, pc, #96	; (adr r3, 80010a8 <HAL_UART_RxCpltCallback+0xe8>)
 8001048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104c:	f7ff faf4 	bl	8000638 <__aeabi_dmul>
 8001050:	4602      	mov	r2, r0
 8001052:	460b      	mov	r3, r1
 8001054:	4610      	mov	r0, r2
 8001056:	4619      	mov	r1, r3
 8001058:	f7ff fda8 	bl	8000bac <__aeabi_d2f>
 800105c:	4603      	mov	r3, r0
 800105e:	4a18      	ldr	r2, [pc, #96]	; (80010c0 <HAL_UART_RxCpltCallback+0x100>)
 8001060:	6013      	str	r3, [r2, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (uint32_t) fvolts);
 8001062:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <HAL_UART_RxCpltCallback+0x100>)
 8001064:	edd3 7a00 	vldr	s15, [r3]
 8001068:	4b16      	ldr	r3, [pc, #88]	; (80010c4 <HAL_UART_RxCpltCallback+0x104>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001070:	ee17 2a90 	vmov	r2, s15
 8001074:	635a      	str	r2, [r3, #52]	; 0x34
 8001076:	e00a      	b.n	800108e <HAL_UART_RxCpltCallback+0xce>
	}
	else
	{
		data_buffer[count++] = rx_data;
 8001078:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	1c5a      	adds	r2, r3, #1
 800107e:	b2d1      	uxtb	r1, r2
 8001080:	4a0c      	ldr	r2, [pc, #48]	; (80010b4 <HAL_UART_RxCpltCallback+0xf4>)
 8001082:	7011      	strb	r1, [r2, #0]
 8001084:	461a      	mov	r2, r3
 8001086:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <HAL_UART_RxCpltCallback+0xf0>)
 8001088:	7819      	ldrb	r1, [r3, #0]
 800108a:	4b0b      	ldr	r3, [pc, #44]	; (80010b8 <HAL_UART_RxCpltCallback+0xf8>)
 800108c:	5499      	strb	r1, [r3, r2]
	}
	HAL_UART_Receive_IT(&huart2,&rx_data,1);
 800108e:	2201      	movs	r2, #1
 8001090:	4907      	ldr	r1, [pc, #28]	; (80010b0 <HAL_UART_RxCpltCallback+0xf0>)
 8001092:	480d      	ldr	r0, [pc, #52]	; (80010c8 <HAL_UART_RxCpltCallback+0x108>)
 8001094:	f004 fac9 	bl	800562a <HAL_UART_Receive_IT>
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	66666666 	.word	0x66666666
 80010a4:	400a6666 	.word	0x400a6666
 80010a8:	00000000 	.word	0x00000000
 80010ac:	40d193c0 	.word	0x40d193c0
 80010b0:	20000450 	.word	0x20000450
 80010b4:	20000451 	.word	0x20000451
 80010b8:	20000454 	.word	0x20000454
 80010bc:	2000045c 	.word	0x2000045c
 80010c0:	20000464 	.word	0x20000464
 80010c4:	200003c4 	.word	0x200003c4
 80010c8:	2000040c 	.word	0x2000040c
 80010cc:	00000000 	.word	0x00000000

080010d0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) //16Khz timer
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
   if( htim->Instance == TIM3 )
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a1a      	ldr	r2, [pc, #104]	; (8001148 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d103      	bne.n	80010ea <HAL_TIM_PeriodElapsedCallback+0x1a>
	   HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80010e2:	2101      	movs	r1, #1
 80010e4:	4819      	ldr	r0, [pc, #100]	; (800114c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80010e6:	f002 fae0 	bl	80036aa <HAL_GPIO_TogglePin>
   if( htim->Instance == TIM6 )
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a18      	ldr	r2, [pc, #96]	; (8001150 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d11c      	bne.n	800112e <HAL_TIM_PeriodElapsedCallback+0x5e>
   {
	   volts_check = adc_buf[0]*1.0/4095.0 * 3.3;
 80010f4:	4b17      	ldr	r3, [pc, #92]	; (8001154 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fa32 	bl	8000564 <__aeabi_i2d>
 8001100:	a30d      	add	r3, pc, #52	; (adr r3, 8001138 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001106:	f7ff fbc1 	bl	800088c <__aeabi_ddiv>
 800110a:	4602      	mov	r2, r0
 800110c:	460b      	mov	r3, r1
 800110e:	4610      	mov	r0, r2
 8001110:	4619      	mov	r1, r3
 8001112:	a30b      	add	r3, pc, #44	; (adr r3, 8001140 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001118:	f7ff fa8e 	bl	8000638 <__aeabi_dmul>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	f7ff fd42 	bl	8000bac <__aeabi_d2f>
 8001128:	4603      	mov	r3, r0
 800112a:	4a0b      	ldr	r2, [pc, #44]	; (8001158 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800112c:	6013      	str	r3, [r2, #0]
   }
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	00000000 	.word	0x00000000
 800113c:	40affe00 	.word	0x40affe00
 8001140:	66666666 	.word	0x66666666
 8001144:	400a6666 	.word	0x400a6666
 8001148:	40000400 	.word	0x40000400
 800114c:	40020800 	.word	0x40020800
 8001150:	40001000 	.word	0x40001000
 8001154:	2000046c 	.word	0x2000046c
 8001158:	20000468 	.word	0x20000468

0800115c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001160:	f000 ff4e 	bl	8002000 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001164:	f000 f856 	bl	8001214 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001168:	f000 fb82 	bl	8001870 <MX_GPIO_Init>
  MX_TIM2_Init();
 800116c:	f000 f924 	bl	80013b8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001170:	f000 f99a 	bl	80014a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001174:	f000 f9e6 	bl	8001544 <MX_TIM4_Init>
  MX_DMA_Init();
 8001178:	f000 fb5a 	bl	8001830 <MX_DMA_Init>
  MX_TIM8_Init();
 800117c:	f000 fa8e 	bl	800169c <MX_TIM8_Init>
  MX_ADC1_Init();
 8001180:	f000 f8ba 	bl	80012f8 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001184:	f000 fb2a 	bl	80017dc <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001188:	f000 fa52 	bl	8001630 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 800118c:	4816      	ldr	r0, [pc, #88]	; (80011e8 <main+0x8c>)
 800118e:	f003 f92f 	bl	80043f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 8001192:	4816      	ldr	r0, [pc, #88]	; (80011ec <main+0x90>)
 8001194:	f003 f92c 	bl	80043f0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001198:	2100      	movs	r1, #0
 800119a:	4815      	ldr	r0, [pc, #84]	; (80011f0 <main+0x94>)
 800119c:	f003 f9f2 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80011a0:	2100      	movs	r1, #0
 80011a2:	4814      	ldr	r0, [pc, #80]	; (80011f4 <main+0x98>)
 80011a4:	f003 f9ee 	bl	8004584 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80011a8:	2100      	movs	r1, #0
 80011aa:	4813      	ldr	r0, [pc, #76]	; (80011f8 <main+0x9c>)
 80011ac:	f003 f9ea 	bl	8004584 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <main+0x94>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2200      	movs	r2, #0
 80011b6:	635a      	str	r2, [r3, #52]	; 0x34
  fvolts = (1.0/3.3)*RANGE_PWM;
 80011b8:	4b10      	ldr	r3, [pc, #64]	; (80011fc <main+0xa0>)
 80011ba:	4a11      	ldr	r2, [pc, #68]	; (8001200 <main+0xa4>)
 80011bc:	601a      	str	r2, [r3, #0]
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, (uint32_t) fvolts);
 80011be:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <main+0xa0>)
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <main+0x9c>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80011cc:	ee17 2a90 	vmov	r2, s15
 80011d0:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_UART_Receive_IT(&huart2,&rx_data,1);
 80011d2:	2201      	movs	r2, #1
 80011d4:	490b      	ldr	r1, [pc, #44]	; (8001204 <main+0xa8>)
 80011d6:	480c      	ldr	r0, [pc, #48]	; (8001208 <main+0xac>)
 80011d8:	f004 fa27 	bl	800562a <HAL_UART_Receive_IT>

  #if defined TEST_ADC && ( TEST_ADC_DMA == 1U )
  	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 2);
 80011dc:	2202      	movs	r2, #2
 80011de:	490b      	ldr	r1, [pc, #44]	; (800120c <main+0xb0>)
 80011e0:	480b      	ldr	r0, [pc, #44]	; (8001210 <main+0xb4>)
 80011e2:	f000 ffc3 	bl	800216c <HAL_ADC_Start_DMA>
  #endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011e6:	e7fe      	b.n	80011e6 <main+0x8a>
 80011e8:	200002ec 	.word	0x200002ec
 80011ec:	2000037c 	.word	0x2000037c
 80011f0:	20000334 	.word	0x20000334
 80011f4:	200002a4 	.word	0x200002a4
 80011f8:	200003c4 	.word	0x200003c4
 80011fc:	20000464 	.word	0x20000464
 8001200:	45aa71f0 	.word	0x45aa71f0
 8001204:	20000450 	.word	0x20000450
 8001208:	2000040c 	.word	0x2000040c
 800120c:	2000046c 	.word	0x2000046c
 8001210:	200001fc 	.word	0x200001fc

08001214 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b094      	sub	sp, #80	; 0x50
 8001218:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800121a:	f107 031c 	add.w	r3, r7, #28
 800121e:	2234      	movs	r2, #52	; 0x34
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f005 f9c8 	bl	80065b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001228:	f107 0308 	add.w	r3, r7, #8
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
 8001236:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001238:	2300      	movs	r3, #0
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	4b2c      	ldr	r3, [pc, #176]	; (80012f0 <SystemClock_Config+0xdc>)
 800123e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001240:	4a2b      	ldr	r2, [pc, #172]	; (80012f0 <SystemClock_Config+0xdc>)
 8001242:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001246:	6413      	str	r3, [r2, #64]	; 0x40
 8001248:	4b29      	ldr	r3, [pc, #164]	; (80012f0 <SystemClock_Config+0xdc>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001254:	2300      	movs	r3, #0
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	4b26      	ldr	r3, [pc, #152]	; (80012f4 <SystemClock_Config+0xe0>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a25      	ldr	r2, [pc, #148]	; (80012f4 <SystemClock_Config+0xe0>)
 800125e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001262:	6013      	str	r3, [r2, #0]
 8001264:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <SystemClock_Config+0xe0>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001270:	2301      	movs	r3, #1
 8001272:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001274:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001278:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800127a:	2302      	movs	r3, #2
 800127c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800127e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001282:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001284:	2304      	movs	r3, #4
 8001286:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001288:	23b4      	movs	r3, #180	; 0xb4
 800128a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800128c:	2302      	movs	r3, #2
 800128e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001290:	2302      	movs	r3, #2
 8001292:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001294:	2302      	movs	r3, #2
 8001296:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001298:	f107 031c 	add.w	r3, r7, #28
 800129c:	4618      	mov	r0, r3
 800129e:	f002 fdb9 	bl	8003e14 <HAL_RCC_OscConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012a8:	f000 fb40 	bl	800192c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80012ac:	f002 fa18 	bl	80036e0 <HAL_PWREx_EnableOverDrive>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80012b6:	f000 fb39 	bl	800192c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ba:	230f      	movs	r3, #15
 80012bc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012be:	2302      	movs	r3, #2
 80012c0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c2:	2300      	movs	r3, #0
 80012c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012c6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80012ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012d2:	f107 0308 	add.w	r3, r7, #8
 80012d6:	2105      	movs	r1, #5
 80012d8:	4618      	mov	r0, r3
 80012da:	f002 fa51 	bl	8003780 <HAL_RCC_ClockConfig>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80012e4:	f000 fb22 	bl	800192c <Error_Handler>
  }
}
 80012e8:	bf00      	nop
 80012ea:	3750      	adds	r7, #80	; 0x50
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40007000 	.word	0x40007000

080012f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012fe:	463b      	mov	r3, r7
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800130a:	4b28      	ldr	r3, [pc, #160]	; (80013ac <MX_ADC1_Init+0xb4>)
 800130c:	4a28      	ldr	r2, [pc, #160]	; (80013b0 <MX_ADC1_Init+0xb8>)
 800130e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001310:	4b26      	ldr	r3, [pc, #152]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001312:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001316:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001318:	4b24      	ldr	r3, [pc, #144]	; (80013ac <MX_ADC1_Init+0xb4>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800131e:	4b23      	ldr	r3, [pc, #140]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001320:	2201      	movs	r2, #1
 8001322:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001324:	4b21      	ldr	r3, [pc, #132]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001326:	2201      	movs	r2, #1
 8001328:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800132a:	4b20      	ldr	r3, [pc, #128]	; (80013ac <MX_ADC1_Init+0xb4>)
 800132c:	2200      	movs	r2, #0
 800132e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001332:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001334:	2200      	movs	r2, #0
 8001336:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <MX_ADC1_Init+0xb4>)
 800133a:	4a1e      	ldr	r2, [pc, #120]	; (80013b4 <MX_ADC1_Init+0xbc>)
 800133c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800133e:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001340:	2200      	movs	r2, #0
 8001342:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001346:	2202      	movs	r2, #2
 8001348:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_ADC1_Init+0xb4>)
 800134c:	2201      	movs	r2, #1
 800134e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001354:	2201      	movs	r2, #1
 8001356:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001358:	4814      	ldr	r0, [pc, #80]	; (80013ac <MX_ADC1_Init+0xb4>)
 800135a:	f000 fec3 	bl	80020e4 <HAL_ADC_Init>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001364:	f000 fae2 	bl	800192c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001368:	2300      	movs	r3, #0
 800136a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800136c:	2301      	movs	r3, #1
 800136e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001370:	2306      	movs	r3, #6
 8001372:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001374:	463b      	mov	r3, r7
 8001376:	4619      	mov	r1, r3
 8001378:	480c      	ldr	r0, [pc, #48]	; (80013ac <MX_ADC1_Init+0xb4>)
 800137a:	f001 f825 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001384:	f000 fad2 	bl	800192c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001388:	2301      	movs	r3, #1
 800138a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800138c:	2302      	movs	r3, #2
 800138e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001390:	463b      	mov	r3, r7
 8001392:	4619      	mov	r1, r3
 8001394:	4805      	ldr	r0, [pc, #20]	; (80013ac <MX_ADC1_Init+0xb4>)
 8001396:	f001 f817 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80013a0:	f000 fac4 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013a4:	bf00      	nop
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	200001fc 	.word	0x200001fc
 80013b0:	40012000 	.word	0x40012000
 80013b4:	0f000001 	.word	0x0f000001

080013b8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b08e      	sub	sp, #56	; 0x38
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013cc:	f107 0320 	add.w	r3, r7, #32
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
 80013e0:	60da      	str	r2, [r3, #12]
 80013e2:	611a      	str	r2, [r3, #16]
 80013e4:	615a      	str	r2, [r3, #20]
 80013e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013e8:	4b2e      	ldr	r3, [pc, #184]	; (80014a4 <MX_TIM2_Init+0xec>)
 80013ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 9000-1;
 80013f0:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <MX_TIM2_Init+0xec>)
 80013f2:	f242 3227 	movw	r2, #8999	; 0x2327
 80013f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f8:	4b2a      	ldr	r3, [pc, #168]	; (80014a4 <MX_TIM2_Init+0xec>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001400:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001404:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001406:	4b27      	ldr	r3, [pc, #156]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800140c:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <MX_TIM2_Init+0xec>)
 800140e:	2280      	movs	r2, #128	; 0x80
 8001410:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001412:	4824      	ldr	r0, [pc, #144]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001414:	f002 ff9c 	bl	8004350 <HAL_TIM_Base_Init>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800141e:	f000 fa85 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001422:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001426:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001428:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800142c:	4619      	mov	r1, r3
 800142e:	481d      	ldr	r0, [pc, #116]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001430:	f003 fb3a 	bl	8004aa8 <HAL_TIM_ConfigClockSource>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800143a:	f000 fa77 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800143e:	4819      	ldr	r0, [pc, #100]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001440:	f003 f846 	bl	80044d0 <HAL_TIM_PWM_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800144a:	f000 fa6f 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144e:	2300      	movs	r3, #0
 8001450:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001452:	2300      	movs	r3, #0
 8001454:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001456:	f107 0320 	add.w	r3, r7, #32
 800145a:	4619      	mov	r1, r3
 800145c:	4811      	ldr	r0, [pc, #68]	; (80014a4 <MX_TIM2_Init+0xec>)
 800145e:	f003 ff23 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001468:	f000 fa60 	bl	800192c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800146c:	2360      	movs	r3, #96	; 0x60
 800146e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 10000-1;
 8001470:	f242 730f 	movw	r3, #9999	; 0x270f
 8001474:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147a:	2300      	movs	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800147e:	1d3b      	adds	r3, r7, #4
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	4807      	ldr	r0, [pc, #28]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001486:	f003 fa4d 	bl	8004924 <HAL_TIM_PWM_ConfigChannel>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001490:	f000 fa4c 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001494:	4803      	ldr	r0, [pc, #12]	; (80014a4 <MX_TIM2_Init+0xec>)
 8001496:	f000 fb7d 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 800149a:	bf00      	nop
 800149c:	3738      	adds	r7, #56	; 0x38
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200002a4 	.word	0x200002a4

080014a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b086      	sub	sp, #24
 80014ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ae:	f107 0308 	add.w	r3, r7, #8
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014bc:	463b      	mov	r3, r7
 80014be:	2200      	movs	r2, #0
 80014c0:	601a      	str	r2, [r3, #0]
 80014c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014c4:	4b1d      	ldr	r3, [pc, #116]	; (800153c <MX_TIM3_Init+0x94>)
 80014c6:	4a1e      	ldr	r2, [pc, #120]	; (8001540 <MX_TIM3_Init+0x98>)
 80014c8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9000-1;
 80014ca:	4b1c      	ldr	r3, [pc, #112]	; (800153c <MX_TIM3_Init+0x94>)
 80014cc:	f242 3227 	movw	r2, #8999	; 0x2327
 80014d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d2:	4b1a      	ldr	r3, [pc, #104]	; (800153c <MX_TIM3_Init+0x94>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80014d8:	4b18      	ldr	r3, [pc, #96]	; (800153c <MX_TIM3_Init+0x94>)
 80014da:	f242 720f 	movw	r2, #9999	; 0x270f
 80014de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e0:	4b16      	ldr	r3, [pc, #88]	; (800153c <MX_TIM3_Init+0x94>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e6:	4b15      	ldr	r3, [pc, #84]	; (800153c <MX_TIM3_Init+0x94>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014ec:	4813      	ldr	r0, [pc, #76]	; (800153c <MX_TIM3_Init+0x94>)
 80014ee:	f002 ff2f 	bl	8004350 <HAL_TIM_Base_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80014f8:	f000 fa18 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001500:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	4619      	mov	r1, r3
 8001508:	480c      	ldr	r0, [pc, #48]	; (800153c <MX_TIM3_Init+0x94>)
 800150a:	f003 facd 	bl	8004aa8 <HAL_TIM_ConfigClockSource>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001514:	f000 fa0a 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001518:	2300      	movs	r3, #0
 800151a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001520:	463b      	mov	r3, r7
 8001522:	4619      	mov	r1, r3
 8001524:	4805      	ldr	r0, [pc, #20]	; (800153c <MX_TIM3_Init+0x94>)
 8001526:	f003 febf 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001530:	f000 f9fc 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001534:	bf00      	nop
 8001536:	3718      	adds	r7, #24
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	200002ec 	.word	0x200002ec
 8001540:	40000400 	.word	0x40000400

08001544 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08e      	sub	sp, #56	; 0x38
 8001548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800154a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	605a      	str	r2, [r3, #4]
 8001554:	609a      	str	r2, [r3, #8]
 8001556:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001558:	f107 0320 	add.w	r3, r7, #32
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001562:	1d3b      	adds	r3, r7, #4
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
 8001570:	615a      	str	r2, [r3, #20]
 8001572:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001574:	4b2c      	ldr	r3, [pc, #176]	; (8001628 <MX_TIM4_Init+0xe4>)
 8001576:	4a2d      	ldr	r2, [pc, #180]	; (800162c <MX_TIM4_Init+0xe8>)
 8001578:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 9-1;
 800157a:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <MX_TIM4_Init+0xe4>)
 800157c:	2208      	movs	r2, #8
 800157e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001580:	4b29      	ldr	r3, [pc, #164]	; (8001628 <MX_TIM4_Init+0xe4>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8001586:	4b28      	ldr	r3, [pc, #160]	; (8001628 <MX_TIM4_Init+0xe4>)
 8001588:	f242 720f 	movw	r2, #9999	; 0x270f
 800158c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158e:	4b26      	ldr	r3, [pc, #152]	; (8001628 <MX_TIM4_Init+0xe4>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001594:	4b24      	ldr	r3, [pc, #144]	; (8001628 <MX_TIM4_Init+0xe4>)
 8001596:	2280      	movs	r2, #128	; 0x80
 8001598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800159a:	4823      	ldr	r0, [pc, #140]	; (8001628 <MX_TIM4_Init+0xe4>)
 800159c:	f002 fed8 	bl	8004350 <HAL_TIM_Base_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80015a6:	f000 f9c1 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80015b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015b4:	4619      	mov	r1, r3
 80015b6:	481c      	ldr	r0, [pc, #112]	; (8001628 <MX_TIM4_Init+0xe4>)
 80015b8:	f003 fa76 	bl	8004aa8 <HAL_TIM_ConfigClockSource>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80015c2:	f000 f9b3 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80015c6:	4818      	ldr	r0, [pc, #96]	; (8001628 <MX_TIM4_Init+0xe4>)
 80015c8:	f002 ff82 	bl	80044d0 <HAL_TIM_PWM_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80015d2:	f000 f9ab 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015da:	2300      	movs	r3, #0
 80015dc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015de:	f107 0320 	add.w	r3, r7, #32
 80015e2:	4619      	mov	r1, r3
 80015e4:	4810      	ldr	r0, [pc, #64]	; (8001628 <MX_TIM4_Init+0xe4>)
 80015e6:	f003 fe5f 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 80015f0:	f000 f99c 	bl	800192c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015f4:	2360      	movs	r3, #96	; 0x60
 80015f6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001604:	1d3b      	adds	r3, r7, #4
 8001606:	2200      	movs	r2, #0
 8001608:	4619      	mov	r1, r3
 800160a:	4807      	ldr	r0, [pc, #28]	; (8001628 <MX_TIM4_Init+0xe4>)
 800160c:	f003 f98a 	bl	8004924 <HAL_TIM_PWM_ConfigChannel>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001616:	f000 f989 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800161a:	4803      	ldr	r0, [pc, #12]	; (8001628 <MX_TIM4_Init+0xe4>)
 800161c:	f000 faba 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 8001620:	bf00      	nop
 8001622:	3738      	adds	r7, #56	; 0x38
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20000334 	.word	0x20000334
 800162c:	40000800 	.word	0x40000800

08001630 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001636:	463b      	mov	r3, r7
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
 800163c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <MX_TIM6_Init+0x64>)
 8001640:	4a15      	ldr	r2, [pc, #84]	; (8001698 <MX_TIM6_Init+0x68>)
 8001642:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9000-1;
 8001644:	4b13      	ldr	r3, [pc, #76]	; (8001694 <MX_TIM6_Init+0x64>)
 8001646:	f242 3227 	movw	r2, #8999	; 0x2327
 800164a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <MX_TIM6_Init+0x64>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <MX_TIM6_Init+0x64>)
 8001654:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001658:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800165a:	4b0e      	ldr	r3, [pc, #56]	; (8001694 <MX_TIM6_Init+0x64>)
 800165c:	2280      	movs	r2, #128	; 0x80
 800165e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001660:	480c      	ldr	r0, [pc, #48]	; (8001694 <MX_TIM6_Init+0x64>)
 8001662:	f002 fe75 	bl	8004350 <HAL_TIM_Base_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800166c:	f000 f95e 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001670:	2300      	movs	r3, #0
 8001672:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001674:	2300      	movs	r3, #0
 8001676:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001678:	463b      	mov	r3, r7
 800167a:	4619      	mov	r1, r3
 800167c:	4805      	ldr	r0, [pc, #20]	; (8001694 <MX_TIM6_Init+0x64>)
 800167e:	f003 fe13 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001682:	4603      	mov	r3, r0
 8001684:	2b00      	cmp	r3, #0
 8001686:	d001      	beq.n	800168c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001688:	f000 f950 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	2000037c 	.word	0x2000037c
 8001698:	40001000 	.word	0x40001000

0800169c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b096      	sub	sp, #88	; 0x58
 80016a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
 80016c4:	609a      	str	r2, [r3, #8]
 80016c6:	60da      	str	r2, [r3, #12]
 80016c8:	611a      	str	r2, [r3, #16]
 80016ca:	615a      	str	r2, [r3, #20]
 80016cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80016ce:	1d3b      	adds	r3, r7, #4
 80016d0:	2220      	movs	r2, #32
 80016d2:	2100      	movs	r1, #0
 80016d4:	4618      	mov	r0, r3
 80016d6:	f004 ff6f 	bl	80065b8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80016da:	4b3e      	ldr	r3, [pc, #248]	; (80017d4 <MX_TIM8_Init+0x138>)
 80016dc:	4a3e      	ldr	r2, [pc, #248]	; (80017d8 <MX_TIM8_Init+0x13c>)
 80016de:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80016e0:	4b3c      	ldr	r3, [pc, #240]	; (80017d4 <MX_TIM8_Init+0x138>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e6:	4b3b      	ldr	r3, [pc, #236]	; (80017d4 <MX_TIM8_Init+0x138>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 18000-1;
 80016ec:	4b39      	ldr	r3, [pc, #228]	; (80017d4 <MX_TIM8_Init+0x138>)
 80016ee:	f244 624f 	movw	r2, #17999	; 0x464f
 80016f2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f4:	4b37      	ldr	r3, [pc, #220]	; (80017d4 <MX_TIM8_Init+0x138>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80016fa:	4b36      	ldr	r3, [pc, #216]	; (80017d4 <MX_TIM8_Init+0x138>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001700:	4b34      	ldr	r3, [pc, #208]	; (80017d4 <MX_TIM8_Init+0x138>)
 8001702:	2280      	movs	r2, #128	; 0x80
 8001704:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001706:	4833      	ldr	r0, [pc, #204]	; (80017d4 <MX_TIM8_Init+0x138>)
 8001708:	f002 fe22 	bl	8004350 <HAL_TIM_Base_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001712:	f000 f90b 	bl	800192c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001716:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800171a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800171c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001720:	4619      	mov	r1, r3
 8001722:	482c      	ldr	r0, [pc, #176]	; (80017d4 <MX_TIM8_Init+0x138>)
 8001724:	f003 f9c0 	bl	8004aa8 <HAL_TIM_ConfigClockSource>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800172e:	f000 f8fd 	bl	800192c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001732:	4828      	ldr	r0, [pc, #160]	; (80017d4 <MX_TIM8_Init+0x138>)
 8001734:	f002 fecc 	bl	80044d0 <HAL_TIM_PWM_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 800173e:	f000 f8f5 	bl	800192c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001742:	2300      	movs	r3, #0
 8001744:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001746:	2300      	movs	r3, #0
 8001748:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800174a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800174e:	4619      	mov	r1, r3
 8001750:	4820      	ldr	r0, [pc, #128]	; (80017d4 <MX_TIM8_Init+0x138>)
 8001752:	f003 fda9 	bl	80052a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 800175c:	f000 f8e6 	bl	800192c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001760:	2360      	movs	r3, #96	; 0x60
 8001762:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001764:	2300      	movs	r3, #0
 8001766:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001768:	2300      	movs	r3, #0
 800176a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800176c:	2300      	movs	r3, #0
 800176e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001770:	2300      	movs	r3, #0
 8001772:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001778:	2300      	movs	r3, #0
 800177a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800177c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001780:	2200      	movs	r2, #0
 8001782:	4619      	mov	r1, r3
 8001784:	4813      	ldr	r0, [pc, #76]	; (80017d4 <MX_TIM8_Init+0x138>)
 8001786:	f003 f8cd 	bl	8004924 <HAL_TIM_PWM_ConfigChannel>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001790:	f000 f8cc 	bl	800192c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001794:	2300      	movs	r3, #0
 8001796:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001798:	2300      	movs	r3, #0
 800179a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80017a4:	2300      	movs	r3, #0
 80017a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80017a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80017ae:	2300      	movs	r3, #0
 80017b0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80017b2:	1d3b      	adds	r3, r7, #4
 80017b4:	4619      	mov	r1, r3
 80017b6:	4807      	ldr	r0, [pc, #28]	; (80017d4 <MX_TIM8_Init+0x138>)
 80017b8:	f003 fdf2 	bl	80053a0 <HAL_TIMEx_ConfigBreakDeadTime>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 80017c2:	f000 f8b3 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80017c6:	4803      	ldr	r0, [pc, #12]	; (80017d4 <MX_TIM8_Init+0x138>)
 80017c8:	f000 f9e4 	bl	8001b94 <HAL_TIM_MspPostInit>

}
 80017cc:	bf00      	nop
 80017ce:	3758      	adds	r7, #88	; 0x58
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	200003c4 	.word	0x200003c4
 80017d8:	40010400 	.word	0x40010400

080017dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017e0:	4b11      	ldr	r3, [pc, #68]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 80017e2:	4a12      	ldr	r2, [pc, #72]	; (800182c <MX_USART2_UART_Init+0x50>)
 80017e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 80017e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001800:	4b09      	ldr	r3, [pc, #36]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 8001802:	220c      	movs	r2, #12
 8001804:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 8001808:	2200      	movs	r2, #0
 800180a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 800180e:	2200      	movs	r2, #0
 8001810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001812:	4805      	ldr	r0, [pc, #20]	; (8001828 <MX_USART2_UART_Init+0x4c>)
 8001814:	f003 fe2a 	bl	800546c <HAL_UART_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800181e:	f000 f885 	bl	800192c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	2000040c 	.word	0x2000040c
 800182c:	40004400 	.word	0x40004400

08001830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001836:	2300      	movs	r3, #0
 8001838:	607b      	str	r3, [r7, #4]
 800183a:	4b0c      	ldr	r3, [pc, #48]	; (800186c <MX_DMA_Init+0x3c>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a0b      	ldr	r2, [pc, #44]	; (800186c <MX_DMA_Init+0x3c>)
 8001840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <MX_DMA_Init+0x3c>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800184e:	607b      	str	r3, [r7, #4]
 8001850:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 14, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	210e      	movs	r1, #14
 8001856:	2038      	movs	r0, #56	; 0x38
 8001858:	f001 f941 	bl	8002ade <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800185c:	2038      	movs	r0, #56	; 0x38
 800185e:	f001 f95a 	bl	8002b16 <HAL_NVIC_EnableIRQ>

}
 8001862:	bf00      	nop
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40023800 	.word	0x40023800

08001870 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b08a      	sub	sp, #40	; 0x28
 8001874:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001876:	f107 0314 	add.w	r3, r7, #20
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]
 8001884:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	613b      	str	r3, [r7, #16]
 800188a:	4b26      	ldr	r3, [pc, #152]	; (8001924 <MX_GPIO_Init+0xb4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a25      	ldr	r2, [pc, #148]	; (8001924 <MX_GPIO_Init+0xb4>)
 8001890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b23      	ldr	r3, [pc, #140]	; (8001924 <MX_GPIO_Init+0xb4>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	4a1e      	ldr	r2, [pc, #120]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018ac:	f043 0304 	orr.w	r3, r3, #4
 80018b0:	6313      	str	r3, [r2, #48]	; 0x30
 80018b2:	4b1c      	ldr	r3, [pc, #112]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	f003 0304 	and.w	r3, r3, #4
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	4b18      	ldr	r3, [pc, #96]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a17      	ldr	r2, [pc, #92]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b15      	ldr	r3, [pc, #84]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	4b11      	ldr	r3, [pc, #68]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a10      	ldr	r2, [pc, #64]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018e4:	f043 0302 	orr.w	r3, r3, #2
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b0e      	ldr	r3, [pc, #56]	; (8001924 <MX_GPIO_Init+0xb4>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2101      	movs	r1, #1
 80018fa:	480b      	ldr	r0, [pc, #44]	; (8001928 <MX_GPIO_Init+0xb8>)
 80018fc:	f001 febc 	bl	8003678 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001900:	2301      	movs	r3, #1
 8001902:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001904:	2301      	movs	r3, #1
 8001906:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001908:	2300      	movs	r3, #0
 800190a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800190c:	2302      	movs	r3, #2
 800190e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	4804      	ldr	r0, [pc, #16]	; (8001928 <MX_GPIO_Init+0xb8>)
 8001918:	f001 fd1a 	bl	8003350 <HAL_GPIO_Init>

}
 800191c:	bf00      	nop
 800191e:	3728      	adds	r7, #40	; 0x28
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40023800 	.word	0x40023800
 8001928:	40020800 	.word	0x40020800

0800192c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001930:	b672      	cpsid	i
}
 8001932:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001934:	e7fe      	b.n	8001934 <Error_Handler+0x8>
	...

08001938 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	4b10      	ldr	r3, [pc, #64]	; (8001984 <HAL_MspInit+0x4c>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a0f      	ldr	r2, [pc, #60]	; (8001984 <HAL_MspInit+0x4c>)
 8001948:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800194c:	6453      	str	r3, [r2, #68]	; 0x44
 800194e:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <HAL_MspInit+0x4c>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	603b      	str	r3, [r7, #0]
 800195e:	4b09      	ldr	r3, [pc, #36]	; (8001984 <HAL_MspInit+0x4c>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	4a08      	ldr	r2, [pc, #32]	; (8001984 <HAL_MspInit+0x4c>)
 8001964:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001968:	6413      	str	r3, [r2, #64]	; 0x40
 800196a:	4b06      	ldr	r3, [pc, #24]	; (8001984 <HAL_MspInit+0x4c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001972:	603b      	str	r3, [r7, #0]
 8001974:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800

08001988 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	; 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a2f      	ldr	r2, [pc, #188]	; (8001a64 <HAL_ADC_MspInit+0xdc>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d157      	bne.n	8001a5a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019aa:	2300      	movs	r3, #0
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b2:	4a2d      	ldr	r2, [pc, #180]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b8:	6453      	str	r3, [r2, #68]	; 0x44
 80019ba:	4b2b      	ldr	r3, [pc, #172]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	4b27      	ldr	r3, [pc, #156]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	4a26      	ldr	r2, [pc, #152]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6313      	str	r3, [r2, #48]	; 0x30
 80019d6:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <HAL_ADC_MspInit+0xe0>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019e2:	2303      	movs	r3, #3
 80019e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019e6:	2303      	movs	r3, #3
 80019e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ee:	f107 0314 	add.w	r3, r7, #20
 80019f2:	4619      	mov	r1, r3
 80019f4:	481d      	ldr	r0, [pc, #116]	; (8001a6c <HAL_ADC_MspInit+0xe4>)
 80019f6:	f001 fcab 	bl	8003350 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80019fa:	4b1d      	ldr	r3, [pc, #116]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 80019fc:	4a1d      	ldr	r2, [pc, #116]	; (8001a74 <HAL_ADC_MspInit+0xec>)
 80019fe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001a00:	4b1b      	ldr	r3, [pc, #108]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a06:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a0c:	4b18      	ldr	r3, [pc, #96]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a12:	4b17      	ldr	r3, [pc, #92]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a18:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a1a:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a1c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a20:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a22:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a24:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a28:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a30:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a32:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a38:	4b0d      	ldr	r3, [pc, #52]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a3e:	480c      	ldr	r0, [pc, #48]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a40:	f001 f884 	bl	8002b4c <HAL_DMA_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001a4a:	f7ff ff6f 	bl	800192c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a07      	ldr	r2, [pc, #28]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a52:	639a      	str	r2, [r3, #56]	; 0x38
 8001a54:	4a06      	ldr	r2, [pc, #24]	; (8001a70 <HAL_ADC_MspInit+0xe8>)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	; 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40012000 	.word	0x40012000
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020000 	.word	0x40020000
 8001a70:	20000244 	.word	0x20000244
 8001a74:	40026410 	.word	0x40026410

08001a78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b088      	sub	sp, #32
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a88:	d116      	bne.n	8001ab8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
 8001a8e:	4b3c      	ldr	r3, [pc, #240]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	4a3b      	ldr	r2, [pc, #236]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9a:	4b39      	ldr	r3, [pc, #228]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
 8001aa4:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	201c      	movs	r0, #28
 8001aac:	f001 f817 	bl	8002ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ab0:	201c      	movs	r0, #28
 8001ab2:	f001 f830 	bl	8002b16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001ab6:	e05e      	b.n	8001b76 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM3)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a31      	ldr	r2, [pc, #196]	; (8001b84 <HAL_TIM_Base_MspInit+0x10c>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d116      	bne.n	8001af0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	61bb      	str	r3, [r7, #24]
 8001ac6:	4b2e      	ldr	r3, [pc, #184]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aca:	4a2d      	ldr	r2, [pc, #180]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001acc:	f043 0302 	orr.w	r3, r3, #2
 8001ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ad2:	4b2b      	ldr	r3, [pc, #172]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	f003 0302 	and.w	r3, r3, #2
 8001ada:	61bb      	str	r3, [r7, #24]
 8001adc:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ade:	2200      	movs	r2, #0
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	201d      	movs	r0, #29
 8001ae4:	f000 fffb 	bl	8002ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ae8:	201d      	movs	r0, #29
 8001aea:	f001 f814 	bl	8002b16 <HAL_NVIC_EnableIRQ>
}
 8001aee:	e042      	b.n	8001b76 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM4)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4a24      	ldr	r2, [pc, #144]	; (8001b88 <HAL_TIM_Base_MspInit+0x110>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d10e      	bne.n	8001b18 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	4b20      	ldr	r3, [pc, #128]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b02:	4a1f      	ldr	r2, [pc, #124]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b04:	f043 0304 	orr.w	r3, r3, #4
 8001b08:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697b      	ldr	r3, [r7, #20]
}
 8001b16:	e02e      	b.n	8001b76 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM6)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	; (8001b8c <HAL_TIM_Base_MspInit+0x114>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d116      	bne.n	8001b50 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	613b      	str	r3, [r7, #16]
 8001b26:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2a:	4a15      	ldr	r2, [pc, #84]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b2c:	f043 0310 	orr.w	r3, r3, #16
 8001b30:	6413      	str	r3, [r2, #64]	; 0x40
 8001b32:	4b13      	ldr	r3, [pc, #76]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	f003 0310 	and.w	r3, r3, #16
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2100      	movs	r1, #0
 8001b42:	2036      	movs	r0, #54	; 0x36
 8001b44:	f000 ffcb 	bl	8002ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b48:	2036      	movs	r0, #54	; 0x36
 8001b4a:	f000 ffe4 	bl	8002b16 <HAL_NVIC_EnableIRQ>
}
 8001b4e:	e012      	b.n	8001b76 <HAL_TIM_Base_MspInit+0xfe>
  else if(htim_base->Instance==TIM8)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a0e      	ldr	r2, [pc, #56]	; (8001b90 <HAL_TIM_Base_MspInit+0x118>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d10d      	bne.n	8001b76 <HAL_TIM_Base_MspInit+0xfe>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	4b08      	ldr	r3, [pc, #32]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b62:	4a07      	ldr	r2, [pc, #28]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	6453      	str	r3, [r2, #68]	; 0x44
 8001b6a:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <HAL_TIM_Base_MspInit+0x108>)
 8001b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
}
 8001b76:	bf00      	nop
 8001b78:	3720      	adds	r7, #32
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40000400 	.word	0x40000400
 8001b88:	40000800 	.word	0x40000800
 8001b8c:	40001000 	.word	0x40001000
 8001b90:	40010400 	.word	0x40010400

08001b94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b08a      	sub	sp, #40	; 0x28
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b9c:	f107 0314 	add.w	r3, r7, #20
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	605a      	str	r2, [r3, #4]
 8001ba6:	609a      	str	r2, [r3, #8]
 8001ba8:	60da      	str	r2, [r3, #12]
 8001baa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb4:	d11e      	bne.n	8001bf4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	613b      	str	r3, [r7, #16]
 8001bba:	4b34      	ldr	r3, [pc, #208]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a33      	ldr	r2, [pc, #204]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001bc0:	f043 0301 	orr.w	r3, r3, #1
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b31      	ldr	r3, [pc, #196]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0301 	and.w	r3, r3, #1
 8001bce:	613b      	str	r3, [r7, #16]
 8001bd0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bde:	2300      	movs	r3, #0
 8001be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001be2:	2301      	movs	r3, #1
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4619      	mov	r1, r3
 8001bec:	4828      	ldr	r0, [pc, #160]	; (8001c90 <HAL_TIM_MspPostInit+0xfc>)
 8001bee:	f001 fbaf 	bl	8003350 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001bf2:	e046      	b.n	8001c82 <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM4)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a26      	ldr	r2, [pc, #152]	; (8001c94 <HAL_TIM_MspPostInit+0x100>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d11e      	bne.n	8001c3c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	4b22      	ldr	r3, [pc, #136]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	4a21      	ldr	r2, [pc, #132]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c08:	f043 0302 	orr.w	r3, r3, #2
 8001c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c0e:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	60fb      	str	r3, [r7, #12]
 8001c18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c1a:	2340      	movs	r3, #64	; 0x40
 8001c1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c26:	2300      	movs	r3, #0
 8001c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c2e:	f107 0314 	add.w	r3, r7, #20
 8001c32:	4619      	mov	r1, r3
 8001c34:	4818      	ldr	r0, [pc, #96]	; (8001c98 <HAL_TIM_MspPostInit+0x104>)
 8001c36:	f001 fb8b 	bl	8003350 <HAL_GPIO_Init>
}
 8001c3a:	e022      	b.n	8001c82 <HAL_TIM_MspPostInit+0xee>
  else if(htim->Instance==TIM8)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a16      	ldr	r2, [pc, #88]	; (8001c9c <HAL_TIM_MspPostInit+0x108>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d11d      	bne.n	8001c82 <HAL_TIM_MspPostInit+0xee>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	60bb      	str	r3, [r7, #8]
 8001c4a:	4b10      	ldr	r3, [pc, #64]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	4a0f      	ldr	r2, [pc, #60]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c50:	f043 0304 	orr.w	r3, r3, #4
 8001c54:	6313      	str	r3, [r2, #48]	; 0x30
 8001c56:	4b0d      	ldr	r3, [pc, #52]	; (8001c8c <HAL_TIM_MspPostInit+0xf8>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	f003 0304 	and.w	r3, r3, #4
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c62:	2340      	movs	r3, #64	; 0x40
 8001c64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c66:	2302      	movs	r3, #2
 8001c68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001c72:	2303      	movs	r3, #3
 8001c74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c76:	f107 0314 	add.w	r3, r7, #20
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4808      	ldr	r0, [pc, #32]	; (8001ca0 <HAL_TIM_MspPostInit+0x10c>)
 8001c7e:	f001 fb67 	bl	8003350 <HAL_GPIO_Init>
}
 8001c82:	bf00      	nop
 8001c84:	3728      	adds	r7, #40	; 0x28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40020000 	.word	0x40020000
 8001c94:	40000800 	.word	0x40000800
 8001c98:	40020400 	.word	0x40020400
 8001c9c:	40010400 	.word	0x40010400
 8001ca0:	40020800 	.word	0x40020800

08001ca4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08a      	sub	sp, #40	; 0x28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cac:	f107 0314 	add.w	r3, r7, #20
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	605a      	str	r2, [r3, #4]
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	60da      	str	r2, [r3, #12]
 8001cba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a1d      	ldr	r2, [pc, #116]	; (8001d38 <HAL_UART_MspInit+0x94>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d133      	bne.n	8001d2e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <HAL_UART_MspInit+0x98>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	4a1b      	ldr	r2, [pc, #108]	; (8001d3c <HAL_UART_MspInit+0x98>)
 8001cd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <HAL_UART_MspInit+0x98>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cde:	613b      	str	r3, [r7, #16]
 8001ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	60fb      	str	r3, [r7, #12]
 8001ce6:	4b15      	ldr	r3, [pc, #84]	; (8001d3c <HAL_UART_MspInit+0x98>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	4a14      	ldr	r2, [pc, #80]	; (8001d3c <HAL_UART_MspInit+0x98>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <HAL_UART_MspInit+0x98>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cfe:	230c      	movs	r3, #12
 8001d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d0a:	2303      	movs	r3, #3
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d0e:	2307      	movs	r3, #7
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	4619      	mov	r1, r3
 8001d18:	4809      	ldr	r0, [pc, #36]	; (8001d40 <HAL_UART_MspInit+0x9c>)
 8001d1a:	f001 fb19 	bl	8003350 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2100      	movs	r1, #0
 8001d22:	2026      	movs	r0, #38	; 0x26
 8001d24:	f000 fedb 	bl	8002ade <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001d28:	2026      	movs	r0, #38	; 0x26
 8001d2a:	f000 fef4 	bl	8002b16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d2e:	bf00      	nop
 8001d30:	3728      	adds	r7, #40	; 0x28
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40004400 	.word	0x40004400
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020000 	.word	0x40020000

08001d44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d48:	e7fe      	b.n	8001d48 <NMI_Handler+0x4>

08001d4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d4e:	e7fe      	b.n	8001d4e <HardFault_Handler+0x4>

08001d50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d54:	e7fe      	b.n	8001d54 <MemManage_Handler+0x4>

08001d56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d56:	b480      	push	{r7}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d5a:	e7fe      	b.n	8001d5a <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr

08001d7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d90:	f000 f988 	bl	80020a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d94:	bf00      	nop
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <TIM2_IRQHandler+0x10>)
 8001d9e:	f002 fcb9 	bl	8004714 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	200002a4 	.word	0x200002a4

08001dac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <TIM3_IRQHandler+0x10>)
 8001db2:	f002 fcaf 	bl	8004714 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200002ec 	.word	0x200002ec

08001dc0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dc4:	4802      	ldr	r0, [pc, #8]	; (8001dd0 <USART2_IRQHandler+0x10>)
 8001dc6:	f003 fc61 	bl	800568c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	2000040c 	.word	0x2000040c

08001dd4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001dd8:	4802      	ldr	r0, [pc, #8]	; (8001de4 <TIM6_DAC_IRQHandler+0x10>)
 8001dda:	f002 fc9b 	bl	8004714 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	2000037c 	.word	0x2000037c

08001de8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001dec:	4802      	ldr	r0, [pc, #8]	; (8001df8 <DMA2_Stream0_IRQHandler+0x10>)
 8001dee:	f001 f845 	bl	8002e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000244 	.word	0x20000244

08001dfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
	return 1;
 8001e00:	2301      	movs	r3, #1
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <_kill>:

int _kill(int pid, int sig)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e16:	f004 fba5 	bl	8006564 <__errno>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2216      	movs	r2, #22
 8001e1e:	601a      	str	r2, [r3, #0]
	return -1;
 8001e20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}

08001e2c <_exit>:

void _exit (int status)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e34:	f04f 31ff 	mov.w	r1, #4294967295
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f7ff ffe7 	bl	8001e0c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e3e:	e7fe      	b.n	8001e3e <_exit+0x12>

08001e40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	e00a      	b.n	8001e68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e52:	f3af 8000 	nop.w
 8001e56:	4601      	mov	r1, r0
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	1c5a      	adds	r2, r3, #1
 8001e5c:	60ba      	str	r2, [r7, #8]
 8001e5e:	b2ca      	uxtb	r2, r1
 8001e60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	3301      	adds	r3, #1
 8001e66:	617b      	str	r3, [r7, #20]
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	dbf0      	blt.n	8001e52 <_read+0x12>
	}

return len;
 8001e70:	687b      	ldr	r3, [r7, #4]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3718      	adds	r7, #24
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	60f8      	str	r0, [r7, #12]
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
 8001e8a:	e009      	b.n	8001ea0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	60ba      	str	r2, [r7, #8]
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	dbf1      	blt.n	8001e8c <_write+0x12>
	}
	return len;
 8001ea8:	687b      	ldr	r3, [r7, #4]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <_close>:

int _close(int file)
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
	return -1;
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001eda:	605a      	str	r2, [r3, #4]
	return 0;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee8:	4770      	bx	lr

08001eea <_isatty>:

int _isatty(int file)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
	return 1;
 8001ef2:	2301      	movs	r3, #1
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
	return 0;
 8001f0c:	2300      	movs	r3, #0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3714      	adds	r7, #20
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
	...

08001f1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f24:	4a14      	ldr	r2, [pc, #80]	; (8001f78 <_sbrk+0x5c>)
 8001f26:	4b15      	ldr	r3, [pc, #84]	; (8001f7c <_sbrk+0x60>)
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f30:	4b13      	ldr	r3, [pc, #76]	; (8001f80 <_sbrk+0x64>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d102      	bne.n	8001f3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f38:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <_sbrk+0x64>)
 8001f3a:	4a12      	ldr	r2, [pc, #72]	; (8001f84 <_sbrk+0x68>)
 8001f3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f3e:	4b10      	ldr	r3, [pc, #64]	; (8001f80 <_sbrk+0x64>)
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4413      	add	r3, r2
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d207      	bcs.n	8001f5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f4c:	f004 fb0a 	bl	8006564 <__errno>
 8001f50:	4603      	mov	r3, r0
 8001f52:	220c      	movs	r2, #12
 8001f54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f56:	f04f 33ff 	mov.w	r3, #4294967295
 8001f5a:	e009      	b.n	8001f70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <_sbrk+0x64>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f62:	4b07      	ldr	r3, [pc, #28]	; (8001f80 <_sbrk+0x64>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <_sbrk+0x64>)
 8001f6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20020000 	.word	0x20020000
 8001f7c:	00000400 	.word	0x00000400
 8001f80:	20000470 	.word	0x20000470
 8001f84:	20000488 	.word	0x20000488

08001f88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <SystemInit+0x20>)
 8001f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f92:	4a05      	ldr	r2, [pc, #20]	; (8001fa8 <SystemInit+0x20>)
 8001f94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f9c:	bf00      	nop
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	e000ed00 	.word	0xe000ed00

08001fac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001fac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001fe4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001fb0:	480d      	ldr	r0, [pc, #52]	; (8001fe8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001fb2:	490e      	ldr	r1, [pc, #56]	; (8001fec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001fb4:	4a0e      	ldr	r2, [pc, #56]	; (8001ff0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001fb6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fb8:	e002      	b.n	8001fc0 <LoopCopyDataInit>

08001fba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fbe:	3304      	adds	r3, #4

08001fc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fc4:	d3f9      	bcc.n	8001fba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fc6:	4a0b      	ldr	r2, [pc, #44]	; (8001ff4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001fc8:	4c0b      	ldr	r4, [pc, #44]	; (8001ff8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001fca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001fcc:	e001      	b.n	8001fd2 <LoopFillZerobss>

08001fce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001fce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001fd0:	3204      	adds	r2, #4

08001fd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001fd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001fd4:	d3fb      	bcc.n	8001fce <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001fd6:	f7ff ffd7 	bl	8001f88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fda:	f004 fac9 	bl	8006570 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001fde:	f7ff f8bd 	bl	800115c <main>
  bx  lr    
 8001fe2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001fe4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001fe8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001fec:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ff0:	080097c4 	.word	0x080097c4
  ldr r2, =_sbss
 8001ff4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ff8:	20000488 	.word	0x20000488

08001ffc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ffc:	e7fe      	b.n	8001ffc <ADC_IRQHandler>
	...

08002000 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002004:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <HAL_Init+0x40>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a0d      	ldr	r2, [pc, #52]	; (8002040 <HAL_Init+0x40>)
 800200a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800200e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002010:	4b0b      	ldr	r3, [pc, #44]	; (8002040 <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0a      	ldr	r2, [pc, #40]	; (8002040 <HAL_Init+0x40>)
 8002016:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800201a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <HAL_Init+0x40>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a07      	ldr	r2, [pc, #28]	; (8002040 <HAL_Init+0x40>)
 8002022:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002026:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002028:	2003      	movs	r0, #3
 800202a:	f000 fd4d 	bl	8002ac8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800202e:	200f      	movs	r0, #15
 8002030:	f000 f808 	bl	8002044 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002034:	f7ff fc80 	bl	8001938 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40023c00 	.word	0x40023c00

08002044 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800204c:	4b12      	ldr	r3, [pc, #72]	; (8002098 <HAL_InitTick+0x54>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	4b12      	ldr	r3, [pc, #72]	; (800209c <HAL_InitTick+0x58>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	4619      	mov	r1, r3
 8002056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800205a:	fbb3 f3f1 	udiv	r3, r3, r1
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	4618      	mov	r0, r3
 8002064:	f000 fd65 	bl	8002b32 <HAL_SYSTICK_Config>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	e00e      	b.n	8002090 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b0f      	cmp	r3, #15
 8002076:	d80a      	bhi.n	800208e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002078:	2200      	movs	r2, #0
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	f04f 30ff 	mov.w	r0, #4294967295
 8002080:	f000 fd2d 	bl	8002ade <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002084:	4a06      	ldr	r2, [pc, #24]	; (80020a0 <HAL_InitTick+0x5c>)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	e000      	b.n	8002090 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
}
 8002090:	4618      	mov	r0, r3
 8002092:	3708      	adds	r7, #8
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	20000000 	.word	0x20000000
 800209c:	20000008 	.word	0x20000008
 80020a0:	20000004 	.word	0x20000004

080020a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020a8:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <HAL_IncTick+0x20>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	461a      	mov	r2, r3
 80020ae:	4b06      	ldr	r3, [pc, #24]	; (80020c8 <HAL_IncTick+0x24>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4413      	add	r3, r2
 80020b4:	4a04      	ldr	r2, [pc, #16]	; (80020c8 <HAL_IncTick+0x24>)
 80020b6:	6013      	str	r3, [r2, #0]
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	20000008 	.word	0x20000008
 80020c8:	20000474 	.word	0x20000474

080020cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  return uwTick;
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <HAL_GetTick+0x14>)
 80020d2:	681b      	ldr	r3, [r3, #0]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	20000474 	.word	0x20000474

080020e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e033      	b.n	8002162 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d109      	bne.n	8002116 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7ff fc40 	bl	8001988 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b00      	cmp	r3, #0
 8002120:	d118      	bne.n	8002154 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002126:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800212a:	f023 0302 	bic.w	r3, r3, #2
 800212e:	f043 0202 	orr.w	r2, r3, #2
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 fa78 	bl	800262c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002146:	f023 0303 	bic.w	r3, r3, #3
 800214a:	f043 0201 	orr.w	r2, r3, #1
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	641a      	str	r2, [r3, #64]	; 0x40
 8002152:	e001      	b.n	8002158 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002160:	7bfb      	ldrb	r3, [r7, #15]
}
 8002162:	4618      	mov	r0, r3
 8002164:	3710      	adds	r7, #16
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
	...

0800216c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002178:	2300      	movs	r3, #0
 800217a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002182:	2b01      	cmp	r3, #1
 8002184:	d101      	bne.n	800218a <HAL_ADC_Start_DMA+0x1e>
 8002186:	2302      	movs	r3, #2
 8002188:	e0e9      	b.n	800235e <HAL_ADC_Start_DMA+0x1f2>
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2201      	movs	r2, #1
 800218e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	f003 0301 	and.w	r3, r3, #1
 800219c:	2b01      	cmp	r3, #1
 800219e:	d018      	beq.n	80021d2 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f042 0201 	orr.w	r2, r2, #1
 80021ae:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021b0:	4b6d      	ldr	r3, [pc, #436]	; (8002368 <HAL_ADC_Start_DMA+0x1fc>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a6d      	ldr	r2, [pc, #436]	; (800236c <HAL_ADC_Start_DMA+0x200>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0c9a      	lsrs	r2, r3, #18
 80021bc:	4613      	mov	r3, r2
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	4413      	add	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80021c4:	e002      	b.n	80021cc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	3b01      	subs	r3, #1
 80021ca:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1f9      	bne.n	80021c6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e0:	d107      	bne.n	80021f2 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80021f0:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	f040 80a1 	bne.w	8002344 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002206:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800220a:	f023 0301 	bic.w	r3, r3, #1
 800220e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002220:	2b00      	cmp	r3, #0
 8002222:	d007      	beq.n	8002234 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002228:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800222c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002238:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800223c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002240:	d106      	bne.n	8002250 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002246:	f023 0206 	bic.w	r2, r3, #6
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	645a      	str	r2, [r3, #68]	; 0x44
 800224e:	e002      	b.n	8002256 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2200      	movs	r2, #0
 8002254:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800225e:	4b44      	ldr	r3, [pc, #272]	; (8002370 <HAL_ADC_Start_DMA+0x204>)
 8002260:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002266:	4a43      	ldr	r2, [pc, #268]	; (8002374 <HAL_ADC_Start_DMA+0x208>)
 8002268:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800226e:	4a42      	ldr	r2, [pc, #264]	; (8002378 <HAL_ADC_Start_DMA+0x20c>)
 8002270:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002276:	4a41      	ldr	r2, [pc, #260]	; (800237c <HAL_ADC_Start_DMA+0x210>)
 8002278:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002282:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002292:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80022a2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	334c      	adds	r3, #76	; 0x4c
 80022ae:	4619      	mov	r1, r3
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	f000 fcf8 	bl	8002ca8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f003 031f 	and.w	r3, r3, #31
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d12a      	bne.n	800231a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a2d      	ldr	r2, [pc, #180]	; (8002380 <HAL_ADC_Start_DMA+0x214>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d015      	beq.n	80022fa <HAL_ADC_Start_DMA+0x18e>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a2c      	ldr	r2, [pc, #176]	; (8002384 <HAL_ADC_Start_DMA+0x218>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d105      	bne.n	80022e4 <HAL_ADC_Start_DMA+0x178>
 80022d8:	4b25      	ldr	r3, [pc, #148]	; (8002370 <HAL_ADC_Start_DMA+0x204>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 031f 	and.w	r3, r3, #31
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d00a      	beq.n	80022fa <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a27      	ldr	r2, [pc, #156]	; (8002388 <HAL_ADC_Start_DMA+0x21c>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d136      	bne.n	800235c <HAL_ADC_Start_DMA+0x1f0>
 80022ee:	4b20      	ldr	r3, [pc, #128]	; (8002370 <HAL_ADC_Start_DMA+0x204>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d130      	bne.n	800235c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d129      	bne.n	800235c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689a      	ldr	r2, [r3, #8]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	e020      	b.n	800235c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a18      	ldr	r2, [pc, #96]	; (8002380 <HAL_ADC_Start_DMA+0x214>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d11b      	bne.n	800235c <HAL_ADC_Start_DMA+0x1f0>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d114      	bne.n	800235c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	689a      	ldr	r2, [r3, #8]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	e00b      	b.n	800235c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f043 0210 	orr.w	r2, r3, #16
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002354:	f043 0201 	orr.w	r2, r3, #1
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3718      	adds	r7, #24
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20000000 	.word	0x20000000
 800236c:	431bde83 	.word	0x431bde83
 8002370:	40012300 	.word	0x40012300
 8002374:	08002825 	.word	0x08002825
 8002378:	080028df 	.word	0x080028df
 800237c:	080028fb 	.word	0x080028fb
 8002380:	40012000 	.word	0x40012000
 8002384:	40012100 	.word	0x40012100
 8002388:	40012200 	.word	0x40012200

0800238c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239e:	4770      	bx	lr

080023a0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80023a8:	bf00      	nop
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr

080023b4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d101      	bne.n	80023e4 <HAL_ADC_ConfigChannel+0x1c>
 80023e0:	2302      	movs	r3, #2
 80023e2:	e113      	b.n	800260c <HAL_ADC_ConfigChannel+0x244>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	2b09      	cmp	r3, #9
 80023f2:	d925      	bls.n	8002440 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68d9      	ldr	r1, [r3, #12]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	b29b      	uxth	r3, r3
 8002400:	461a      	mov	r2, r3
 8002402:	4613      	mov	r3, r2
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	4413      	add	r3, r2
 8002408:	3b1e      	subs	r3, #30
 800240a:	2207      	movs	r2, #7
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	43da      	mvns	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	400a      	ands	r2, r1
 8002418:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68d9      	ldr	r1, [r3, #12]
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	b29b      	uxth	r3, r3
 800242a:	4618      	mov	r0, r3
 800242c:	4603      	mov	r3, r0
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4403      	add	r3, r0
 8002432:	3b1e      	subs	r3, #30
 8002434:	409a      	lsls	r2, r3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	430a      	orrs	r2, r1
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	e022      	b.n	8002486 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6919      	ldr	r1, [r3, #16]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	b29b      	uxth	r3, r3
 800244c:	461a      	mov	r2, r3
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	2207      	movs	r2, #7
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43da      	mvns	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	400a      	ands	r2, r1
 8002462:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	6919      	ldr	r1, [r3, #16]
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	689a      	ldr	r2, [r3, #8]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	b29b      	uxth	r3, r3
 8002474:	4618      	mov	r0, r3
 8002476:	4603      	mov	r3, r0
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4403      	add	r3, r0
 800247c:	409a      	lsls	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b06      	cmp	r3, #6
 800248c:	d824      	bhi.n	80024d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	3b05      	subs	r3, #5
 80024a0:	221f      	movs	r2, #31
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43da      	mvns	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	400a      	ands	r2, r1
 80024ae:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	4618      	mov	r0, r3
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	4613      	mov	r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	3b05      	subs	r3, #5
 80024ca:	fa00 f203 	lsl.w	r2, r0, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	635a      	str	r2, [r3, #52]	; 0x34
 80024d6:	e04c      	b.n	8002572 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b0c      	cmp	r3, #12
 80024de:	d824      	bhi.n	800252a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685a      	ldr	r2, [r3, #4]
 80024ea:	4613      	mov	r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	3b23      	subs	r3, #35	; 0x23
 80024f2:	221f      	movs	r2, #31
 80024f4:	fa02 f303 	lsl.w	r3, r2, r3
 80024f8:	43da      	mvns	r2, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	400a      	ands	r2, r1
 8002500:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	b29b      	uxth	r3, r3
 800250e:	4618      	mov	r0, r3
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685a      	ldr	r2, [r3, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	3b23      	subs	r3, #35	; 0x23
 800251c:	fa00 f203 	lsl.w	r2, r0, r3
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	430a      	orrs	r2, r1
 8002526:	631a      	str	r2, [r3, #48]	; 0x30
 8002528:	e023      	b.n	8002572 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	4613      	mov	r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4413      	add	r3, r2
 800253a:	3b41      	subs	r3, #65	; 0x41
 800253c:	221f      	movs	r2, #31
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43da      	mvns	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	400a      	ands	r2, r1
 800254a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	b29b      	uxth	r3, r3
 8002558:	4618      	mov	r0, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	3b41      	subs	r3, #65	; 0x41
 8002566:	fa00 f203 	lsl.w	r2, r0, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002572:	4b29      	ldr	r3, [pc, #164]	; (8002618 <HAL_ADC_ConfigChannel+0x250>)
 8002574:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a28      	ldr	r2, [pc, #160]	; (800261c <HAL_ADC_ConfigChannel+0x254>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d10f      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x1d8>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2b12      	cmp	r3, #18
 8002586:	d10b      	bne.n	80025a0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a1d      	ldr	r2, [pc, #116]	; (800261c <HAL_ADC_ConfigChannel+0x254>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d12b      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x23a>
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a1c      	ldr	r2, [pc, #112]	; (8002620 <HAL_ADC_ConfigChannel+0x258>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d003      	beq.n	80025bc <HAL_ADC_ConfigChannel+0x1f4>
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b11      	cmp	r3, #17
 80025ba:	d122      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a11      	ldr	r2, [pc, #68]	; (8002620 <HAL_ADC_ConfigChannel+0x258>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d111      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025de:	4b11      	ldr	r3, [pc, #68]	; (8002624 <HAL_ADC_ConfigChannel+0x25c>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a11      	ldr	r2, [pc, #68]	; (8002628 <HAL_ADC_ConfigChannel+0x260>)
 80025e4:	fba2 2303 	umull	r2, r3, r2, r3
 80025e8:	0c9a      	lsrs	r2, r3, #18
 80025ea:	4613      	mov	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	4413      	add	r3, r2
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80025f4:	e002      	b.n	80025fc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3b01      	subs	r3, #1
 80025fa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f9      	bne.n	80025f6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800260a:	2300      	movs	r3, #0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr
 8002618:	40012300 	.word	0x40012300
 800261c:	40012000 	.word	0x40012000
 8002620:	10000012 	.word	0x10000012
 8002624:	20000000 	.word	0x20000000
 8002628:	431bde83 	.word	0x431bde83

0800262c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800262c:	b480      	push	{r7}
 800262e:	b085      	sub	sp, #20
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002634:	4b79      	ldr	r3, [pc, #484]	; (800281c <ADC_Init+0x1f0>)
 8002636:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	685a      	ldr	r2, [r3, #4]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	431a      	orrs	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002660:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	6859      	ldr	r1, [r3, #4]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	021a      	lsls	r2, r3, #8
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002684:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	689a      	ldr	r2, [r3, #8]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026a6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6899      	ldr	r1, [r3, #8]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	68da      	ldr	r2, [r3, #12]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026be:	4a58      	ldr	r2, [pc, #352]	; (8002820 <ADC_Init+0x1f4>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d022      	beq.n	800270a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6899      	ldr	r1, [r3, #8]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	430a      	orrs	r2, r1
 80026e4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6899      	ldr	r1, [r3, #8]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	430a      	orrs	r2, r1
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	e00f      	b.n	800272a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002718:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002728:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689a      	ldr	r2, [r3, #8]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f022 0202 	bic.w	r2, r2, #2
 8002738:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	6899      	ldr	r1, [r3, #8]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	7e1b      	ldrb	r3, [r3, #24]
 8002744:	005a      	lsls	r2, r3, #1
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	430a      	orrs	r2, r1
 800274c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d01b      	beq.n	8002790 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002766:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002776:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6859      	ldr	r1, [r3, #4]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	3b01      	subs	r3, #1
 8002784:	035a      	lsls	r2, r3, #13
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	430a      	orrs	r2, r1
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	e007      	b.n	80027a0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800279e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80027ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	051a      	lsls	r2, r3, #20
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	430a      	orrs	r2, r1
 80027c4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80027d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	6899      	ldr	r1, [r3, #8]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80027e2:	025a      	lsls	r2, r3, #9
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	430a      	orrs	r2, r1
 80027ea:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027fa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6899      	ldr	r1, [r3, #8]
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	029a      	lsls	r2, r3, #10
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	430a      	orrs	r2, r1
 800280e:	609a      	str	r2, [r3, #8]
}
 8002810:	bf00      	nop
 8002812:	3714      	adds	r7, #20
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	40012300 	.word	0x40012300
 8002820:	0f000001 	.word	0x0f000001

08002824 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002830:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800283a:	2b00      	cmp	r3, #0
 800283c:	d13c      	bne.n	80028b8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002854:	2b00      	cmp	r3, #0
 8002856:	d12b      	bne.n	80028b0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800285c:	2b00      	cmp	r3, #0
 800285e:	d127      	bne.n	80028b0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002866:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800286a:	2b00      	cmp	r3, #0
 800286c:	d006      	beq.n	800287c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002878:	2b00      	cmp	r3, #0
 800287a:	d119      	bne.n	80028b0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0220 	bic.w	r2, r2, #32
 800288a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002890:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d105      	bne.n	80028b0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	f043 0201 	orr.w	r2, r3, #1
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028b0:	68f8      	ldr	r0, [r7, #12]
 80028b2:	f7ff fd6b 	bl	800238c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80028b6:	e00e      	b.n	80028d6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d003      	beq.n	80028cc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f7ff fd75 	bl	80023b4 <HAL_ADC_ErrorCallback>
}
 80028ca:	e004      	b.n	80028d6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	4798      	blx	r3
}
 80028d6:	bf00      	nop
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}

080028de <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80028de:	b580      	push	{r7, lr}
 80028e0:	b084      	sub	sp, #16
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028ea:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f7ff fd57 	bl	80023a0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028f2:	bf00      	nop
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b084      	sub	sp, #16
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002906:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2240      	movs	r2, #64	; 0x40
 800290c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002912:	f043 0204 	orr.w	r2, r3, #4
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f7ff fd4a 	bl	80023b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002920:	bf00      	nop
 8002922:	3710      	adds	r7, #16
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002938:	4b0c      	ldr	r3, [pc, #48]	; (800296c <__NVIC_SetPriorityGrouping+0x44>)
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002944:	4013      	ands	r3, r2
 8002946:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002950:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002954:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002958:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800295a:	4a04      	ldr	r2, [pc, #16]	; (800296c <__NVIC_SetPriorityGrouping+0x44>)
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	60d3      	str	r3, [r2, #12]
}
 8002960:	bf00      	nop
 8002962:	3714      	adds	r7, #20
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002974:	4b04      	ldr	r3, [pc, #16]	; (8002988 <__NVIC_GetPriorityGrouping+0x18>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	f003 0307 	and.w	r3, r3, #7
}
 800297e:	4618      	mov	r0, r3
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr
 8002988:	e000ed00 	.word	0xe000ed00

0800298c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0
 8002992:	4603      	mov	r3, r0
 8002994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800299a:	2b00      	cmp	r3, #0
 800299c:	db0b      	blt.n	80029b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800299e:	79fb      	ldrb	r3, [r7, #7]
 80029a0:	f003 021f 	and.w	r2, r3, #31
 80029a4:	4907      	ldr	r1, [pc, #28]	; (80029c4 <__NVIC_EnableIRQ+0x38>)
 80029a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029aa:	095b      	lsrs	r3, r3, #5
 80029ac:	2001      	movs	r0, #1
 80029ae:	fa00 f202 	lsl.w	r2, r0, r2
 80029b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	e000e100 	.word	0xe000e100

080029c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	6039      	str	r1, [r7, #0]
 80029d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	db0a      	blt.n	80029f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	b2da      	uxtb	r2, r3
 80029e0:	490c      	ldr	r1, [pc, #48]	; (8002a14 <__NVIC_SetPriority+0x4c>)
 80029e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e6:	0112      	lsls	r2, r2, #4
 80029e8:	b2d2      	uxtb	r2, r2
 80029ea:	440b      	add	r3, r1
 80029ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029f0:	e00a      	b.n	8002a08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	4908      	ldr	r1, [pc, #32]	; (8002a18 <__NVIC_SetPriority+0x50>)
 80029f8:	79fb      	ldrb	r3, [r7, #7]
 80029fa:	f003 030f 	and.w	r3, r3, #15
 80029fe:	3b04      	subs	r3, #4
 8002a00:	0112      	lsls	r2, r2, #4
 8002a02:	b2d2      	uxtb	r2, r2
 8002a04:	440b      	add	r3, r1
 8002a06:	761a      	strb	r2, [r3, #24]
}
 8002a08:	bf00      	nop
 8002a0a:	370c      	adds	r7, #12
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr
 8002a14:	e000e100 	.word	0xe000e100
 8002a18:	e000ed00 	.word	0xe000ed00

08002a1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b089      	sub	sp, #36	; 0x24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f003 0307 	and.w	r3, r3, #7
 8002a2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a30:	69fb      	ldr	r3, [r7, #28]
 8002a32:	f1c3 0307 	rsb	r3, r3, #7
 8002a36:	2b04      	cmp	r3, #4
 8002a38:	bf28      	it	cs
 8002a3a:	2304      	movcs	r3, #4
 8002a3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	3304      	adds	r3, #4
 8002a42:	2b06      	cmp	r3, #6
 8002a44:	d902      	bls.n	8002a4c <NVIC_EncodePriority+0x30>
 8002a46:	69fb      	ldr	r3, [r7, #28]
 8002a48:	3b03      	subs	r3, #3
 8002a4a:	e000      	b.n	8002a4e <NVIC_EncodePriority+0x32>
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a50:	f04f 32ff 	mov.w	r2, #4294967295
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43da      	mvns	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	401a      	ands	r2, r3
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a64:	f04f 31ff 	mov.w	r1, #4294967295
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	43d9      	mvns	r1, r3
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a74:	4313      	orrs	r3, r2
         );
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3724      	adds	r7, #36	; 0x24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a94:	d301      	bcc.n	8002a9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a96:	2301      	movs	r3, #1
 8002a98:	e00f      	b.n	8002aba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a9a:	4a0a      	ldr	r2, [pc, #40]	; (8002ac4 <SysTick_Config+0x40>)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002aa2:	210f      	movs	r1, #15
 8002aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8002aa8:	f7ff ff8e 	bl	80029c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002aac:	4b05      	ldr	r3, [pc, #20]	; (8002ac4 <SysTick_Config+0x40>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ab2:	4b04      	ldr	r3, [pc, #16]	; (8002ac4 <SysTick_Config+0x40>)
 8002ab4:	2207      	movs	r2, #7
 8002ab6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	e000e010 	.word	0xe000e010

08002ac8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b082      	sub	sp, #8
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f7ff ff29 	bl	8002928 <__NVIC_SetPriorityGrouping>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b086      	sub	sp, #24
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	60b9      	str	r1, [r7, #8]
 8002ae8:	607a      	str	r2, [r7, #4]
 8002aea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002af0:	f7ff ff3e 	bl	8002970 <__NVIC_GetPriorityGrouping>
 8002af4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	68b9      	ldr	r1, [r7, #8]
 8002afa:	6978      	ldr	r0, [r7, #20]
 8002afc:	f7ff ff8e 	bl	8002a1c <NVIC_EncodePriority>
 8002b00:	4602      	mov	r2, r0
 8002b02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b06:	4611      	mov	r1, r2
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f7ff ff5d 	bl	80029c8 <__NVIC_SetPriority>
}
 8002b0e:	bf00      	nop
 8002b10:	3718      	adds	r7, #24
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b16:	b580      	push	{r7, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff31 	bl	800298c <__NVIC_EnableIRQ>
}
 8002b2a:	bf00      	nop
 8002b2c:	3708      	adds	r7, #8
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b082      	sub	sp, #8
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff ffa2 	bl	8002a84 <SysTick_Config>
 8002b40:	4603      	mov	r3, r0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b086      	sub	sp, #24
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b54:	2300      	movs	r3, #0
 8002b56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b58:	f7ff fab8 	bl	80020cc <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e099      	b.n	8002c9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0201 	bic.w	r2, r2, #1
 8002b86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b88:	e00f      	b.n	8002baa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b8a:	f7ff fa9f 	bl	80020cc <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b05      	cmp	r3, #5
 8002b96:	d908      	bls.n	8002baa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2220      	movs	r2, #32
 8002b9c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2203      	movs	r2, #3
 8002ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e078      	b.n	8002c9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d1e8      	bne.n	8002b8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	4b38      	ldr	r3, [pc, #224]	; (8002ca4 <HAL_DMA_Init+0x158>)
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685a      	ldr	r2, [r3, #4]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002be2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	699b      	ldr	r3, [r3, #24]
 8002be8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a1b      	ldr	r3, [r3, #32]
 8002bf4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d107      	bne.n	8002c14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	695b      	ldr	r3, [r3, #20]
 8002c22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f023 0307 	bic.w	r3, r3, #7
 8002c2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	d117      	bne.n	8002c6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00e      	beq.n	8002c6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f000 fb01 	bl	8003258 <DMA_CheckFifoParam>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d008      	beq.n	8002c6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2240      	movs	r2, #64	; 0x40
 8002c60:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e016      	b.n	8002c9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	697a      	ldr	r2, [r7, #20]
 8002c74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f000 fab8 	bl	80031ec <DMA_CalcBaseAndBitshift>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c84:	223f      	movs	r2, #63	; 0x3f
 8002c86:	409a      	lsls	r2, r3
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2201      	movs	r2, #1
 8002c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	f010803f 	.word	0xf010803f

08002ca8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b086      	sub	sp, #24
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
 8002cb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cbe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cc6:	2b01      	cmp	r3, #1
 8002cc8:	d101      	bne.n	8002cce <HAL_DMA_Start_IT+0x26>
 8002cca:	2302      	movs	r3, #2
 8002ccc:	e040      	b.n	8002d50 <HAL_DMA_Start_IT+0xa8>
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d12f      	bne.n	8002d42 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	68b9      	ldr	r1, [r7, #8]
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 fa4a 	bl	8003190 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d00:	223f      	movs	r2, #63	; 0x3f
 8002d02:	409a      	lsls	r2, r3
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0216 	orr.w	r2, r2, #22
 8002d16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d007      	beq.n	8002d30 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0208 	orr.w	r2, r2, #8
 8002d2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0201 	orr.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	e005      	b.n	8002d4e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d64:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d66:	f7ff f9b1 	bl	80020cc <HAL_GetTick>
 8002d6a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d008      	beq.n	8002d8a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2280      	movs	r2, #128	; 0x80
 8002d7c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e052      	b.n	8002e30 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0216 	bic.w	r2, r2, #22
 8002d98:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695a      	ldr	r2, [r3, #20]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002da8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d103      	bne.n	8002dba <HAL_DMA_Abort+0x62>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d007      	beq.n	8002dca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0208 	bic.w	r2, r2, #8
 8002dc8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0201 	bic.w	r2, r2, #1
 8002dd8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dda:	e013      	b.n	8002e04 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ddc:	f7ff f976 	bl	80020cc <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	2b05      	cmp	r3, #5
 8002de8:	d90c      	bls.n	8002e04 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2220      	movs	r2, #32
 8002dee:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2203      	movs	r2, #3
 8002df4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e015      	b.n	8002e30 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1e4      	bne.n	8002ddc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e16:	223f      	movs	r2, #63	; 0x3f
 8002e18:	409a      	lsls	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2201      	movs	r2, #1
 8002e22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b083      	sub	sp, #12
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d004      	beq.n	8002e56 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2280      	movs	r2, #128	; 0x80
 8002e50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e00c      	b.n	8002e70 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2205      	movs	r2, #5
 8002e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 0201 	bic.w	r2, r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e6e:	2300      	movs	r3, #0
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e88:	4b8e      	ldr	r3, [pc, #568]	; (80030c4 <HAL_DMA_IRQHandler+0x248>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a8e      	ldr	r2, [pc, #568]	; (80030c8 <HAL_DMA_IRQHandler+0x24c>)
 8002e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e92:	0a9b      	lsrs	r3, r3, #10
 8002e94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea6:	2208      	movs	r2, #8
 8002ea8:	409a      	lsls	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d01a      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0304 	and.w	r3, r3, #4
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d013      	beq.n	8002ee8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0204 	bic.w	r2, r2, #4
 8002ece:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed4:	2208      	movs	r2, #8
 8002ed6:	409a      	lsls	r2, r3
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee0:	f043 0201 	orr.w	r2, r3, #1
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eec:	2201      	movs	r2, #1
 8002eee:	409a      	lsls	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d012      	beq.n	8002f1e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	695b      	ldr	r3, [r3, #20]
 8002efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00b      	beq.n	8002f1e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	409a      	lsls	r2, r3
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f16:	f043 0202 	orr.w	r2, r3, #2
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f22:	2204      	movs	r2, #4
 8002f24:	409a      	lsls	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d012      	beq.n	8002f54 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f003 0302 	and.w	r3, r3, #2
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d00b      	beq.n	8002f54 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f40:	2204      	movs	r2, #4
 8002f42:	409a      	lsls	r2, r3
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f4c:	f043 0204 	orr.w	r2, r3, #4
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f58:	2210      	movs	r2, #16
 8002f5a:	409a      	lsls	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d043      	beq.n	8002fec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d03c      	beq.n	8002fec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f76:	2210      	movs	r2, #16
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d018      	beq.n	8002fbe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d108      	bne.n	8002fac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d024      	beq.n	8002fec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	4798      	blx	r3
 8002faa:	e01f      	b.n	8002fec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d01b      	beq.n	8002fec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4798      	blx	r3
 8002fbc:	e016      	b.n	8002fec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d107      	bne.n	8002fdc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0208 	bic.w	r2, r2, #8
 8002fda:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff0:	2220      	movs	r2, #32
 8002ff2:	409a      	lsls	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 808f 	beq.w	800311c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 8087 	beq.w	800311c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003012:	2220      	movs	r2, #32
 8003014:	409a      	lsls	r2, r3
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b05      	cmp	r3, #5
 8003024:	d136      	bne.n	8003094 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0216 	bic.w	r2, r2, #22
 8003034:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003044:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304a:	2b00      	cmp	r3, #0
 800304c:	d103      	bne.n	8003056 <HAL_DMA_IRQHandler+0x1da>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003052:	2b00      	cmp	r3, #0
 8003054:	d007      	beq.n	8003066 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0208 	bic.w	r2, r2, #8
 8003064:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800306a:	223f      	movs	r2, #63	; 0x3f
 800306c:	409a      	lsls	r2, r3
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003086:	2b00      	cmp	r3, #0
 8003088:	d07e      	beq.n	8003188 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	4798      	blx	r3
        }
        return;
 8003092:	e079      	b.n	8003188 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d01d      	beq.n	80030de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10d      	bne.n	80030cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d031      	beq.n	800311c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	4798      	blx	r3
 80030c0:	e02c      	b.n	800311c <HAL_DMA_IRQHandler+0x2a0>
 80030c2:	bf00      	nop
 80030c4:	20000000 	.word	0x20000000
 80030c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d023      	beq.n	800311c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	4798      	blx	r3
 80030dc:	e01e      	b.n	800311c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10f      	bne.n	800310c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 0210 	bic.w	r2, r2, #16
 80030fa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2201      	movs	r2, #1
 8003100:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003110:	2b00      	cmp	r3, #0
 8003112:	d003      	beq.n	800311c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003120:	2b00      	cmp	r3, #0
 8003122:	d032      	beq.n	800318a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b00      	cmp	r3, #0
 800312e:	d022      	beq.n	8003176 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2205      	movs	r2, #5
 8003134:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0201 	bic.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	3301      	adds	r3, #1
 800314c:	60bb      	str	r3, [r7, #8]
 800314e:	697a      	ldr	r2, [r7, #20]
 8003150:	429a      	cmp	r2, r3
 8003152:	d307      	bcc.n	8003164 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0301 	and.w	r3, r3, #1
 800315e:	2b00      	cmp	r3, #0
 8003160:	d1f2      	bne.n	8003148 <HAL_DMA_IRQHandler+0x2cc>
 8003162:	e000      	b.n	8003166 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003164:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317a:	2b00      	cmp	r3, #0
 800317c:	d005      	beq.n	800318a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	4798      	blx	r3
 8003186:	e000      	b.n	800318a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003188:	bf00      	nop
    }
  }
}
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003190:	b480      	push	{r7}
 8003192:	b085      	sub	sp, #20
 8003194:	af00      	add	r7, sp, #0
 8003196:	60f8      	str	r0, [r7, #12]
 8003198:	60b9      	str	r1, [r7, #8]
 800319a:	607a      	str	r2, [r7, #4]
 800319c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	2b40      	cmp	r3, #64	; 0x40
 80031bc:	d108      	bne.n	80031d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	687a      	ldr	r2, [r7, #4]
 80031c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031ce:	e007      	b.n	80031e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68ba      	ldr	r2, [r7, #8]
 80031d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	687a      	ldr	r2, [r7, #4]
 80031de:	60da      	str	r2, [r3, #12]
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr

080031ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	3b10      	subs	r3, #16
 80031fc:	4a14      	ldr	r2, [pc, #80]	; (8003250 <DMA_CalcBaseAndBitshift+0x64>)
 80031fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003202:	091b      	lsrs	r3, r3, #4
 8003204:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003206:	4a13      	ldr	r2, [pc, #76]	; (8003254 <DMA_CalcBaseAndBitshift+0x68>)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4413      	add	r3, r2
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	461a      	mov	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b03      	cmp	r3, #3
 8003218:	d909      	bls.n	800322e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003222:	f023 0303 	bic.w	r3, r3, #3
 8003226:	1d1a      	adds	r2, r3, #4
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	659a      	str	r2, [r3, #88]	; 0x58
 800322c:	e007      	b.n	800323e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003236:	f023 0303 	bic.w	r3, r3, #3
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003242:	4618      	mov	r0, r3
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	aaaaaaab 	.word	0xaaaaaaab
 8003254:	08009380 	.word	0x08009380

08003258 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003258:	b480      	push	{r7}
 800325a:	b085      	sub	sp, #20
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003260:	2300      	movs	r3, #0
 8003262:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003268:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	699b      	ldr	r3, [r3, #24]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d11f      	bne.n	80032b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2b03      	cmp	r3, #3
 8003276:	d856      	bhi.n	8003326 <DMA_CheckFifoParam+0xce>
 8003278:	a201      	add	r2, pc, #4	; (adr r2, 8003280 <DMA_CheckFifoParam+0x28>)
 800327a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800327e:	bf00      	nop
 8003280:	08003291 	.word	0x08003291
 8003284:	080032a3 	.word	0x080032a3
 8003288:	08003291 	.word	0x08003291
 800328c:	08003327 	.word	0x08003327
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003294:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d046      	beq.n	800332a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032a0:	e043      	b.n	800332a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032aa:	d140      	bne.n	800332e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032b0:	e03d      	b.n	800332e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	699b      	ldr	r3, [r3, #24]
 80032b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032ba:	d121      	bne.n	8003300 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	2b03      	cmp	r3, #3
 80032c0:	d837      	bhi.n	8003332 <DMA_CheckFifoParam+0xda>
 80032c2:	a201      	add	r2, pc, #4	; (adr r2, 80032c8 <DMA_CheckFifoParam+0x70>)
 80032c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c8:	080032d9 	.word	0x080032d9
 80032cc:	080032df 	.word	0x080032df
 80032d0:	080032d9 	.word	0x080032d9
 80032d4:	080032f1 	.word	0x080032f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
      break;
 80032dc:	e030      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d025      	beq.n	8003336 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ee:	e022      	b.n	8003336 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032f8:	d11f      	bne.n	800333a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80032fe:	e01c      	b.n	800333a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b02      	cmp	r3, #2
 8003304:	d903      	bls.n	800330e <DMA_CheckFifoParam+0xb6>
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d003      	beq.n	8003314 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800330c:	e018      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	73fb      	strb	r3, [r7, #15]
      break;
 8003312:	e015      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003318:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00e      	beq.n	800333e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	73fb      	strb	r3, [r7, #15]
      break;
 8003324:	e00b      	b.n	800333e <DMA_CheckFifoParam+0xe6>
      break;
 8003326:	bf00      	nop
 8003328:	e00a      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      break;
 800332a:	bf00      	nop
 800332c:	e008      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      break;
 800332e:	bf00      	nop
 8003330:	e006      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      break;
 8003332:	bf00      	nop
 8003334:	e004      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      break;
 8003336:	bf00      	nop
 8003338:	e002      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      break;   
 800333a:	bf00      	nop
 800333c:	e000      	b.n	8003340 <DMA_CheckFifoParam+0xe8>
      break;
 800333e:	bf00      	nop
    }
  } 
  
  return status; 
 8003340:	7bfb      	ldrb	r3, [r7, #15]
}
 8003342:	4618      	mov	r0, r3
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop

08003350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003350:	b480      	push	{r7}
 8003352:	b089      	sub	sp, #36	; 0x24
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800335a:	2300      	movs	r3, #0
 800335c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800335e:	2300      	movs	r3, #0
 8003360:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003362:	2300      	movs	r3, #0
 8003364:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003366:	2300      	movs	r3, #0
 8003368:	61fb      	str	r3, [r7, #28]
 800336a:	e165      	b.n	8003638 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800336c:	2201      	movs	r2, #1
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	697a      	ldr	r2, [r7, #20]
 800337c:	4013      	ands	r3, r2
 800337e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003380:	693a      	ldr	r2, [r7, #16]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	429a      	cmp	r2, r3
 8003386:	f040 8154 	bne.w	8003632 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f003 0303 	and.w	r3, r3, #3
 8003392:	2b01      	cmp	r3, #1
 8003394:	d005      	beq.n	80033a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d130      	bne.n	8003404 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	005b      	lsls	r3, r3, #1
 80033ac:	2203      	movs	r2, #3
 80033ae:	fa02 f303 	lsl.w	r3, r2, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	69ba      	ldr	r2, [r7, #24]
 80033b6:	4013      	ands	r3, r2
 80033b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	69ba      	ldr	r2, [r7, #24]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033d8:	2201      	movs	r2, #1
 80033da:	69fb      	ldr	r3, [r7, #28]
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	43db      	mvns	r3, r3
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4013      	ands	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	091b      	lsrs	r3, r3, #4
 80033ee:	f003 0201 	and.w	r2, r3, #1
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	69ba      	ldr	r2, [r7, #24]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f003 0303 	and.w	r3, r3, #3
 800340c:	2b03      	cmp	r3, #3
 800340e:	d017      	beq.n	8003440 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	2203      	movs	r2, #3
 800341c:	fa02 f303 	lsl.w	r3, r2, r3
 8003420:	43db      	mvns	r3, r3
 8003422:	69ba      	ldr	r2, [r7, #24]
 8003424:	4013      	ands	r3, r2
 8003426:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689a      	ldr	r2, [r3, #8]
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	fa02 f303 	lsl.w	r3, r2, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4313      	orrs	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	f003 0303 	and.w	r3, r3, #3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d123      	bne.n	8003494 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	08da      	lsrs	r2, r3, #3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3208      	adds	r2, #8
 8003454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003458:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	220f      	movs	r2, #15
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	43db      	mvns	r3, r3
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4013      	ands	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	69fb      	ldr	r3, [r7, #28]
 8003476:	f003 0307 	and.w	r3, r3, #7
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4313      	orrs	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	08da      	lsrs	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3208      	adds	r2, #8
 800348e:	69b9      	ldr	r1, [r7, #24]
 8003490:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	2203      	movs	r2, #3
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	43db      	mvns	r3, r3
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4013      	ands	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f003 0203 	and.w	r2, r3, #3
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	69ba      	ldr	r2, [r7, #24]
 80034be:	4313      	orrs	r3, r2
 80034c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	f000 80ae 	beq.w	8003632 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034d6:	2300      	movs	r3, #0
 80034d8:	60fb      	str	r3, [r7, #12]
 80034da:	4b5d      	ldr	r3, [pc, #372]	; (8003650 <HAL_GPIO_Init+0x300>)
 80034dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034de:	4a5c      	ldr	r2, [pc, #368]	; (8003650 <HAL_GPIO_Init+0x300>)
 80034e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034e4:	6453      	str	r3, [r2, #68]	; 0x44
 80034e6:	4b5a      	ldr	r3, [pc, #360]	; (8003650 <HAL_GPIO_Init+0x300>)
 80034e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034ee:	60fb      	str	r3, [r7, #12]
 80034f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034f2:	4a58      	ldr	r2, [pc, #352]	; (8003654 <HAL_GPIO_Init+0x304>)
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	089b      	lsrs	r3, r3, #2
 80034f8:	3302      	adds	r3, #2
 80034fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	f003 0303 	and.w	r3, r3, #3
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	220f      	movs	r2, #15
 800350a:	fa02 f303 	lsl.w	r3, r2, r3
 800350e:	43db      	mvns	r3, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4013      	ands	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a4f      	ldr	r2, [pc, #316]	; (8003658 <HAL_GPIO_Init+0x308>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d025      	beq.n	800356a <HAL_GPIO_Init+0x21a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a4e      	ldr	r2, [pc, #312]	; (800365c <HAL_GPIO_Init+0x30c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d01f      	beq.n	8003566 <HAL_GPIO_Init+0x216>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a4d      	ldr	r2, [pc, #308]	; (8003660 <HAL_GPIO_Init+0x310>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d019      	beq.n	8003562 <HAL_GPIO_Init+0x212>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a4c      	ldr	r2, [pc, #304]	; (8003664 <HAL_GPIO_Init+0x314>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d013      	beq.n	800355e <HAL_GPIO_Init+0x20e>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a4b      	ldr	r2, [pc, #300]	; (8003668 <HAL_GPIO_Init+0x318>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d00d      	beq.n	800355a <HAL_GPIO_Init+0x20a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a4a      	ldr	r2, [pc, #296]	; (800366c <HAL_GPIO_Init+0x31c>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d007      	beq.n	8003556 <HAL_GPIO_Init+0x206>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a49      	ldr	r2, [pc, #292]	; (8003670 <HAL_GPIO_Init+0x320>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d101      	bne.n	8003552 <HAL_GPIO_Init+0x202>
 800354e:	2306      	movs	r3, #6
 8003550:	e00c      	b.n	800356c <HAL_GPIO_Init+0x21c>
 8003552:	2307      	movs	r3, #7
 8003554:	e00a      	b.n	800356c <HAL_GPIO_Init+0x21c>
 8003556:	2305      	movs	r3, #5
 8003558:	e008      	b.n	800356c <HAL_GPIO_Init+0x21c>
 800355a:	2304      	movs	r3, #4
 800355c:	e006      	b.n	800356c <HAL_GPIO_Init+0x21c>
 800355e:	2303      	movs	r3, #3
 8003560:	e004      	b.n	800356c <HAL_GPIO_Init+0x21c>
 8003562:	2302      	movs	r3, #2
 8003564:	e002      	b.n	800356c <HAL_GPIO_Init+0x21c>
 8003566:	2301      	movs	r3, #1
 8003568:	e000      	b.n	800356c <HAL_GPIO_Init+0x21c>
 800356a:	2300      	movs	r3, #0
 800356c:	69fa      	ldr	r2, [r7, #28]
 800356e:	f002 0203 	and.w	r2, r2, #3
 8003572:	0092      	lsls	r2, r2, #2
 8003574:	4093      	lsls	r3, r2
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4313      	orrs	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800357c:	4935      	ldr	r1, [pc, #212]	; (8003654 <HAL_GPIO_Init+0x304>)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	089b      	lsrs	r3, r3, #2
 8003582:	3302      	adds	r3, #2
 8003584:	69ba      	ldr	r2, [r7, #24]
 8003586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800358a:	4b3a      	ldr	r3, [pc, #232]	; (8003674 <HAL_GPIO_Init+0x324>)
 800358c:	689b      	ldr	r3, [r3, #8]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ae:	4a31      	ldr	r2, [pc, #196]	; (8003674 <HAL_GPIO_Init+0x324>)
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035b4:	4b2f      	ldr	r3, [pc, #188]	; (8003674 <HAL_GPIO_Init+0x324>)
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	43db      	mvns	r3, r3
 80035be:	69ba      	ldr	r2, [r7, #24]
 80035c0:	4013      	ands	r3, r2
 80035c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80035d0:	69ba      	ldr	r2, [r7, #24]
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035d8:	4a26      	ldr	r2, [pc, #152]	; (8003674 <HAL_GPIO_Init+0x324>)
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035de:	4b25      	ldr	r3, [pc, #148]	; (8003674 <HAL_GPIO_Init+0x324>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	43db      	mvns	r3, r3
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	4013      	ands	r3, r2
 80035ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	693b      	ldr	r3, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003602:	4a1c      	ldr	r2, [pc, #112]	; (8003674 <HAL_GPIO_Init+0x324>)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003608:	4b1a      	ldr	r3, [pc, #104]	; (8003674 <HAL_GPIO_Init+0x324>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	43db      	mvns	r3, r3
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	4013      	ands	r3, r2
 8003616:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800362c:	4a11      	ldr	r2, [pc, #68]	; (8003674 <HAL_GPIO_Init+0x324>)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	3301      	adds	r3, #1
 8003636:	61fb      	str	r3, [r7, #28]
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	2b0f      	cmp	r3, #15
 800363c:	f67f ae96 	bls.w	800336c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	3724      	adds	r7, #36	; 0x24
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40023800 	.word	0x40023800
 8003654:	40013800 	.word	0x40013800
 8003658:	40020000 	.word	0x40020000
 800365c:	40020400 	.word	0x40020400
 8003660:	40020800 	.word	0x40020800
 8003664:	40020c00 	.word	0x40020c00
 8003668:	40021000 	.word	0x40021000
 800366c:	40021400 	.word	0x40021400
 8003670:	40021800 	.word	0x40021800
 8003674:	40013c00 	.word	0x40013c00

08003678 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
 8003680:	460b      	mov	r3, r1
 8003682:	807b      	strh	r3, [r7, #2]
 8003684:	4613      	mov	r3, r2
 8003686:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003688:	787b      	ldrb	r3, [r7, #1]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800368e:	887a      	ldrh	r2, [r7, #2]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003694:	e003      	b.n	800369e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003696:	887b      	ldrh	r3, [r7, #2]
 8003698:	041a      	lsls	r2, r3, #16
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	619a      	str	r2, [r3, #24]
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr

080036aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
 80036b2:	460b      	mov	r3, r1
 80036b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036bc:	887a      	ldrh	r2, [r7, #2]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	4013      	ands	r3, r2
 80036c2:	041a      	lsls	r2, r3, #16
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	43d9      	mvns	r1, r3
 80036c8:	887b      	ldrh	r3, [r7, #2]
 80036ca:	400b      	ands	r3, r1
 80036cc:	431a      	orrs	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	619a      	str	r2, [r3, #24]
}
 80036d2:	bf00      	nop
 80036d4:	3714      	adds	r7, #20
 80036d6:	46bd      	mov	sp, r7
 80036d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036dc:	4770      	bx	lr
	...

080036e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80036e6:	2300      	movs	r3, #0
 80036e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80036ea:	2300      	movs	r3, #0
 80036ec:	603b      	str	r3, [r7, #0]
 80036ee:	4b20      	ldr	r3, [pc, #128]	; (8003770 <HAL_PWREx_EnableOverDrive+0x90>)
 80036f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f2:	4a1f      	ldr	r2, [pc, #124]	; (8003770 <HAL_PWREx_EnableOverDrive+0x90>)
 80036f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036f8:	6413      	str	r3, [r2, #64]	; 0x40
 80036fa:	4b1d      	ldr	r3, [pc, #116]	; (8003770 <HAL_PWREx_EnableOverDrive+0x90>)
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003702:	603b      	str	r3, [r7, #0]
 8003704:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003706:	4b1b      	ldr	r3, [pc, #108]	; (8003774 <HAL_PWREx_EnableOverDrive+0x94>)
 8003708:	2201      	movs	r2, #1
 800370a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800370c:	f7fe fcde 	bl	80020cc <HAL_GetTick>
 8003710:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003712:	e009      	b.n	8003728 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003714:	f7fe fcda 	bl	80020cc <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003722:	d901      	bls.n	8003728 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003724:	2303      	movs	r3, #3
 8003726:	e01f      	b.n	8003768 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003728:	4b13      	ldr	r3, [pc, #76]	; (8003778 <HAL_PWREx_EnableOverDrive+0x98>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003730:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003734:	d1ee      	bne.n	8003714 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003736:	4b11      	ldr	r3, [pc, #68]	; (800377c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003738:	2201      	movs	r2, #1
 800373a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800373c:	f7fe fcc6 	bl	80020cc <HAL_GetTick>
 8003740:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003742:	e009      	b.n	8003758 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003744:	f7fe fcc2 	bl	80020cc <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003752:	d901      	bls.n	8003758 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e007      	b.n	8003768 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003758:	4b07      	ldr	r3, [pc, #28]	; (8003778 <HAL_PWREx_EnableOverDrive+0x98>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003760:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003764:	d1ee      	bne.n	8003744 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003766:	2300      	movs	r3, #0
}
 8003768:	4618      	mov	r0, r3
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40023800 	.word	0x40023800
 8003774:	420e0040 	.word	0x420e0040
 8003778:	40007000 	.word	0x40007000
 800377c:	420e0044 	.word	0x420e0044

08003780 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d101      	bne.n	8003794 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e0cc      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003794:	4b68      	ldr	r3, [pc, #416]	; (8003938 <HAL_RCC_ClockConfig+0x1b8>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 030f 	and.w	r3, r3, #15
 800379c:	683a      	ldr	r2, [r7, #0]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d90c      	bls.n	80037bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037a2:	4b65      	ldr	r3, [pc, #404]	; (8003938 <HAL_RCC_ClockConfig+0x1b8>)
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	b2d2      	uxtb	r2, r2
 80037a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037aa:	4b63      	ldr	r3, [pc, #396]	; (8003938 <HAL_RCC_ClockConfig+0x1b8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 030f 	and.w	r3, r3, #15
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d001      	beq.n	80037bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e0b8      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d020      	beq.n	800380a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f003 0304 	and.w	r3, r3, #4
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d005      	beq.n	80037e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037d4:	4b59      	ldr	r3, [pc, #356]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	4a58      	ldr	r2, [pc, #352]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80037da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80037de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0308 	and.w	r3, r3, #8
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d005      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037ec:	4b53      	ldr	r3, [pc, #332]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	4a52      	ldr	r2, [pc, #328]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80037f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80037f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f8:	4b50      	ldr	r3, [pc, #320]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	494d      	ldr	r1, [pc, #308]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003806:	4313      	orrs	r3, r2
 8003808:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d044      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d107      	bne.n	800382e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800381e:	4b47      	ldr	r3, [pc, #284]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003826:	2b00      	cmp	r3, #0
 8003828:	d119      	bne.n	800385e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e07f      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	2b02      	cmp	r3, #2
 8003834:	d003      	beq.n	800383e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800383a:	2b03      	cmp	r3, #3
 800383c:	d107      	bne.n	800384e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800383e:	4b3f      	ldr	r3, [pc, #252]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d109      	bne.n	800385e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e06f      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800384e:	4b3b      	ldr	r3, [pc, #236]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d101      	bne.n	800385e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e067      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800385e:	4b37      	ldr	r3, [pc, #220]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f023 0203 	bic.w	r2, r3, #3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	4934      	ldr	r1, [pc, #208]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 800386c:	4313      	orrs	r3, r2
 800386e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003870:	f7fe fc2c 	bl	80020cc <HAL_GetTick>
 8003874:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003876:	e00a      	b.n	800388e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003878:	f7fe fc28 	bl	80020cc <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f241 3288 	movw	r2, #5000	; 0x1388
 8003886:	4293      	cmp	r3, r2
 8003888:	d901      	bls.n	800388e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e04f      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800388e:	4b2b      	ldr	r3, [pc, #172]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 020c 	and.w	r2, r3, #12
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	429a      	cmp	r2, r3
 800389e:	d1eb      	bne.n	8003878 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038a0:	4b25      	ldr	r3, [pc, #148]	; (8003938 <HAL_RCC_ClockConfig+0x1b8>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 030f 	and.w	r3, r3, #15
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d20c      	bcs.n	80038c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ae:	4b22      	ldr	r3, [pc, #136]	; (8003938 <HAL_RCC_ClockConfig+0x1b8>)
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	b2d2      	uxtb	r2, r2
 80038b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b6:	4b20      	ldr	r3, [pc, #128]	; (8003938 <HAL_RCC_ClockConfig+0x1b8>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 030f 	and.w	r3, r3, #15
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d001      	beq.n	80038c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e032      	b.n	800392e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0304 	and.w	r3, r3, #4
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038d4:	4b19      	ldr	r3, [pc, #100]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80038d6:	689b      	ldr	r3, [r3, #8]
 80038d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	4916      	ldr	r1, [pc, #88]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0308 	and.w	r3, r3, #8
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d009      	beq.n	8003906 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80038f2:	4b12      	ldr	r3, [pc, #72]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	691b      	ldr	r3, [r3, #16]
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	490e      	ldr	r1, [pc, #56]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	4313      	orrs	r3, r2
 8003904:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003906:	f000 f855 	bl	80039b4 <HAL_RCC_GetSysClockFreq>
 800390a:	4602      	mov	r2, r0
 800390c:	4b0b      	ldr	r3, [pc, #44]	; (800393c <HAL_RCC_ClockConfig+0x1bc>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	091b      	lsrs	r3, r3, #4
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	490a      	ldr	r1, [pc, #40]	; (8003940 <HAL_RCC_ClockConfig+0x1c0>)
 8003918:	5ccb      	ldrb	r3, [r1, r3]
 800391a:	fa22 f303 	lsr.w	r3, r2, r3
 800391e:	4a09      	ldr	r2, [pc, #36]	; (8003944 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003922:	4b09      	ldr	r3, [pc, #36]	; (8003948 <HAL_RCC_ClockConfig+0x1c8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4618      	mov	r0, r3
 8003928:	f7fe fb8c 	bl	8002044 <HAL_InitTick>

  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40023c00 	.word	0x40023c00
 800393c:	40023800 	.word	0x40023800
 8003940:	08009368 	.word	0x08009368
 8003944:	20000000 	.word	0x20000000
 8003948:	20000004 	.word	0x20000004

0800394c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003950:	4b03      	ldr	r3, [pc, #12]	; (8003960 <HAL_RCC_GetHCLKFreq+0x14>)
 8003952:	681b      	ldr	r3, [r3, #0]
}
 8003954:	4618      	mov	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	20000000 	.word	0x20000000

08003964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003968:	f7ff fff0 	bl	800394c <HAL_RCC_GetHCLKFreq>
 800396c:	4602      	mov	r2, r0
 800396e:	4b05      	ldr	r3, [pc, #20]	; (8003984 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	0a9b      	lsrs	r3, r3, #10
 8003974:	f003 0307 	and.w	r3, r3, #7
 8003978:	4903      	ldr	r1, [pc, #12]	; (8003988 <HAL_RCC_GetPCLK1Freq+0x24>)
 800397a:	5ccb      	ldrb	r3, [r1, r3]
 800397c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003980:	4618      	mov	r0, r3
 8003982:	bd80      	pop	{r7, pc}
 8003984:	40023800 	.word	0x40023800
 8003988:	08009378 	.word	0x08009378

0800398c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003990:	f7ff ffdc 	bl	800394c <HAL_RCC_GetHCLKFreq>
 8003994:	4602      	mov	r2, r0
 8003996:	4b05      	ldr	r3, [pc, #20]	; (80039ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	0b5b      	lsrs	r3, r3, #13
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	4903      	ldr	r1, [pc, #12]	; (80039b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039a2:	5ccb      	ldrb	r3, [r1, r3]
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	40023800 	.word	0x40023800
 80039b0:	08009378 	.word	0x08009378

080039b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b8:	b0ae      	sub	sp, #184	; 0xb8
 80039ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80039ce:	2300      	movs	r3, #0
 80039d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039da:	4bcb      	ldr	r3, [pc, #812]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 030c 	and.w	r3, r3, #12
 80039e2:	2b0c      	cmp	r3, #12
 80039e4:	f200 8206 	bhi.w	8003df4 <HAL_RCC_GetSysClockFreq+0x440>
 80039e8:	a201      	add	r2, pc, #4	; (adr r2, 80039f0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80039ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ee:	bf00      	nop
 80039f0:	08003a25 	.word	0x08003a25
 80039f4:	08003df5 	.word	0x08003df5
 80039f8:	08003df5 	.word	0x08003df5
 80039fc:	08003df5 	.word	0x08003df5
 8003a00:	08003a2d 	.word	0x08003a2d
 8003a04:	08003df5 	.word	0x08003df5
 8003a08:	08003df5 	.word	0x08003df5
 8003a0c:	08003df5 	.word	0x08003df5
 8003a10:	08003a35 	.word	0x08003a35
 8003a14:	08003df5 	.word	0x08003df5
 8003a18:	08003df5 	.word	0x08003df5
 8003a1c:	08003df5 	.word	0x08003df5
 8003a20:	08003c25 	.word	0x08003c25
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a24:	4bb9      	ldr	r3, [pc, #740]	; (8003d0c <HAL_RCC_GetSysClockFreq+0x358>)
 8003a26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003a2a:	e1e7      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a2c:	4bb8      	ldr	r3, [pc, #736]	; (8003d10 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003a2e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a32:	e1e3      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a34:	4bb4      	ldr	r3, [pc, #720]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a40:	4bb1      	ldr	r3, [pc, #708]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d071      	beq.n	8003b30 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a4c:	4bae      	ldr	r3, [pc, #696]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	099b      	lsrs	r3, r3, #6
 8003a52:	2200      	movs	r2, #0
 8003a54:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a58:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a64:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003a6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a72:	4622      	mov	r2, r4
 8003a74:	462b      	mov	r3, r5
 8003a76:	f04f 0000 	mov.w	r0, #0
 8003a7a:	f04f 0100 	mov.w	r1, #0
 8003a7e:	0159      	lsls	r1, r3, #5
 8003a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a84:	0150      	lsls	r0, r2, #5
 8003a86:	4602      	mov	r2, r0
 8003a88:	460b      	mov	r3, r1
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	1a51      	subs	r1, r2, r1
 8003a8e:	6439      	str	r1, [r7, #64]	; 0x40
 8003a90:	4629      	mov	r1, r5
 8003a92:	eb63 0301 	sbc.w	r3, r3, r1
 8003a96:	647b      	str	r3, [r7, #68]	; 0x44
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	f04f 0300 	mov.w	r3, #0
 8003aa0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003aa4:	4649      	mov	r1, r9
 8003aa6:	018b      	lsls	r3, r1, #6
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003aae:	4641      	mov	r1, r8
 8003ab0:	018a      	lsls	r2, r1, #6
 8003ab2:	4641      	mov	r1, r8
 8003ab4:	1a51      	subs	r1, r2, r1
 8003ab6:	63b9      	str	r1, [r7, #56]	; 0x38
 8003ab8:	4649      	mov	r1, r9
 8003aba:	eb63 0301 	sbc.w	r3, r3, r1
 8003abe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ac0:	f04f 0200 	mov.w	r2, #0
 8003ac4:	f04f 0300 	mov.w	r3, #0
 8003ac8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003acc:	4649      	mov	r1, r9
 8003ace:	00cb      	lsls	r3, r1, #3
 8003ad0:	4641      	mov	r1, r8
 8003ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad6:	4641      	mov	r1, r8
 8003ad8:	00ca      	lsls	r2, r1, #3
 8003ada:	4610      	mov	r0, r2
 8003adc:	4619      	mov	r1, r3
 8003ade:	4603      	mov	r3, r0
 8003ae0:	4622      	mov	r2, r4
 8003ae2:	189b      	adds	r3, r3, r2
 8003ae4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ae6:	462b      	mov	r3, r5
 8003ae8:	460a      	mov	r2, r1
 8003aea:	eb42 0303 	adc.w	r3, r2, r3
 8003aee:	637b      	str	r3, [r7, #52]	; 0x34
 8003af0:	f04f 0200 	mov.w	r2, #0
 8003af4:	f04f 0300 	mov.w	r3, #0
 8003af8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003afc:	4629      	mov	r1, r5
 8003afe:	024b      	lsls	r3, r1, #9
 8003b00:	4621      	mov	r1, r4
 8003b02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003b06:	4621      	mov	r1, r4
 8003b08:	024a      	lsls	r2, r1, #9
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b12:	2200      	movs	r2, #0
 8003b14:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003b18:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003b1c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003b20:	f7fd f894 	bl	8000c4c <__aeabi_uldivmod>
 8003b24:	4602      	mov	r2, r0
 8003b26:	460b      	mov	r3, r1
 8003b28:	4613      	mov	r3, r2
 8003b2a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b2e:	e067      	b.n	8003c00 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b30:	4b75      	ldr	r3, [pc, #468]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	099b      	lsrs	r3, r3, #6
 8003b36:	2200      	movs	r2, #0
 8003b38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b3c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003b40:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003b44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b48:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003b4e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003b52:	4622      	mov	r2, r4
 8003b54:	462b      	mov	r3, r5
 8003b56:	f04f 0000 	mov.w	r0, #0
 8003b5a:	f04f 0100 	mov.w	r1, #0
 8003b5e:	0159      	lsls	r1, r3, #5
 8003b60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b64:	0150      	lsls	r0, r2, #5
 8003b66:	4602      	mov	r2, r0
 8003b68:	460b      	mov	r3, r1
 8003b6a:	4621      	mov	r1, r4
 8003b6c:	1a51      	subs	r1, r2, r1
 8003b6e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003b70:	4629      	mov	r1, r5
 8003b72:	eb63 0301 	sbc.w	r3, r3, r1
 8003b76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003b84:	4649      	mov	r1, r9
 8003b86:	018b      	lsls	r3, r1, #6
 8003b88:	4641      	mov	r1, r8
 8003b8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b8e:	4641      	mov	r1, r8
 8003b90:	018a      	lsls	r2, r1, #6
 8003b92:	4641      	mov	r1, r8
 8003b94:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b98:	4649      	mov	r1, r9
 8003b9a:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b9e:	f04f 0200 	mov.w	r2, #0
 8003ba2:	f04f 0300 	mov.w	r3, #0
 8003ba6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003baa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bb2:	4692      	mov	sl, r2
 8003bb4:	469b      	mov	fp, r3
 8003bb6:	4623      	mov	r3, r4
 8003bb8:	eb1a 0303 	adds.w	r3, sl, r3
 8003bbc:	623b      	str	r3, [r7, #32]
 8003bbe:	462b      	mov	r3, r5
 8003bc0:	eb4b 0303 	adc.w	r3, fp, r3
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bc6:	f04f 0200 	mov.w	r2, #0
 8003bca:	f04f 0300 	mov.w	r3, #0
 8003bce:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003bd2:	4629      	mov	r1, r5
 8003bd4:	028b      	lsls	r3, r1, #10
 8003bd6:	4621      	mov	r1, r4
 8003bd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bdc:	4621      	mov	r1, r4
 8003bde:	028a      	lsls	r2, r1, #10
 8003be0:	4610      	mov	r0, r2
 8003be2:	4619      	mov	r1, r3
 8003be4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003be8:	2200      	movs	r2, #0
 8003bea:	673b      	str	r3, [r7, #112]	; 0x70
 8003bec:	677a      	str	r2, [r7, #116]	; 0x74
 8003bee:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003bf2:	f7fd f82b 	bl	8000c4c <__aeabi_uldivmod>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c00:	4b41      	ldr	r3, [pc, #260]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	0c1b      	lsrs	r3, r3, #16
 8003c06:	f003 0303 	and.w	r3, r3, #3
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003c12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c22:	e0eb      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c24:	4b38      	ldr	r3, [pc, #224]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c30:	4b35      	ldr	r3, [pc, #212]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d06b      	beq.n	8003d14 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c3c:	4b32      	ldr	r3, [pc, #200]	; (8003d08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	099b      	lsrs	r3, r3, #6
 8003c42:	2200      	movs	r2, #0
 8003c44:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c46:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003c48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c4e:	663b      	str	r3, [r7, #96]	; 0x60
 8003c50:	2300      	movs	r3, #0
 8003c52:	667b      	str	r3, [r7, #100]	; 0x64
 8003c54:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003c58:	4622      	mov	r2, r4
 8003c5a:	462b      	mov	r3, r5
 8003c5c:	f04f 0000 	mov.w	r0, #0
 8003c60:	f04f 0100 	mov.w	r1, #0
 8003c64:	0159      	lsls	r1, r3, #5
 8003c66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c6a:	0150      	lsls	r0, r2, #5
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	460b      	mov	r3, r1
 8003c70:	4621      	mov	r1, r4
 8003c72:	1a51      	subs	r1, r2, r1
 8003c74:	61b9      	str	r1, [r7, #24]
 8003c76:	4629      	mov	r1, r5
 8003c78:	eb63 0301 	sbc.w	r3, r3, r1
 8003c7c:	61fb      	str	r3, [r7, #28]
 8003c7e:	f04f 0200 	mov.w	r2, #0
 8003c82:	f04f 0300 	mov.w	r3, #0
 8003c86:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003c8a:	4659      	mov	r1, fp
 8003c8c:	018b      	lsls	r3, r1, #6
 8003c8e:	4651      	mov	r1, sl
 8003c90:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c94:	4651      	mov	r1, sl
 8003c96:	018a      	lsls	r2, r1, #6
 8003c98:	4651      	mov	r1, sl
 8003c9a:	ebb2 0801 	subs.w	r8, r2, r1
 8003c9e:	4659      	mov	r1, fp
 8003ca0:	eb63 0901 	sbc.w	r9, r3, r1
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	f04f 0300 	mov.w	r3, #0
 8003cac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003cb0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003cb4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cb8:	4690      	mov	r8, r2
 8003cba:	4699      	mov	r9, r3
 8003cbc:	4623      	mov	r3, r4
 8003cbe:	eb18 0303 	adds.w	r3, r8, r3
 8003cc2:	613b      	str	r3, [r7, #16]
 8003cc4:	462b      	mov	r3, r5
 8003cc6:	eb49 0303 	adc.w	r3, r9, r3
 8003cca:	617b      	str	r3, [r7, #20]
 8003ccc:	f04f 0200 	mov.w	r2, #0
 8003cd0:	f04f 0300 	mov.w	r3, #0
 8003cd4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003cd8:	4629      	mov	r1, r5
 8003cda:	024b      	lsls	r3, r1, #9
 8003cdc:	4621      	mov	r1, r4
 8003cde:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ce2:	4621      	mov	r1, r4
 8003ce4:	024a      	lsls	r2, r1, #9
 8003ce6:	4610      	mov	r0, r2
 8003ce8:	4619      	mov	r1, r3
 8003cea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cee:	2200      	movs	r2, #0
 8003cf0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003cf2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003cf4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003cf8:	f7fc ffa8 	bl	8000c4c <__aeabi_uldivmod>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	4613      	mov	r3, r2
 8003d02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d06:	e065      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x420>
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	00f42400 	.word	0x00f42400
 8003d10:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d14:	4b3d      	ldr	r3, [pc, #244]	; (8003e0c <HAL_RCC_GetSysClockFreq+0x458>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	099b      	lsrs	r3, r3, #6
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	4611      	mov	r1, r2
 8003d20:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003d24:	653b      	str	r3, [r7, #80]	; 0x50
 8003d26:	2300      	movs	r3, #0
 8003d28:	657b      	str	r3, [r7, #84]	; 0x54
 8003d2a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003d2e:	4642      	mov	r2, r8
 8003d30:	464b      	mov	r3, r9
 8003d32:	f04f 0000 	mov.w	r0, #0
 8003d36:	f04f 0100 	mov.w	r1, #0
 8003d3a:	0159      	lsls	r1, r3, #5
 8003d3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d40:	0150      	lsls	r0, r2, #5
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4641      	mov	r1, r8
 8003d48:	1a51      	subs	r1, r2, r1
 8003d4a:	60b9      	str	r1, [r7, #8]
 8003d4c:	4649      	mov	r1, r9
 8003d4e:	eb63 0301 	sbc.w	r3, r3, r1
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	f04f 0300 	mov.w	r3, #0
 8003d5c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003d60:	4659      	mov	r1, fp
 8003d62:	018b      	lsls	r3, r1, #6
 8003d64:	4651      	mov	r1, sl
 8003d66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d6a:	4651      	mov	r1, sl
 8003d6c:	018a      	lsls	r2, r1, #6
 8003d6e:	4651      	mov	r1, sl
 8003d70:	1a54      	subs	r4, r2, r1
 8003d72:	4659      	mov	r1, fp
 8003d74:	eb63 0501 	sbc.w	r5, r3, r1
 8003d78:	f04f 0200 	mov.w	r2, #0
 8003d7c:	f04f 0300 	mov.w	r3, #0
 8003d80:	00eb      	lsls	r3, r5, #3
 8003d82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d86:	00e2      	lsls	r2, r4, #3
 8003d88:	4614      	mov	r4, r2
 8003d8a:	461d      	mov	r5, r3
 8003d8c:	4643      	mov	r3, r8
 8003d8e:	18e3      	adds	r3, r4, r3
 8003d90:	603b      	str	r3, [r7, #0]
 8003d92:	464b      	mov	r3, r9
 8003d94:	eb45 0303 	adc.w	r3, r5, r3
 8003d98:	607b      	str	r3, [r7, #4]
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	f04f 0300 	mov.w	r3, #0
 8003da2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003da6:	4629      	mov	r1, r5
 8003da8:	028b      	lsls	r3, r1, #10
 8003daa:	4621      	mov	r1, r4
 8003dac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003db0:	4621      	mov	r1, r4
 8003db2:	028a      	lsls	r2, r1, #10
 8003db4:	4610      	mov	r0, r2
 8003db6:	4619      	mov	r1, r3
 8003db8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	64bb      	str	r3, [r7, #72]	; 0x48
 8003dc0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003dc2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003dc6:	f7fc ff41 	bl	8000c4c <__aeabi_uldivmod>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	460b      	mov	r3, r1
 8003dce:	4613      	mov	r3, r2
 8003dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003dd4:	4b0d      	ldr	r3, [pc, #52]	; (8003e0c <HAL_RCC_GetSysClockFreq+0x458>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	0f1b      	lsrs	r3, r3, #28
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003de2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003de6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003df2:	e003      	b.n	8003dfc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003df4:	4b06      	ldr	r3, [pc, #24]	; (8003e10 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003df6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003dfa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dfc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	37b8      	adds	r7, #184	; 0xb8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e0a:	bf00      	nop
 8003e0c:	40023800 	.word	0x40023800
 8003e10:	00f42400 	.word	0x00f42400

08003e14 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b086      	sub	sp, #24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d101      	bne.n	8003e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e28d      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 0301 	and.w	r3, r3, #1
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f000 8083 	beq.w	8003f3a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e34:	4b94      	ldr	r3, [pc, #592]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f003 030c 	and.w	r3, r3, #12
 8003e3c:	2b04      	cmp	r3, #4
 8003e3e:	d019      	beq.n	8003e74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e40:	4b91      	ldr	r3, [pc, #580]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d106      	bne.n	8003e5a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e4c:	4b8e      	ldr	r3, [pc, #568]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e58:	d00c      	beq.n	8003e74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e5a:	4b8b      	ldr	r3, [pc, #556]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e62:	2b0c      	cmp	r3, #12
 8003e64:	d112      	bne.n	8003e8c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e66:	4b88      	ldr	r3, [pc, #544]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e72:	d10b      	bne.n	8003e8c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	4b84      	ldr	r3, [pc, #528]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d05b      	beq.n	8003f38 <HAL_RCC_OscConfig+0x124>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d157      	bne.n	8003f38 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e25a      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x90>
 8003e96:	4b7c      	ldr	r3, [pc, #496]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a7b      	ldr	r2, [pc, #492]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	e01d      	b.n	8003ee0 <HAL_RCC_OscConfig+0xcc>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0xb4>
 8003eae:	4b76      	ldr	r3, [pc, #472]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a75      	ldr	r2, [pc, #468]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	4b73      	ldr	r3, [pc, #460]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a72      	ldr	r2, [pc, #456]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e00b      	b.n	8003ee0 <HAL_RCC_OscConfig+0xcc>
 8003ec8:	4b6f      	ldr	r3, [pc, #444]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a6e      	ldr	r2, [pc, #440]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b6c      	ldr	r3, [pc, #432]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a6b      	ldr	r2, [pc, #428]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d013      	beq.n	8003f10 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fe f8f0 	bl	80020cc <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7fe f8ec 	bl	80020cc <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	; 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e21f      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f02:	4b61      	ldr	r3, [pc, #388]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xdc>
 8003f0e:	e014      	b.n	8003f3a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fe f8dc 	bl	80020cc <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f18:	f7fe f8d8 	bl	80020cc <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	; 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e20b      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f2a:	4b57      	ldr	r3, [pc, #348]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0x104>
 8003f36:	e000      	b.n	8003f3a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d06f      	beq.n	8004026 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003f46:	4b50      	ldr	r3, [pc, #320]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d017      	beq.n	8003f82 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f52:	4b4d      	ldr	r3, [pc, #308]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d105      	bne.n	8003f6a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f5e:	4b4a      	ldr	r3, [pc, #296]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00b      	beq.n	8003f82 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f6a:	4b47      	ldr	r3, [pc, #284]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f72:	2b0c      	cmp	r3, #12
 8003f74:	d11c      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f76:	4b44      	ldr	r3, [pc, #272]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d116      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f82:	4b41      	ldr	r3, [pc, #260]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0302 	and.w	r3, r3, #2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <HAL_RCC_OscConfig+0x186>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d001      	beq.n	8003f9a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	e1d3      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f9a:	4b3b      	ldr	r3, [pc, #236]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	4937      	ldr	r1, [pc, #220]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fae:	e03a      	b.n	8004026 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d020      	beq.n	8003ffa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb8:	4b34      	ldr	r3, [pc, #208]	; (800408c <HAL_RCC_OscConfig+0x278>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fbe:	f7fe f885 	bl	80020cc <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fc6:	f7fe f881 	bl	80020cc <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b02      	cmp	r3, #2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e1b4      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd8:	4b2b      	ldr	r3, [pc, #172]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d0f0      	beq.n	8003fc6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe4:	4b28      	ldr	r3, [pc, #160]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	00db      	lsls	r3, r3, #3
 8003ff2:	4925      	ldr	r1, [pc, #148]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	600b      	str	r3, [r1, #0]
 8003ff8:	e015      	b.n	8004026 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffa:	4b24      	ldr	r3, [pc, #144]	; (800408c <HAL_RCC_OscConfig+0x278>)
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004000:	f7fe f864 	bl	80020cc <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004008:	f7fe f860 	bl	80020cc <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e193      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800401a:	4b1b      	ldr	r3, [pc, #108]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0308 	and.w	r3, r3, #8
 800402e:	2b00      	cmp	r3, #0
 8004030:	d036      	beq.n	80040a0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d016      	beq.n	8004068 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800403a:	4b15      	ldr	r3, [pc, #84]	; (8004090 <HAL_RCC_OscConfig+0x27c>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004040:	f7fe f844 	bl	80020cc <HAL_GetTick>
 8004044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004046:	e008      	b.n	800405a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004048:	f7fe f840 	bl	80020cc <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b02      	cmp	r3, #2
 8004054:	d901      	bls.n	800405a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e173      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800405a:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <HAL_RCC_OscConfig+0x274>)
 800405c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0f0      	beq.n	8004048 <HAL_RCC_OscConfig+0x234>
 8004066:	e01b      	b.n	80040a0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004068:	4b09      	ldr	r3, [pc, #36]	; (8004090 <HAL_RCC_OscConfig+0x27c>)
 800406a:	2200      	movs	r2, #0
 800406c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406e:	f7fe f82d 	bl	80020cc <HAL_GetTick>
 8004072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004074:	e00e      	b.n	8004094 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004076:	f7fe f829 	bl	80020cc <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b02      	cmp	r3, #2
 8004082:	d907      	bls.n	8004094 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e15c      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
 8004088:	40023800 	.word	0x40023800
 800408c:	42470000 	.word	0x42470000
 8004090:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004094:	4b8a      	ldr	r3, [pc, #552]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1ea      	bne.n	8004076 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0304 	and.w	r3, r3, #4
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 8097 	beq.w	80041dc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ae:	2300      	movs	r3, #0
 80040b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040b2:	4b83      	ldr	r3, [pc, #524]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80040b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d10f      	bne.n	80040de <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040be:	2300      	movs	r3, #0
 80040c0:	60bb      	str	r3, [r7, #8]
 80040c2:	4b7f      	ldr	r3, [pc, #508]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c6:	4a7e      	ldr	r2, [pc, #504]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80040c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040cc:	6413      	str	r3, [r2, #64]	; 0x40
 80040ce:	4b7c      	ldr	r3, [pc, #496]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80040d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d6:	60bb      	str	r3, [r7, #8]
 80040d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040da:	2301      	movs	r3, #1
 80040dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040de:	4b79      	ldr	r3, [pc, #484]	; (80042c4 <HAL_RCC_OscConfig+0x4b0>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d118      	bne.n	800411c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040ea:	4b76      	ldr	r3, [pc, #472]	; (80042c4 <HAL_RCC_OscConfig+0x4b0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a75      	ldr	r2, [pc, #468]	; (80042c4 <HAL_RCC_OscConfig+0x4b0>)
 80040f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f6:	f7fd ffe9 	bl	80020cc <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040fe:	f7fd ffe5 	bl	80020cc <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e118      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004110:	4b6c      	ldr	r3, [pc, #432]	; (80042c4 <HAL_RCC_OscConfig+0x4b0>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004118:	2b00      	cmp	r3, #0
 800411a:	d0f0      	beq.n	80040fe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d106      	bne.n	8004132 <HAL_RCC_OscConfig+0x31e>
 8004124:	4b66      	ldr	r3, [pc, #408]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004128:	4a65      	ldr	r2, [pc, #404]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	6713      	str	r3, [r2, #112]	; 0x70
 8004130:	e01c      	b.n	800416c <HAL_RCC_OscConfig+0x358>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	2b05      	cmp	r3, #5
 8004138:	d10c      	bne.n	8004154 <HAL_RCC_OscConfig+0x340>
 800413a:	4b61      	ldr	r3, [pc, #388]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413e:	4a60      	ldr	r2, [pc, #384]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004140:	f043 0304 	orr.w	r3, r3, #4
 8004144:	6713      	str	r3, [r2, #112]	; 0x70
 8004146:	4b5e      	ldr	r3, [pc, #376]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800414a:	4a5d      	ldr	r2, [pc, #372]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 800414c:	f043 0301 	orr.w	r3, r3, #1
 8004150:	6713      	str	r3, [r2, #112]	; 0x70
 8004152:	e00b      	b.n	800416c <HAL_RCC_OscConfig+0x358>
 8004154:	4b5a      	ldr	r3, [pc, #360]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004158:	4a59      	ldr	r2, [pc, #356]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 800415a:	f023 0301 	bic.w	r3, r3, #1
 800415e:	6713      	str	r3, [r2, #112]	; 0x70
 8004160:	4b57      	ldr	r3, [pc, #348]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004164:	4a56      	ldr	r2, [pc, #344]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004166:	f023 0304 	bic.w	r3, r3, #4
 800416a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d015      	beq.n	80041a0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004174:	f7fd ffaa 	bl	80020cc <HAL_GetTick>
 8004178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800417a:	e00a      	b.n	8004192 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800417c:	f7fd ffa6 	bl	80020cc <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	f241 3288 	movw	r2, #5000	; 0x1388
 800418a:	4293      	cmp	r3, r2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e0d7      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004192:	4b4b      	ldr	r3, [pc, #300]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0ee      	beq.n	800417c <HAL_RCC_OscConfig+0x368>
 800419e:	e014      	b.n	80041ca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a0:	f7fd ff94 	bl	80020cc <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041a6:	e00a      	b.n	80041be <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041a8:	f7fd ff90 	bl	80020cc <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e0c1      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041be:	4b40      	ldr	r3, [pc, #256]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80041c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c2:	f003 0302 	and.w	r3, r3, #2
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1ee      	bne.n	80041a8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d105      	bne.n	80041dc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041d0:	4b3b      	ldr	r3, [pc, #236]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80041d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d4:	4a3a      	ldr	r2, [pc, #232]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80041d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 80ad 	beq.w	8004340 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041e6:	4b36      	ldr	r3, [pc, #216]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
 80041ee:	2b08      	cmp	r3, #8
 80041f0:	d060      	beq.n	80042b4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d145      	bne.n	8004286 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041fa:	4b33      	ldr	r3, [pc, #204]	; (80042c8 <HAL_RCC_OscConfig+0x4b4>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004200:	f7fd ff64 	bl	80020cc <HAL_GetTick>
 8004204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004206:	e008      	b.n	800421a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004208:	f7fd ff60 	bl	80020cc <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	2b02      	cmp	r3, #2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e093      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800421a:	4b29      	ldr	r3, [pc, #164]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1f0      	bne.n	8004208 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	69da      	ldr	r2, [r3, #28]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	431a      	orrs	r2, r3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004234:	019b      	lsls	r3, r3, #6
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423c:	085b      	lsrs	r3, r3, #1
 800423e:	3b01      	subs	r3, #1
 8004240:	041b      	lsls	r3, r3, #16
 8004242:	431a      	orrs	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004248:	061b      	lsls	r3, r3, #24
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004250:	071b      	lsls	r3, r3, #28
 8004252:	491b      	ldr	r1, [pc, #108]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 8004254:	4313      	orrs	r3, r2
 8004256:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004258:	4b1b      	ldr	r3, [pc, #108]	; (80042c8 <HAL_RCC_OscConfig+0x4b4>)
 800425a:	2201      	movs	r2, #1
 800425c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800425e:	f7fd ff35 	bl	80020cc <HAL_GetTick>
 8004262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004264:	e008      	b.n	8004278 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004266:	f7fd ff31 	bl	80020cc <HAL_GetTick>
 800426a:	4602      	mov	r2, r0
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	1ad3      	subs	r3, r2, r3
 8004270:	2b02      	cmp	r3, #2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e064      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004278:	4b11      	ldr	r3, [pc, #68]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d0f0      	beq.n	8004266 <HAL_RCC_OscConfig+0x452>
 8004284:	e05c      	b.n	8004340 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004286:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <HAL_RCC_OscConfig+0x4b4>)
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428c:	f7fd ff1e 	bl	80020cc <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004294:	f7fd ff1a 	bl	80020cc <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e04d      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042a6:	4b06      	ldr	r3, [pc, #24]	; (80042c0 <HAL_RCC_OscConfig+0x4ac>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f0      	bne.n	8004294 <HAL_RCC_OscConfig+0x480>
 80042b2:	e045      	b.n	8004340 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d107      	bne.n	80042cc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e040      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
 80042c0:	40023800 	.word	0x40023800
 80042c4:	40007000 	.word	0x40007000
 80042c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042cc:	4b1f      	ldr	r3, [pc, #124]	; (800434c <HAL_RCC_OscConfig+0x538>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d030      	beq.n	800433c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d129      	bne.n	800433c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d122      	bne.n	800433c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042f6:	68fa      	ldr	r2, [r7, #12]
 80042f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042fc:	4013      	ands	r3, r2
 80042fe:	687a      	ldr	r2, [r7, #4]
 8004300:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004302:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004304:	4293      	cmp	r3, r2
 8004306:	d119      	bne.n	800433c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004312:	085b      	lsrs	r3, r3, #1
 8004314:	3b01      	subs	r3, #1
 8004316:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004318:	429a      	cmp	r2, r3
 800431a:	d10f      	bne.n	800433c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004326:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004328:	429a      	cmp	r2, r3
 800432a:	d107      	bne.n	800433c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004336:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3718      	adds	r7, #24
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	40023800 	.word	0x40023800

08004350 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e041      	b.n	80043e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d106      	bne.n	800437c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f7fd fb7e 	bl	8001a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	3304      	adds	r3, #4
 800438c:	4619      	mov	r1, r3
 800438e:	4610      	mov	r0, r2
 8004390:	f000 fc7a 	bl	8004c88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
	...

080043f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b01      	cmp	r3, #1
 8004402:	d001      	beq.n	8004408 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e04e      	b.n	80044a6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2202      	movs	r2, #2
 800440c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a23      	ldr	r2, [pc, #140]	; (80044b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d022      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004432:	d01d      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a1f      	ldr	r2, [pc, #124]	; (80044b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d018      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a1e      	ldr	r2, [pc, #120]	; (80044bc <HAL_TIM_Base_Start_IT+0xcc>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d013      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	4a1c      	ldr	r2, [pc, #112]	; (80044c0 <HAL_TIM_Base_Start_IT+0xd0>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d00e      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a1b      	ldr	r2, [pc, #108]	; (80044c4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d009      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a19      	ldr	r2, [pc, #100]	; (80044c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d004      	beq.n	8004470 <HAL_TIM_Base_Start_IT+0x80>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a18      	ldr	r2, [pc, #96]	; (80044cc <HAL_TIM_Base_Start_IT+0xdc>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d111      	bne.n	8004494 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 0307 	and.w	r3, r3, #7
 800447a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2b06      	cmp	r3, #6
 8004480:	d010      	beq.n	80044a4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f042 0201 	orr.w	r2, r2, #1
 8004490:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004492:	e007      	b.n	80044a4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f042 0201 	orr.w	r2, r2, #1
 80044a2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40010000 	.word	0x40010000
 80044b8:	40000400 	.word	0x40000400
 80044bc:	40000800 	.word	0x40000800
 80044c0:	40000c00 	.word	0x40000c00
 80044c4:	40010400 	.word	0x40010400
 80044c8:	40014000 	.word	0x40014000
 80044cc:	40001800 	.word	0x40001800

080044d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d101      	bne.n	80044e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e041      	b.n	8004566 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d106      	bne.n	80044fc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2200      	movs	r2, #0
 80044f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f839 	bl	800456e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	3304      	adds	r3, #4
 800450c:	4619      	mov	r1, r3
 800450e:	4610      	mov	r0, r2
 8004510:	f000 fbba 	bl	8004c88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004576:	bf00      	nop
 8004578:	370c      	adds	r7, #12
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
	...

08004584 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d109      	bne.n	80045a8 <HAL_TIM_PWM_Start+0x24>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800459a:	b2db      	uxtb	r3, r3
 800459c:	2b01      	cmp	r3, #1
 800459e:	bf14      	ite	ne
 80045a0:	2301      	movne	r3, #1
 80045a2:	2300      	moveq	r3, #0
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	e022      	b.n	80045ee <HAL_TIM_PWM_Start+0x6a>
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2b04      	cmp	r3, #4
 80045ac:	d109      	bne.n	80045c2 <HAL_TIM_PWM_Start+0x3e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	bf14      	ite	ne
 80045ba:	2301      	movne	r3, #1
 80045bc:	2300      	moveq	r3, #0
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	e015      	b.n	80045ee <HAL_TIM_PWM_Start+0x6a>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d109      	bne.n	80045dc <HAL_TIM_PWM_Start+0x58>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	bf14      	ite	ne
 80045d4:	2301      	movne	r3, #1
 80045d6:	2300      	moveq	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	e008      	b.n	80045ee <HAL_TIM_PWM_Start+0x6a>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	bf14      	ite	ne
 80045e8:	2301      	movne	r3, #1
 80045ea:	2300      	moveq	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e07c      	b.n	80046f0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d104      	bne.n	8004606 <HAL_TIM_PWM_Start+0x82>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2202      	movs	r2, #2
 8004600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004604:	e013      	b.n	800462e <HAL_TIM_PWM_Start+0xaa>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b04      	cmp	r3, #4
 800460a:	d104      	bne.n	8004616 <HAL_TIM_PWM_Start+0x92>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2202      	movs	r2, #2
 8004610:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004614:	e00b      	b.n	800462e <HAL_TIM_PWM_Start+0xaa>
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	2b08      	cmp	r3, #8
 800461a:	d104      	bne.n	8004626 <HAL_TIM_PWM_Start+0xa2>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004624:	e003      	b.n	800462e <HAL_TIM_PWM_Start+0xaa>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2202      	movs	r2, #2
 800462a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	2201      	movs	r2, #1
 8004634:	6839      	ldr	r1, [r7, #0]
 8004636:	4618      	mov	r0, r3
 8004638:	f000 fe10 	bl	800525c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a2d      	ldr	r2, [pc, #180]	; (80046f8 <HAL_TIM_PWM_Start+0x174>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d004      	beq.n	8004650 <HAL_TIM_PWM_Start+0xcc>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a2c      	ldr	r2, [pc, #176]	; (80046fc <HAL_TIM_PWM_Start+0x178>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_TIM_PWM_Start+0xd0>
 8004650:	2301      	movs	r3, #1
 8004652:	e000      	b.n	8004656 <HAL_TIM_PWM_Start+0xd2>
 8004654:	2300      	movs	r3, #0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d007      	beq.n	800466a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004668:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a22      	ldr	r2, [pc, #136]	; (80046f8 <HAL_TIM_PWM_Start+0x174>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d022      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800467c:	d01d      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a1f      	ldr	r2, [pc, #124]	; (8004700 <HAL_TIM_PWM_Start+0x17c>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d018      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a1d      	ldr	r2, [pc, #116]	; (8004704 <HAL_TIM_PWM_Start+0x180>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d013      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a1c      	ldr	r2, [pc, #112]	; (8004708 <HAL_TIM_PWM_Start+0x184>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d00e      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4a16      	ldr	r2, [pc, #88]	; (80046fc <HAL_TIM_PWM_Start+0x178>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d009      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a18      	ldr	r2, [pc, #96]	; (800470c <HAL_TIM_PWM_Start+0x188>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d004      	beq.n	80046ba <HAL_TIM_PWM_Start+0x136>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a16      	ldr	r2, [pc, #88]	; (8004710 <HAL_TIM_PWM_Start+0x18c>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d111      	bne.n	80046de <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	689b      	ldr	r3, [r3, #8]
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2b06      	cmp	r3, #6
 80046ca:	d010      	beq.n	80046ee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f042 0201 	orr.w	r2, r2, #1
 80046da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046dc:	e007      	b.n	80046ee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f042 0201 	orr.w	r2, r2, #1
 80046ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}
 80046f8:	40010000 	.word	0x40010000
 80046fc:	40010400 	.word	0x40010400
 8004700:	40000400 	.word	0x40000400
 8004704:	40000800 	.word	0x40000800
 8004708:	40000c00 	.word	0x40000c00
 800470c:	40014000 	.word	0x40014000
 8004710:	40001800 	.word	0x40001800

08004714 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	691b      	ldr	r3, [r3, #16]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b02      	cmp	r3, #2
 8004728:	d122      	bne.n	8004770 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	2b02      	cmp	r3, #2
 8004736:	d11b      	bne.n	8004770 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f06f 0202 	mvn.w	r2, #2
 8004740:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	f003 0303 	and.w	r3, r3, #3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f000 fa77 	bl	8004c4a <HAL_TIM_IC_CaptureCallback>
 800475c:	e005      	b.n	800476a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 fa69 	bl	8004c36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 fa7a 	bl	8004c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	f003 0304 	and.w	r3, r3, #4
 800477a:	2b04      	cmp	r3, #4
 800477c:	d122      	bne.n	80047c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b04      	cmp	r3, #4
 800478a:	d11b      	bne.n	80047c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f06f 0204 	mvn.w	r2, #4
 8004794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2202      	movs	r2, #2
 800479a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 fa4d 	bl	8004c4a <HAL_TIM_IC_CaptureCallback>
 80047b0:	e005      	b.n	80047be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 fa3f 	bl	8004c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fa50 	bl	8004c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	691b      	ldr	r3, [r3, #16]
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	d122      	bne.n	8004818 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f003 0308 	and.w	r3, r3, #8
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d11b      	bne.n	8004818 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f06f 0208 	mvn.w	r2, #8
 80047e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2204      	movs	r2, #4
 80047ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d003      	beq.n	8004806 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 fa23 	bl	8004c4a <HAL_TIM_IC_CaptureCallback>
 8004804:	e005      	b.n	8004812 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 fa15 	bl	8004c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 fa26 	bl	8004c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	f003 0310 	and.w	r3, r3, #16
 8004822:	2b10      	cmp	r3, #16
 8004824:	d122      	bne.n	800486c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	2b10      	cmp	r3, #16
 8004832:	d11b      	bne.n	800486c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f06f 0210 	mvn.w	r2, #16
 800483c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2208      	movs	r2, #8
 8004842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800484e:	2b00      	cmp	r3, #0
 8004850:	d003      	beq.n	800485a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f9f9 	bl	8004c4a <HAL_TIM_IC_CaptureCallback>
 8004858:	e005      	b.n	8004866 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f9eb 	bl	8004c36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 f9fc 	bl	8004c5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b01      	cmp	r3, #1
 8004878:	d10e      	bne.n	8004898 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b01      	cmp	r3, #1
 8004886:	d107      	bne.n	8004898 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f06f 0201 	mvn.w	r2, #1
 8004890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f7fc fc1c 	bl	80010d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048a2:	2b80      	cmp	r3, #128	; 0x80
 80048a4:	d10e      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b0:	2b80      	cmp	r3, #128	; 0x80
 80048b2:	d107      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80048bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 fdca 	bl	8005458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048ce:	2b40      	cmp	r3, #64	; 0x40
 80048d0:	d10e      	bne.n	80048f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048dc:	2b40      	cmp	r3, #64	; 0x40
 80048de:	d107      	bne.n	80048f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f9c1 	bl	8004c72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	f003 0320 	and.w	r3, r3, #32
 80048fa:	2b20      	cmp	r3, #32
 80048fc:	d10e      	bne.n	800491c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	f003 0320 	and.w	r3, r3, #32
 8004908:	2b20      	cmp	r3, #32
 800490a:	d107      	bne.n	800491c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f06f 0220 	mvn.w	r2, #32
 8004914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 fd94 	bl	8005444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800491c:	bf00      	nop
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b086      	sub	sp, #24
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004930:	2300      	movs	r3, #0
 8004932:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800493a:	2b01      	cmp	r3, #1
 800493c:	d101      	bne.n	8004942 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800493e:	2302      	movs	r3, #2
 8004940:	e0ae      	b.n	8004aa0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2b0c      	cmp	r3, #12
 800494e:	f200 809f 	bhi.w	8004a90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004952:	a201      	add	r2, pc, #4	; (adr r2, 8004958 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004958:	0800498d 	.word	0x0800498d
 800495c:	08004a91 	.word	0x08004a91
 8004960:	08004a91 	.word	0x08004a91
 8004964:	08004a91 	.word	0x08004a91
 8004968:	080049cd 	.word	0x080049cd
 800496c:	08004a91 	.word	0x08004a91
 8004970:	08004a91 	.word	0x08004a91
 8004974:	08004a91 	.word	0x08004a91
 8004978:	08004a0f 	.word	0x08004a0f
 800497c:	08004a91 	.word	0x08004a91
 8004980:	08004a91 	.word	0x08004a91
 8004984:	08004a91 	.word	0x08004a91
 8004988:	08004a4f 	.word	0x08004a4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68b9      	ldr	r1, [r7, #8]
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fa18 	bl	8004dc8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	699a      	ldr	r2, [r3, #24]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0208 	orr.w	r2, r2, #8
 80049a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	699a      	ldr	r2, [r3, #24]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f022 0204 	bic.w	r2, r2, #4
 80049b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6999      	ldr	r1, [r3, #24]
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	691a      	ldr	r2, [r3, #16]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	619a      	str	r2, [r3, #24]
      break;
 80049ca:	e064      	b.n	8004a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68b9      	ldr	r1, [r7, #8]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 fa68 	bl	8004ea8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	699a      	ldr	r2, [r3, #24]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	699a      	ldr	r2, [r3, #24]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6999      	ldr	r1, [r3, #24]
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	691b      	ldr	r3, [r3, #16]
 8004a02:	021a      	lsls	r2, r3, #8
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	619a      	str	r2, [r3, #24]
      break;
 8004a0c:	e043      	b.n	8004a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68b9      	ldr	r1, [r7, #8]
 8004a14:	4618      	mov	r0, r3
 8004a16:	f000 fabd 	bl	8004f94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	69da      	ldr	r2, [r3, #28]
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f042 0208 	orr.w	r2, r2, #8
 8004a28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	69da      	ldr	r2, [r3, #28]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0204 	bic.w	r2, r2, #4
 8004a38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	69d9      	ldr	r1, [r3, #28]
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	691a      	ldr	r2, [r3, #16]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	61da      	str	r2, [r3, #28]
      break;
 8004a4c:	e023      	b.n	8004a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	68b9      	ldr	r1, [r7, #8]
 8004a54:	4618      	mov	r0, r3
 8004a56:	f000 fb11 	bl	800507c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	69da      	ldr	r2, [r3, #28]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	69da      	ldr	r2, [r3, #28]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	69d9      	ldr	r1, [r3, #28]
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	021a      	lsls	r2, r3, #8
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	61da      	str	r2, [r3, #28]
      break;
 8004a8e:	e002      	b.n	8004a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	75fb      	strb	r3, [r7, #23]
      break;
 8004a94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
 8004ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d101      	bne.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1c>
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e0b4      	b.n	8004c2e <HAL_TIM_ConfigClockSource+0x186>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2202      	movs	r2, #2
 8004ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ae2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68ba      	ldr	r2, [r7, #8]
 8004af2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004afc:	d03e      	beq.n	8004b7c <HAL_TIM_ConfigClockSource+0xd4>
 8004afe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b02:	f200 8087 	bhi.w	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b0a:	f000 8086 	beq.w	8004c1a <HAL_TIM_ConfigClockSource+0x172>
 8004b0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b12:	d87f      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b14:	2b70      	cmp	r3, #112	; 0x70
 8004b16:	d01a      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0xa6>
 8004b18:	2b70      	cmp	r3, #112	; 0x70
 8004b1a:	d87b      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b1c:	2b60      	cmp	r3, #96	; 0x60
 8004b1e:	d050      	beq.n	8004bc2 <HAL_TIM_ConfigClockSource+0x11a>
 8004b20:	2b60      	cmp	r3, #96	; 0x60
 8004b22:	d877      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b24:	2b50      	cmp	r3, #80	; 0x50
 8004b26:	d03c      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0xfa>
 8004b28:	2b50      	cmp	r3, #80	; 0x50
 8004b2a:	d873      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b2c:	2b40      	cmp	r3, #64	; 0x40
 8004b2e:	d058      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x13a>
 8004b30:	2b40      	cmp	r3, #64	; 0x40
 8004b32:	d86f      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b34:	2b30      	cmp	r3, #48	; 0x30
 8004b36:	d064      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0x15a>
 8004b38:	2b30      	cmp	r3, #48	; 0x30
 8004b3a:	d86b      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b3c:	2b20      	cmp	r3, #32
 8004b3e:	d060      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0x15a>
 8004b40:	2b20      	cmp	r3, #32
 8004b42:	d867      	bhi.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d05c      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0x15a>
 8004b48:	2b10      	cmp	r3, #16
 8004b4a:	d05a      	beq.n	8004c02 <HAL_TIM_ConfigClockSource+0x15a>
 8004b4c:	e062      	b.n	8004c14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6899      	ldr	r1, [r3, #8]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685a      	ldr	r2, [r3, #4]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	f000 fb5d 	bl	800521c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	609a      	str	r2, [r3, #8]
      break;
 8004b7a:	e04f      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6818      	ldr	r0, [r3, #0]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	6899      	ldr	r1, [r3, #8]
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	685a      	ldr	r2, [r3, #4]
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f000 fb46 	bl	800521c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689a      	ldr	r2, [r3, #8]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b9e:	609a      	str	r2, [r3, #8]
      break;
 8004ba0:	e03c      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	6859      	ldr	r1, [r3, #4]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	f000 faba 	bl	8005128 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2150      	movs	r1, #80	; 0x50
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 fb13 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004bc0:	e02c      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6859      	ldr	r1, [r3, #4]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f000 fad9 	bl	8005186 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2160      	movs	r1, #96	; 0x60
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 fb03 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004be0:	e01c      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6818      	ldr	r0, [r3, #0]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	6859      	ldr	r1, [r3, #4]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	461a      	mov	r2, r3
 8004bf0:	f000 fa9a 	bl	8005128 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	2140      	movs	r1, #64	; 0x40
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 faf3 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004c00:	e00c      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	f000 faea 	bl	80051e6 <TIM_ITRx_SetConfig>
      break;
 8004c12:	e003      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
      break;
 8004c18:	e000      	b.n	8004c1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b083      	sub	sp, #12
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c3e:	bf00      	nop
 8004c40:	370c      	adds	r7, #12
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr

08004c4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c66:	bf00      	nop
 8004c68:	370c      	adds	r7, #12
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c70:	4770      	bx	lr

08004c72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b083      	sub	sp, #12
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
	...

08004c88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b085      	sub	sp, #20
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
 8004c90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	4a40      	ldr	r2, [pc, #256]	; (8004d9c <TIM_Base_SetConfig+0x114>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d013      	beq.n	8004cc8 <TIM_Base_SetConfig+0x40>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ca6:	d00f      	beq.n	8004cc8 <TIM_Base_SetConfig+0x40>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	4a3d      	ldr	r2, [pc, #244]	; (8004da0 <TIM_Base_SetConfig+0x118>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d00b      	beq.n	8004cc8 <TIM_Base_SetConfig+0x40>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	4a3c      	ldr	r2, [pc, #240]	; (8004da4 <TIM_Base_SetConfig+0x11c>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d007      	beq.n	8004cc8 <TIM_Base_SetConfig+0x40>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	4a3b      	ldr	r2, [pc, #236]	; (8004da8 <TIM_Base_SetConfig+0x120>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d003      	beq.n	8004cc8 <TIM_Base_SetConfig+0x40>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a3a      	ldr	r2, [pc, #232]	; (8004dac <TIM_Base_SetConfig+0x124>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d108      	bne.n	8004cda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4a2f      	ldr	r2, [pc, #188]	; (8004d9c <TIM_Base_SetConfig+0x114>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d02b      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ce8:	d027      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	4a2c      	ldr	r2, [pc, #176]	; (8004da0 <TIM_Base_SetConfig+0x118>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d023      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	4a2b      	ldr	r2, [pc, #172]	; (8004da4 <TIM_Base_SetConfig+0x11c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d01f      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a2a      	ldr	r2, [pc, #168]	; (8004da8 <TIM_Base_SetConfig+0x120>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d01b      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a29      	ldr	r2, [pc, #164]	; (8004dac <TIM_Base_SetConfig+0x124>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d017      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a28      	ldr	r2, [pc, #160]	; (8004db0 <TIM_Base_SetConfig+0x128>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d013      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a27      	ldr	r2, [pc, #156]	; (8004db4 <TIM_Base_SetConfig+0x12c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d00f      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a26      	ldr	r2, [pc, #152]	; (8004db8 <TIM_Base_SetConfig+0x130>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00b      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a25      	ldr	r2, [pc, #148]	; (8004dbc <TIM_Base_SetConfig+0x134>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d007      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a24      	ldr	r2, [pc, #144]	; (8004dc0 <TIM_Base_SetConfig+0x138>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d003      	beq.n	8004d3a <TIM_Base_SetConfig+0xb2>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a23      	ldr	r2, [pc, #140]	; (8004dc4 <TIM_Base_SetConfig+0x13c>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d108      	bne.n	8004d4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	695b      	ldr	r3, [r3, #20]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a0a      	ldr	r2, [pc, #40]	; (8004d9c <TIM_Base_SetConfig+0x114>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d003      	beq.n	8004d80 <TIM_Base_SetConfig+0xf8>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a0c      	ldr	r2, [pc, #48]	; (8004dac <TIM_Base_SetConfig+0x124>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d103      	bne.n	8004d88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	615a      	str	r2, [r3, #20]
}
 8004d8e:	bf00      	nop
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40010000 	.word	0x40010000
 8004da0:	40000400 	.word	0x40000400
 8004da4:	40000800 	.word	0x40000800
 8004da8:	40000c00 	.word	0x40000c00
 8004dac:	40010400 	.word	0x40010400
 8004db0:	40014000 	.word	0x40014000
 8004db4:	40014400 	.word	0x40014400
 8004db8:	40014800 	.word	0x40014800
 8004dbc:	40001800 	.word	0x40001800
 8004dc0:	40001c00 	.word	0x40001c00
 8004dc4:	40002000 	.word	0x40002000

08004dc8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
 8004dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a1b      	ldr	r3, [r3, #32]
 8004dd6:	f023 0201 	bic.w	r2, r3, #1
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a1b      	ldr	r3, [r3, #32]
 8004de2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004df6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	f023 0303 	bic.w	r3, r3, #3
 8004dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68fa      	ldr	r2, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f023 0302 	bic.w	r3, r3, #2
 8004e10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a20      	ldr	r2, [pc, #128]	; (8004ea0 <TIM_OC1_SetConfig+0xd8>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d003      	beq.n	8004e2c <TIM_OC1_SetConfig+0x64>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	4a1f      	ldr	r2, [pc, #124]	; (8004ea4 <TIM_OC1_SetConfig+0xdc>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d10c      	bne.n	8004e46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	f023 0308 	bic.w	r3, r3, #8
 8004e32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f023 0304 	bic.w	r3, r3, #4
 8004e44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a15      	ldr	r2, [pc, #84]	; (8004ea0 <TIM_OC1_SetConfig+0xd8>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d003      	beq.n	8004e56 <TIM_OC1_SetConfig+0x8e>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a14      	ldr	r2, [pc, #80]	; (8004ea4 <TIM_OC1_SetConfig+0xdc>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d111      	bne.n	8004e7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	695b      	ldr	r3, [r3, #20]
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	4313      	orrs	r3, r2
 8004e78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68fa      	ldr	r2, [r7, #12]
 8004e84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685a      	ldr	r2, [r3, #4]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	621a      	str	r2, [r3, #32]
}
 8004e94:	bf00      	nop
 8004e96:	371c      	adds	r7, #28
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr
 8004ea0:	40010000 	.word	0x40010000
 8004ea4:	40010400 	.word	0x40010400

08004ea8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	f023 0210 	bic.w	r2, r3, #16
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	021b      	lsls	r3, r3, #8
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f023 0320 	bic.w	r3, r3, #32
 8004ef2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	011b      	lsls	r3, r3, #4
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	4a22      	ldr	r2, [pc, #136]	; (8004f8c <TIM_OC2_SetConfig+0xe4>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d003      	beq.n	8004f10 <TIM_OC2_SetConfig+0x68>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	4a21      	ldr	r2, [pc, #132]	; (8004f90 <TIM_OC2_SetConfig+0xe8>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d10d      	bne.n	8004f2c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f16:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f2a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a17      	ldr	r2, [pc, #92]	; (8004f8c <TIM_OC2_SetConfig+0xe4>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d003      	beq.n	8004f3c <TIM_OC2_SetConfig+0x94>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a16      	ldr	r2, [pc, #88]	; (8004f90 <TIM_OC2_SetConfig+0xe8>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d113      	bne.n	8004f64 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f42:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f44:	693b      	ldr	r3, [r7, #16]
 8004f46:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f4a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	009b      	lsls	r3, r3, #2
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	4313      	orrs	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	4313      	orrs	r3, r2
 8004f62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685a      	ldr	r2, [r3, #4]
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	697a      	ldr	r2, [r7, #20]
 8004f7c:	621a      	str	r2, [r3, #32]
}
 8004f7e:	bf00      	nop
 8004f80:	371c      	adds	r7, #28
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
 8004f8a:	bf00      	nop
 8004f8c:	40010000 	.word	0x40010000
 8004f90:	40010400 	.word	0x40010400

08004f94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a1b      	ldr	r3, [r3, #32]
 8004fae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	69db      	ldr	r3, [r3, #28]
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f023 0303 	bic.w	r3, r3, #3
 8004fca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fdc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	021b      	lsls	r3, r3, #8
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4a21      	ldr	r2, [pc, #132]	; (8005074 <TIM_OC3_SetConfig+0xe0>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d003      	beq.n	8004ffa <TIM_OC3_SetConfig+0x66>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	4a20      	ldr	r2, [pc, #128]	; (8005078 <TIM_OC3_SetConfig+0xe4>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d10d      	bne.n	8005016 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005000:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	68db      	ldr	r3, [r3, #12]
 8005006:	021b      	lsls	r3, r3, #8
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005014:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4a16      	ldr	r2, [pc, #88]	; (8005074 <TIM_OC3_SetConfig+0xe0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d003      	beq.n	8005026 <TIM_OC3_SetConfig+0x92>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	4a15      	ldr	r2, [pc, #84]	; (8005078 <TIM_OC3_SetConfig+0xe4>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d113      	bne.n	800504e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800502c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	011b      	lsls	r3, r3, #4
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	4313      	orrs	r3, r2
 8005040:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	4313      	orrs	r3, r2
 800504c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685a      	ldr	r2, [r3, #4]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	621a      	str	r2, [r3, #32]
}
 8005068:	bf00      	nop
 800506a:	371c      	adds	r7, #28
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	40010000 	.word	0x40010000
 8005078:	40010400 	.word	0x40010400

0800507c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a1b      	ldr	r3, [r3, #32]
 8005096:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	021b      	lsls	r3, r3, #8
 80050ba:	68fa      	ldr	r2, [r7, #12]
 80050bc:	4313      	orrs	r3, r2
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	031b      	lsls	r3, r3, #12
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a12      	ldr	r2, [pc, #72]	; (8005120 <TIM_OC4_SetConfig+0xa4>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d003      	beq.n	80050e4 <TIM_OC4_SetConfig+0x68>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a11      	ldr	r2, [pc, #68]	; (8005124 <TIM_OC4_SetConfig+0xa8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d109      	bne.n	80050f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	695b      	ldr	r3, [r3, #20]
 80050f0:	019b      	lsls	r3, r3, #6
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	621a      	str	r2, [r3, #32]
}
 8005112:	bf00      	nop
 8005114:	371c      	adds	r7, #28
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	40010000 	.word	0x40010000
 8005124:	40010400 	.word	0x40010400

08005128 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005128:	b480      	push	{r7}
 800512a:	b087      	sub	sp, #28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6a1b      	ldr	r3, [r3, #32]
 800513e:	f023 0201 	bic.w	r2, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	699b      	ldr	r3, [r3, #24]
 800514a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005152:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f023 030a 	bic.w	r3, r3, #10
 8005164:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005186:	b480      	push	{r7}
 8005188:	b087      	sub	sp, #28
 800518a:	af00      	add	r7, sp, #0
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a1b      	ldr	r3, [r3, #32]
 8005196:	f023 0210 	bic.w	r2, r3, #16
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	699b      	ldr	r3, [r3, #24]
 80051a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a1b      	ldr	r3, [r3, #32]
 80051a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80051b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	031b      	lsls	r3, r3, #12
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80051c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	011b      	lsls	r3, r3, #4
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	bf00      	nop
 80051dc:	371c      	adds	r7, #28
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b085      	sub	sp, #20
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80051fe:	683a      	ldr	r2, [r7, #0]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	4313      	orrs	r3, r2
 8005204:	f043 0307 	orr.w	r3, r3, #7
 8005208:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	609a      	str	r2, [r3, #8]
}
 8005210:	bf00      	nop
 8005212:	3714      	adds	r7, #20
 8005214:	46bd      	mov	sp, r7
 8005216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521a:	4770      	bx	lr

0800521c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800521c:	b480      	push	{r7}
 800521e:	b087      	sub	sp, #28
 8005220:	af00      	add	r7, sp, #0
 8005222:	60f8      	str	r0, [r7, #12]
 8005224:	60b9      	str	r1, [r7, #8]
 8005226:	607a      	str	r2, [r7, #4]
 8005228:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005236:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	021a      	lsls	r2, r3, #8
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	431a      	orrs	r2, r3
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	4313      	orrs	r3, r2
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	609a      	str	r2, [r3, #8]
}
 8005250:	bf00      	nop
 8005252:	371c      	adds	r7, #28
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800525c:	b480      	push	{r7}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	f003 031f 	and.w	r3, r3, #31
 800526e:	2201      	movs	r2, #1
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6a1a      	ldr	r2, [r3, #32]
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	43db      	mvns	r3, r3
 800527e:	401a      	ands	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6a1a      	ldr	r2, [r3, #32]
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f003 031f 	and.w	r3, r3, #31
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	fa01 f303 	lsl.w	r3, r1, r3
 8005294:	431a      	orrs	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	621a      	str	r2, [r3, #32]
}
 800529a:	bf00      	nop
 800529c:	371c      	adds	r7, #28
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
	...

080052a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
 80052b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d101      	bne.n	80052c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052bc:	2302      	movs	r3, #2
 80052be:	e05a      	b.n	8005376 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a21      	ldr	r2, [pc, #132]	; (8005384 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d022      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800530c:	d01d      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a1d      	ldr	r2, [pc, #116]	; (8005388 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d018      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a1b      	ldr	r2, [pc, #108]	; (800538c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d013      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a1a      	ldr	r2, [pc, #104]	; (8005390 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d00e      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a18      	ldr	r2, [pc, #96]	; (8005394 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d009      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a17      	ldr	r2, [pc, #92]	; (8005398 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d004      	beq.n	800534a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a15      	ldr	r2, [pc, #84]	; (800539c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d10c      	bne.n	8005364 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005350:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	68ba      	ldr	r2, [r7, #8]
 8005358:	4313      	orrs	r3, r2
 800535a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40010000 	.word	0x40010000
 8005388:	40000400 	.word	0x40000400
 800538c:	40000800 	.word	0x40000800
 8005390:	40000c00 	.word	0x40000c00
 8005394:	40010400 	.word	0x40010400
 8005398:	40014000 	.word	0x40014000
 800539c:	40001800 	.word	0x40001800

080053a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80053aa:	2300      	movs	r3, #0
 80053ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d101      	bne.n	80053bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80053b8:	2302      	movs	r3, #2
 80053ba:	e03d      	b.n	8005438 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	4313      	orrs	r3, r2
 80053de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	4313      	orrs	r3, r2
 80053ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	4313      	orrs	r3, r2
 8005408:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	4313      	orrs	r3, r2
 8005416:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	4313      	orrs	r3, r2
 8005424:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68fa      	ldr	r2, [r7, #12]
 800542c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005436:	2300      	movs	r3, #0
}
 8005438:	4618      	mov	r0, r3
 800543a:	3714      	adds	r7, #20
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e03f      	b.n	80054fe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d106      	bne.n	8005498 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7fc fc06 	bl	8001ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2224      	movs	r2, #36	; 0x24
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80054ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 fddf 	bl	8006074 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	691a      	ldr	r2, [r3, #16]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80054c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	695a      	ldr	r2, [r3, #20]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80054d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68da      	ldr	r2, [r3, #12]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2220      	movs	r2, #32
 80054f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3708      	adds	r7, #8
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b08a      	sub	sp, #40	; 0x28
 800550a:	af02      	add	r7, sp, #8
 800550c:	60f8      	str	r0, [r7, #12]
 800550e:	60b9      	str	r1, [r7, #8]
 8005510:	603b      	str	r3, [r7, #0]
 8005512:	4613      	mov	r3, r2
 8005514:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005520:	b2db      	uxtb	r3, r3
 8005522:	2b20      	cmp	r3, #32
 8005524:	d17c      	bne.n	8005620 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <HAL_UART_Transmit+0x2c>
 800552c:	88fb      	ldrh	r3, [r7, #6]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e075      	b.n	8005622 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800553c:	2b01      	cmp	r3, #1
 800553e:	d101      	bne.n	8005544 <HAL_UART_Transmit+0x3e>
 8005540:	2302      	movs	r3, #2
 8005542:	e06e      	b.n	8005622 <HAL_UART_Transmit+0x11c>
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2221      	movs	r2, #33	; 0x21
 8005556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800555a:	f7fc fdb7 	bl	80020cc <HAL_GetTick>
 800555e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	88fa      	ldrh	r2, [r7, #6]
 8005564:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	88fa      	ldrh	r2, [r7, #6]
 800556a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005574:	d108      	bne.n	8005588 <HAL_UART_Transmit+0x82>
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d104      	bne.n	8005588 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800557e:	2300      	movs	r3, #0
 8005580:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	61bb      	str	r3, [r7, #24]
 8005586:	e003      	b.n	8005590 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800558c:	2300      	movs	r3, #0
 800558e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005598:	e02a      	b.n	80055f0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800559a:	683b      	ldr	r3, [r7, #0]
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	2200      	movs	r2, #0
 80055a2:	2180      	movs	r1, #128	; 0x80
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 fb1f 	bl	8005be8 <UART_WaitOnFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d001      	beq.n	80055b4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80055b0:	2303      	movs	r3, #3
 80055b2:	e036      	b.n	8005622 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80055b4:	69fb      	ldr	r3, [r7, #28]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10b      	bne.n	80055d2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80055ba:	69bb      	ldr	r3, [r7, #24]
 80055bc:	881b      	ldrh	r3, [r3, #0]
 80055be:	461a      	mov	r2, r3
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80055c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	3302      	adds	r3, #2
 80055ce:	61bb      	str	r3, [r7, #24]
 80055d0:	e007      	b.n	80055e2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80055d2:	69fb      	ldr	r3, [r7, #28]
 80055d4:	781a      	ldrb	r2, [r3, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	3301      	adds	r3, #1
 80055e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	3b01      	subs	r3, #1
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1cf      	bne.n	800559a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	9300      	str	r3, [sp, #0]
 80055fe:	697b      	ldr	r3, [r7, #20]
 8005600:	2200      	movs	r2, #0
 8005602:	2140      	movs	r1, #64	; 0x40
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f000 faef 	bl	8005be8 <UART_WaitOnFlagUntilTimeout>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e006      	b.n	8005622 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800561c:	2300      	movs	r3, #0
 800561e:	e000      	b.n	8005622 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005620:	2302      	movs	r3, #2
  }
}
 8005622:	4618      	mov	r0, r3
 8005624:	3720      	adds	r7, #32
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	60f8      	str	r0, [r7, #12]
 8005632:	60b9      	str	r1, [r7, #8]
 8005634:	4613      	mov	r3, r2
 8005636:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800563e:	b2db      	uxtb	r3, r3
 8005640:	2b20      	cmp	r3, #32
 8005642:	d11d      	bne.n	8005680 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d002      	beq.n	8005650 <HAL_UART_Receive_IT+0x26>
 800564a:	88fb      	ldrh	r3, [r7, #6]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d101      	bne.n	8005654 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e016      	b.n	8005682 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800565a:	2b01      	cmp	r3, #1
 800565c:	d101      	bne.n	8005662 <HAL_UART_Receive_IT+0x38>
 800565e:	2302      	movs	r3, #2
 8005660:	e00f      	b.n	8005682 <HAL_UART_Receive_IT+0x58>
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005670:	88fb      	ldrh	r3, [r7, #6]
 8005672:	461a      	mov	r2, r3
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	68f8      	ldr	r0, [r7, #12]
 8005678:	f000 fb24 	bl	8005cc4 <UART_Start_Receive_IT>
 800567c:	4603      	mov	r3, r0
 800567e:	e000      	b.n	8005682 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005680:	2302      	movs	r3, #2
  }
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
	...

0800568c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b0ba      	sub	sp, #232	; 0xe8
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	695b      	ldr	r3, [r3, #20]
 80056ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80056b2:	2300      	movs	r3, #0
 80056b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80056be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c2:	f003 030f 	and.w	r3, r3, #15
 80056c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80056ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10f      	bne.n	80056f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056d6:	f003 0320 	and.w	r3, r3, #32
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d009      	beq.n	80056f2 <HAL_UART_IRQHandler+0x66>
 80056de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056e2:	f003 0320 	and.w	r3, r3, #32
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d003      	beq.n	80056f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 fc07 	bl	8005efe <UART_Receive_IT>
      return;
 80056f0:	e256      	b.n	8005ba0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80056f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 80de 	beq.w	80058b8 <HAL_UART_IRQHandler+0x22c>
 80056fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005700:	f003 0301 	and.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	d106      	bne.n	8005716 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800570c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 80d1 	beq.w	80058b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005716:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00b      	beq.n	800573a <HAL_UART_IRQHandler+0xae>
 8005722:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800572a:	2b00      	cmp	r3, #0
 800572c:	d005      	beq.n	800573a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005732:	f043 0201 	orr.w	r2, r3, #1
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800573a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800573e:	f003 0304 	and.w	r3, r3, #4
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00b      	beq.n	800575e <HAL_UART_IRQHandler+0xd2>
 8005746:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800574a:	f003 0301 	and.w	r3, r3, #1
 800574e:	2b00      	cmp	r3, #0
 8005750:	d005      	beq.n	800575e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005756:	f043 0202 	orr.w	r2, r3, #2
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800575e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00b      	beq.n	8005782 <HAL_UART_IRQHandler+0xf6>
 800576a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d005      	beq.n	8005782 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577a:	f043 0204 	orr.w	r2, r3, #4
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005786:	f003 0308 	and.w	r3, r3, #8
 800578a:	2b00      	cmp	r3, #0
 800578c:	d011      	beq.n	80057b2 <HAL_UART_IRQHandler+0x126>
 800578e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005792:	f003 0320 	and.w	r3, r3, #32
 8005796:	2b00      	cmp	r3, #0
 8005798:	d105      	bne.n	80057a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800579a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d005      	beq.n	80057b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057aa:	f043 0208 	orr.w	r2, r3, #8
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	f000 81ed 	beq.w	8005b96 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c0:	f003 0320 	and.w	r3, r3, #32
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d008      	beq.n	80057da <HAL_UART_IRQHandler+0x14e>
 80057c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057cc:	f003 0320 	and.w	r3, r3, #32
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d002      	beq.n	80057da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 fb92 	bl	8005efe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	695b      	ldr	r3, [r3, #20]
 80057e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057e4:	2b40      	cmp	r3, #64	; 0x40
 80057e6:	bf0c      	ite	eq
 80057e8:	2301      	moveq	r3, #1
 80057ea:	2300      	movne	r3, #0
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f6:	f003 0308 	and.w	r3, r3, #8
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d103      	bne.n	8005806 <HAL_UART_IRQHandler+0x17a>
 80057fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005802:	2b00      	cmp	r3, #0
 8005804:	d04f      	beq.n	80058a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa9a 	bl	8005d40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005816:	2b40      	cmp	r3, #64	; 0x40
 8005818:	d141      	bne.n	800589e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	3314      	adds	r3, #20
 8005820:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005824:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005828:	e853 3f00 	ldrex	r3, [r3]
 800582c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005830:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005834:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005838:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	3314      	adds	r3, #20
 8005842:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005846:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800584a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005852:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005856:	e841 2300 	strex	r3, r2, [r1]
 800585a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800585e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1d9      	bne.n	800581a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586a:	2b00      	cmp	r3, #0
 800586c:	d013      	beq.n	8005896 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005872:	4a7d      	ldr	r2, [pc, #500]	; (8005a68 <HAL_UART_IRQHandler+0x3dc>)
 8005874:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587a:	4618      	mov	r0, r3
 800587c:	f7fd fadc 	bl	8002e38 <HAL_DMA_Abort_IT>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d016      	beq.n	80058b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005890:	4610      	mov	r0, r2
 8005892:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005894:	e00e      	b.n	80058b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f990 	bl	8005bbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800589c:	e00a      	b.n	80058b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f000 f98c 	bl	8005bbc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058a4:	e006      	b.n	80058b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f988 	bl	8005bbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80058b2:	e170      	b.n	8005b96 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b4:	bf00      	nop
    return;
 80058b6:	e16e      	b.n	8005b96 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058bc:	2b01      	cmp	r3, #1
 80058be:	f040 814a 	bne.w	8005b56 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80058c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058c6:	f003 0310 	and.w	r3, r3, #16
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 8143 	beq.w	8005b56 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80058d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058d4:	f003 0310 	and.w	r3, r3, #16
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 813c 	beq.w	8005b56 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058de:	2300      	movs	r3, #0
 80058e0:	60bb      	str	r3, [r7, #8]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	60bb      	str	r3, [r7, #8]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	60bb      	str	r3, [r7, #8]
 80058f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fe:	2b40      	cmp	r3, #64	; 0x40
 8005900:	f040 80b4 	bne.w	8005a6c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005910:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 8140 	beq.w	8005b9a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800591e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005922:	429a      	cmp	r2, r3
 8005924:	f080 8139 	bcs.w	8005b9a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800592e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005934:	69db      	ldr	r3, [r3, #28]
 8005936:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800593a:	f000 8088 	beq.w	8005a4e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	330c      	adds	r3, #12
 8005944:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005954:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800595c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	330c      	adds	r3, #12
 8005966:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800596a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800596e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005972:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005976:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800597a:	e841 2300 	strex	r3, r2, [r1]
 800597e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005982:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1d9      	bne.n	800593e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	3314      	adds	r3, #20
 8005990:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005992:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005994:	e853 3f00 	ldrex	r3, [r3]
 8005998:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800599a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800599c:	f023 0301 	bic.w	r3, r3, #1
 80059a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	3314      	adds	r3, #20
 80059aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80059ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80059b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80059b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80059ba:	e841 2300 	strex	r3, r2, [r1]
 80059be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80059c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e1      	bne.n	800598a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3314      	adds	r3, #20
 80059cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80059d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80059d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	3314      	adds	r3, #20
 80059e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80059ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80059ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80059f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80059f2:	e841 2300 	strex	r3, r2, [r1]
 80059f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80059f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d1e3      	bne.n	80059c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2220      	movs	r2, #32
 8005a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	330c      	adds	r3, #12
 8005a12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a16:	e853 3f00 	ldrex	r3, [r3]
 8005a1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a1e:	f023 0310 	bic.w	r3, r3, #16
 8005a22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	330c      	adds	r3, #12
 8005a2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005a30:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a32:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a38:	e841 2300 	strex	r3, r2, [r1]
 8005a3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005a3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d1e3      	bne.n	8005a0c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f7fd f985 	bl	8002d58 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f8b6 	bl	8005bd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005a64:	e099      	b.n	8005b9a <HAL_UART_IRQHandler+0x50e>
 8005a66:	bf00      	nop
 8005a68:	08005e07 	.word	0x08005e07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 808b 	beq.w	8005b9e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005a88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 8086 	beq.w	8005b9e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	330c      	adds	r3, #12
 8005a98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005aa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005aa8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	330c      	adds	r3, #12
 8005ab2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005ab6:	647a      	str	r2, [r7, #68]	; 0x44
 8005ab8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005abc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005abe:	e841 2300 	strex	r3, r2, [r1]
 8005ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1e3      	bne.n	8005a92 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	3314      	adds	r3, #20
 8005ad0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad4:	e853 3f00 	ldrex	r3, [r3]
 8005ad8:	623b      	str	r3, [r7, #32]
   return(result);
 8005ada:	6a3b      	ldr	r3, [r7, #32]
 8005adc:	f023 0301 	bic.w	r3, r3, #1
 8005ae0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	3314      	adds	r3, #20
 8005aea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005aee:	633a      	str	r2, [r7, #48]	; 0x30
 8005af0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005af4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005af6:	e841 2300 	strex	r3, r2, [r1]
 8005afa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005afc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1e3      	bne.n	8005aca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2220      	movs	r2, #32
 8005b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	330c      	adds	r3, #12
 8005b16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	e853 3f00 	ldrex	r3, [r3]
 8005b1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f023 0310 	bic.w	r3, r3, #16
 8005b26:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	330c      	adds	r3, #12
 8005b30:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005b34:	61fa      	str	r2, [r7, #28]
 8005b36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b38:	69b9      	ldr	r1, [r7, #24]
 8005b3a:	69fa      	ldr	r2, [r7, #28]
 8005b3c:	e841 2300 	strex	r3, r2, [r1]
 8005b40:	617b      	str	r3, [r7, #20]
   return(result);
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1e3      	bne.n	8005b10 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f83e 	bl	8005bd0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b54:	e023      	b.n	8005b9e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d009      	beq.n	8005b76 <HAL_UART_IRQHandler+0x4ea>
 8005b62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f95d 	bl	8005e2e <UART_Transmit_IT>
    return;
 8005b74:	e014      	b.n	8005ba0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00e      	beq.n	8005ba0 <HAL_UART_IRQHandler+0x514>
 8005b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d008      	beq.n	8005ba0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f000 f99d 	bl	8005ece <UART_EndTransmit_IT>
    return;
 8005b94:	e004      	b.n	8005ba0 <HAL_UART_IRQHandler+0x514>
    return;
 8005b96:	bf00      	nop
 8005b98:	e002      	b.n	8005ba0 <HAL_UART_IRQHandler+0x514>
      return;
 8005b9a:	bf00      	nop
 8005b9c:	e000      	b.n	8005ba0 <HAL_UART_IRQHandler+0x514>
      return;
 8005b9e:	bf00      	nop
  }
}
 8005ba0:	37e8      	adds	r7, #232	; 0xe8
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}
 8005ba6:	bf00      	nop

08005ba8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b083      	sub	sp, #12
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005bc4:	bf00      	nop
 8005bc6:	370c      	adds	r7, #12
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bce:	4770      	bx	lr

08005bd0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	460b      	mov	r3, r1
 8005bda:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b090      	sub	sp, #64	; 0x40
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	603b      	str	r3, [r7, #0]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bf8:	e050      	b.n	8005c9c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bfa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c00:	d04c      	beq.n	8005c9c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005c02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d007      	beq.n	8005c18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005c08:	f7fc fa60 	bl	80020cc <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d241      	bcs.n	8005c9c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	330c      	adds	r3, #12
 8005c1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c22:	e853 3f00 	ldrex	r3, [r3]
 8005c26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	330c      	adds	r3, #12
 8005c36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005c38:	637a      	str	r2, [r7, #52]	; 0x34
 8005c3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c40:	e841 2300 	strex	r3, r2, [r1]
 8005c44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1e5      	bne.n	8005c18 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	3314      	adds	r3, #20
 8005c52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	e853 3f00 	ldrex	r3, [r3]
 8005c5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	f023 0301 	bic.w	r3, r3, #1
 8005c62:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	3314      	adds	r3, #20
 8005c6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c6c:	623a      	str	r2, [r7, #32]
 8005c6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c70:	69f9      	ldr	r1, [r7, #28]
 8005c72:	6a3a      	ldr	r2, [r7, #32]
 8005c74:	e841 2300 	strex	r3, r2, [r1]
 8005c78:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1e5      	bne.n	8005c4c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2220      	movs	r2, #32
 8005c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e00f      	b.n	8005cbc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	4013      	ands	r3, r2
 8005ca6:	68ba      	ldr	r2, [r7, #8]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	bf0c      	ite	eq
 8005cac:	2301      	moveq	r3, #1
 8005cae:	2300      	movne	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	79fb      	ldrb	r3, [r7, #7]
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d09f      	beq.n	8005bfa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005cba:	2300      	movs	r3, #0
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3740      	adds	r7, #64	; 0x40
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	4613      	mov	r3, r2
 8005cd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	88fa      	ldrh	r2, [r7, #6]
 8005cdc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	88fa      	ldrh	r2, [r7, #6]
 8005ce2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2222      	movs	r2, #34	; 0x22
 8005cee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	691b      	ldr	r3, [r3, #16]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d007      	beq.n	8005d12 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	68da      	ldr	r2, [r3, #12]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d10:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	695a      	ldr	r2, [r3, #20]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f042 0201 	orr.w	r2, r2, #1
 8005d20:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	68da      	ldr	r2, [r3, #12]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f042 0220 	orr.w	r2, r2, #32
 8005d30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3714      	adds	r7, #20
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b095      	sub	sp, #84	; 0x54
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	330c      	adds	r3, #12
 8005d4e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d52:	e853 3f00 	ldrex	r3, [r3]
 8005d56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005d5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	330c      	adds	r3, #12
 8005d66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005d68:	643a      	str	r2, [r7, #64]	; 0x40
 8005d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005d6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005d70:	e841 2300 	strex	r3, r2, [r1]
 8005d74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1e5      	bne.n	8005d48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3314      	adds	r3, #20
 8005d82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d84:	6a3b      	ldr	r3, [r7, #32]
 8005d86:	e853 3f00 	ldrex	r3, [r3]
 8005d8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d8c:	69fb      	ldr	r3, [r7, #28]
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	64bb      	str	r3, [r7, #72]	; 0x48
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3314      	adds	r3, #20
 8005d9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005d9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005da4:	e841 2300 	strex	r3, r2, [r1]
 8005da8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d1e5      	bne.n	8005d7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	d119      	bne.n	8005dec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	330c      	adds	r3, #12
 8005dbe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	e853 3f00 	ldrex	r3, [r3]
 8005dc6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f023 0310 	bic.w	r3, r3, #16
 8005dce:	647b      	str	r3, [r7, #68]	; 0x44
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	330c      	adds	r3, #12
 8005dd6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dd8:	61ba      	str	r2, [r7, #24]
 8005dda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ddc:	6979      	ldr	r1, [r7, #20]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	e841 2300 	strex	r3, r2, [r1]
 8005de4:	613b      	str	r3, [r7, #16]
   return(result);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1e5      	bne.n	8005db8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2220      	movs	r2, #32
 8005df0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005dfa:	bf00      	nop
 8005dfc:	3754      	adds	r7, #84	; 0x54
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e06:	b580      	push	{r7, lr}
 8005e08:	b084      	sub	sp, #16
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e20:	68f8      	ldr	r0, [r7, #12]
 8005e22:	f7ff fecb 	bl	8005bbc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e26:	bf00      	nop
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}

08005e2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b085      	sub	sp, #20
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b21      	cmp	r3, #33	; 0x21
 8005e40:	d13e      	bne.n	8005ec0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e4a:	d114      	bne.n	8005e76 <UART_Transmit_IT+0x48>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	691b      	ldr	r3, [r3, #16]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d110      	bne.n	8005e76 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	461a      	mov	r2, r3
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	1c9a      	adds	r2, r3, #2
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	621a      	str	r2, [r3, #32]
 8005e74:	e008      	b.n	8005e88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6a1b      	ldr	r3, [r3, #32]
 8005e7a:	1c59      	adds	r1, r3, #1
 8005e7c:	687a      	ldr	r2, [r7, #4]
 8005e7e:	6211      	str	r1, [r2, #32]
 8005e80:	781a      	ldrb	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005e8c:	b29b      	uxth	r3, r3
 8005e8e:	3b01      	subs	r3, #1
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	4619      	mov	r1, r3
 8005e96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10f      	bne.n	8005ebc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68da      	ldr	r2, [r3, #12]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005eaa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68da      	ldr	r2, [r3, #12]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005eba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	e000      	b.n	8005ec2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ec0:	2302      	movs	r3, #2
  }
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3714      	adds	r7, #20
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b082      	sub	sp, #8
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68da      	ldr	r2, [r3, #12]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ee4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2220      	movs	r2, #32
 8005eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f7ff fe5a 	bl	8005ba8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3708      	adds	r7, #8
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}

08005efe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b08c      	sub	sp, #48	; 0x30
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b22      	cmp	r3, #34	; 0x22
 8005f10:	f040 80ab 	bne.w	800606a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f1c:	d117      	bne.n	8005f4e <UART_Receive_IT+0x50>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d113      	bne.n	8005f4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f2e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f46:	1c9a      	adds	r2, r3, #2
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8005f4c:	e026      	b.n	8005f9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005f54:	2300      	movs	r3, #0
 8005f56:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f60:	d007      	beq.n	8005f72 <UART_Receive_IT+0x74>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10a      	bne.n	8005f80 <UART_Receive_IT+0x82>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d106      	bne.n	8005f80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7c:	701a      	strb	r2, [r3, #0]
 8005f7e:	e008      	b.n	8005f92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f8c:	b2da      	uxtb	r2, r3
 8005f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f96:	1c5a      	adds	r2, r3, #1
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005fa0:	b29b      	uxth	r3, r3
 8005fa2:	3b01      	subs	r3, #1
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	4619      	mov	r1, r3
 8005faa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d15a      	bne.n	8006066 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0220 	bic.w	r2, r2, #32
 8005fbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	68da      	ldr	r2, [r3, #12]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005fce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	695a      	ldr	r2, [r3, #20]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0201 	bic.w	r2, r2, #1
 8005fde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fec:	2b01      	cmp	r3, #1
 8005fee:	d135      	bne.n	800605c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	330c      	adds	r3, #12
 8005ffc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	e853 3f00 	ldrex	r3, [r3]
 8006004:	613b      	str	r3, [r7, #16]
   return(result);
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f023 0310 	bic.w	r3, r3, #16
 800600c:	627b      	str	r3, [r7, #36]	; 0x24
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	330c      	adds	r3, #12
 8006014:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006016:	623a      	str	r2, [r7, #32]
 8006018:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601a:	69f9      	ldr	r1, [r7, #28]
 800601c:	6a3a      	ldr	r2, [r7, #32]
 800601e:	e841 2300 	strex	r3, r2, [r1]
 8006022:	61bb      	str	r3, [r7, #24]
   return(result);
 8006024:	69bb      	ldr	r3, [r7, #24]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d1e5      	bne.n	8005ff6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0310 	and.w	r3, r3, #16
 8006034:	2b10      	cmp	r3, #16
 8006036:	d10a      	bne.n	800604e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006038:	2300      	movs	r3, #0
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	60fb      	str	r3, [r7, #12]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	60fb      	str	r3, [r7, #12]
 800604c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006052:	4619      	mov	r1, r3
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f7ff fdbb 	bl	8005bd0 <HAL_UARTEx_RxEventCallback>
 800605a:	e002      	b.n	8006062 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f7fa ffaf 	bl	8000fc0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006062:	2300      	movs	r3, #0
 8006064:	e002      	b.n	800606c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006066:	2300      	movs	r3, #0
 8006068:	e000      	b.n	800606c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800606a:	2302      	movs	r3, #2
  }
}
 800606c:	4618      	mov	r0, r3
 800606e:	3730      	adds	r7, #48	; 0x30
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}

08006074 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006078:	b0c0      	sub	sp, #256	; 0x100
 800607a:	af00      	add	r7, sp, #0
 800607c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	691b      	ldr	r3, [r3, #16]
 8006088:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800608c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006090:	68d9      	ldr	r1, [r3, #12]
 8006092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	ea40 0301 	orr.w	r3, r0, r1
 800609c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800609e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a2:	689a      	ldr	r2, [r3, #8]
 80060a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	431a      	orrs	r2, r3
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	431a      	orrs	r2, r3
 80060b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b8:	69db      	ldr	r3, [r3, #28]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	68db      	ldr	r3, [r3, #12]
 80060c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80060cc:	f021 010c 	bic.w	r1, r1, #12
 80060d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80060da:	430b      	orrs	r3, r1
 80060dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	695b      	ldr	r3, [r3, #20]
 80060e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80060ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ee:	6999      	ldr	r1, [r3, #24]
 80060f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	ea40 0301 	orr.w	r3, r0, r1
 80060fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	4b8f      	ldr	r3, [pc, #572]	; (8006340 <UART_SetConfig+0x2cc>)
 8006104:	429a      	cmp	r2, r3
 8006106:	d005      	beq.n	8006114 <UART_SetConfig+0xa0>
 8006108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	4b8d      	ldr	r3, [pc, #564]	; (8006344 <UART_SetConfig+0x2d0>)
 8006110:	429a      	cmp	r2, r3
 8006112:	d104      	bne.n	800611e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006114:	f7fd fc3a 	bl	800398c <HAL_RCC_GetPCLK2Freq>
 8006118:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800611c:	e003      	b.n	8006126 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800611e:	f7fd fc21 	bl	8003964 <HAL_RCC_GetPCLK1Freq>
 8006122:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800612a:	69db      	ldr	r3, [r3, #28]
 800612c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006130:	f040 810c 	bne.w	800634c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006134:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006138:	2200      	movs	r2, #0
 800613a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800613e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006142:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006146:	4622      	mov	r2, r4
 8006148:	462b      	mov	r3, r5
 800614a:	1891      	adds	r1, r2, r2
 800614c:	65b9      	str	r1, [r7, #88]	; 0x58
 800614e:	415b      	adcs	r3, r3
 8006150:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006152:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006156:	4621      	mov	r1, r4
 8006158:	eb12 0801 	adds.w	r8, r2, r1
 800615c:	4629      	mov	r1, r5
 800615e:	eb43 0901 	adc.w	r9, r3, r1
 8006162:	f04f 0200 	mov.w	r2, #0
 8006166:	f04f 0300 	mov.w	r3, #0
 800616a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800616e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006172:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006176:	4690      	mov	r8, r2
 8006178:	4699      	mov	r9, r3
 800617a:	4623      	mov	r3, r4
 800617c:	eb18 0303 	adds.w	r3, r8, r3
 8006180:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006184:	462b      	mov	r3, r5
 8006186:	eb49 0303 	adc.w	r3, r9, r3
 800618a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800619a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800619e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80061a2:	460b      	mov	r3, r1
 80061a4:	18db      	adds	r3, r3, r3
 80061a6:	653b      	str	r3, [r7, #80]	; 0x50
 80061a8:	4613      	mov	r3, r2
 80061aa:	eb42 0303 	adc.w	r3, r2, r3
 80061ae:	657b      	str	r3, [r7, #84]	; 0x54
 80061b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80061b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80061b8:	f7fa fd48 	bl	8000c4c <__aeabi_uldivmod>
 80061bc:	4602      	mov	r2, r0
 80061be:	460b      	mov	r3, r1
 80061c0:	4b61      	ldr	r3, [pc, #388]	; (8006348 <UART_SetConfig+0x2d4>)
 80061c2:	fba3 2302 	umull	r2, r3, r3, r2
 80061c6:	095b      	lsrs	r3, r3, #5
 80061c8:	011c      	lsls	r4, r3, #4
 80061ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ce:	2200      	movs	r2, #0
 80061d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80061d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80061d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80061dc:	4642      	mov	r2, r8
 80061de:	464b      	mov	r3, r9
 80061e0:	1891      	adds	r1, r2, r2
 80061e2:	64b9      	str	r1, [r7, #72]	; 0x48
 80061e4:	415b      	adcs	r3, r3
 80061e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80061ec:	4641      	mov	r1, r8
 80061ee:	eb12 0a01 	adds.w	sl, r2, r1
 80061f2:	4649      	mov	r1, r9
 80061f4:	eb43 0b01 	adc.w	fp, r3, r1
 80061f8:	f04f 0200 	mov.w	r2, #0
 80061fc:	f04f 0300 	mov.w	r3, #0
 8006200:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006204:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006208:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800620c:	4692      	mov	sl, r2
 800620e:	469b      	mov	fp, r3
 8006210:	4643      	mov	r3, r8
 8006212:	eb1a 0303 	adds.w	r3, sl, r3
 8006216:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800621a:	464b      	mov	r3, r9
 800621c:	eb4b 0303 	adc.w	r3, fp, r3
 8006220:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006230:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006234:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006238:	460b      	mov	r3, r1
 800623a:	18db      	adds	r3, r3, r3
 800623c:	643b      	str	r3, [r7, #64]	; 0x40
 800623e:	4613      	mov	r3, r2
 8006240:	eb42 0303 	adc.w	r3, r2, r3
 8006244:	647b      	str	r3, [r7, #68]	; 0x44
 8006246:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800624a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800624e:	f7fa fcfd 	bl	8000c4c <__aeabi_uldivmod>
 8006252:	4602      	mov	r2, r0
 8006254:	460b      	mov	r3, r1
 8006256:	4611      	mov	r1, r2
 8006258:	4b3b      	ldr	r3, [pc, #236]	; (8006348 <UART_SetConfig+0x2d4>)
 800625a:	fba3 2301 	umull	r2, r3, r3, r1
 800625e:	095b      	lsrs	r3, r3, #5
 8006260:	2264      	movs	r2, #100	; 0x64
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	1acb      	subs	r3, r1, r3
 8006268:	00db      	lsls	r3, r3, #3
 800626a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800626e:	4b36      	ldr	r3, [pc, #216]	; (8006348 <UART_SetConfig+0x2d4>)
 8006270:	fba3 2302 	umull	r2, r3, r3, r2
 8006274:	095b      	lsrs	r3, r3, #5
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800627c:	441c      	add	r4, r3
 800627e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006282:	2200      	movs	r2, #0
 8006284:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006288:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800628c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006290:	4642      	mov	r2, r8
 8006292:	464b      	mov	r3, r9
 8006294:	1891      	adds	r1, r2, r2
 8006296:	63b9      	str	r1, [r7, #56]	; 0x38
 8006298:	415b      	adcs	r3, r3
 800629a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800629c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80062a0:	4641      	mov	r1, r8
 80062a2:	1851      	adds	r1, r2, r1
 80062a4:	6339      	str	r1, [r7, #48]	; 0x30
 80062a6:	4649      	mov	r1, r9
 80062a8:	414b      	adcs	r3, r1
 80062aa:	637b      	str	r3, [r7, #52]	; 0x34
 80062ac:	f04f 0200 	mov.w	r2, #0
 80062b0:	f04f 0300 	mov.w	r3, #0
 80062b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80062b8:	4659      	mov	r1, fp
 80062ba:	00cb      	lsls	r3, r1, #3
 80062bc:	4651      	mov	r1, sl
 80062be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062c2:	4651      	mov	r1, sl
 80062c4:	00ca      	lsls	r2, r1, #3
 80062c6:	4610      	mov	r0, r2
 80062c8:	4619      	mov	r1, r3
 80062ca:	4603      	mov	r3, r0
 80062cc:	4642      	mov	r2, r8
 80062ce:	189b      	adds	r3, r3, r2
 80062d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062d4:	464b      	mov	r3, r9
 80062d6:	460a      	mov	r2, r1
 80062d8:	eb42 0303 	adc.w	r3, r2, r3
 80062dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80062ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80062f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80062f4:	460b      	mov	r3, r1
 80062f6:	18db      	adds	r3, r3, r3
 80062f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80062fa:	4613      	mov	r3, r2
 80062fc:	eb42 0303 	adc.w	r3, r2, r3
 8006300:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006302:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006306:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800630a:	f7fa fc9f 	bl	8000c4c <__aeabi_uldivmod>
 800630e:	4602      	mov	r2, r0
 8006310:	460b      	mov	r3, r1
 8006312:	4b0d      	ldr	r3, [pc, #52]	; (8006348 <UART_SetConfig+0x2d4>)
 8006314:	fba3 1302 	umull	r1, r3, r3, r2
 8006318:	095b      	lsrs	r3, r3, #5
 800631a:	2164      	movs	r1, #100	; 0x64
 800631c:	fb01 f303 	mul.w	r3, r1, r3
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	00db      	lsls	r3, r3, #3
 8006324:	3332      	adds	r3, #50	; 0x32
 8006326:	4a08      	ldr	r2, [pc, #32]	; (8006348 <UART_SetConfig+0x2d4>)
 8006328:	fba2 2303 	umull	r2, r3, r2, r3
 800632c:	095b      	lsrs	r3, r3, #5
 800632e:	f003 0207 	and.w	r2, r3, #7
 8006332:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4422      	add	r2, r4
 800633a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800633c:	e105      	b.n	800654a <UART_SetConfig+0x4d6>
 800633e:	bf00      	nop
 8006340:	40011000 	.word	0x40011000
 8006344:	40011400 	.word	0x40011400
 8006348:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800634c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006350:	2200      	movs	r2, #0
 8006352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006356:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800635a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800635e:	4642      	mov	r2, r8
 8006360:	464b      	mov	r3, r9
 8006362:	1891      	adds	r1, r2, r2
 8006364:	6239      	str	r1, [r7, #32]
 8006366:	415b      	adcs	r3, r3
 8006368:	627b      	str	r3, [r7, #36]	; 0x24
 800636a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800636e:	4641      	mov	r1, r8
 8006370:	1854      	adds	r4, r2, r1
 8006372:	4649      	mov	r1, r9
 8006374:	eb43 0501 	adc.w	r5, r3, r1
 8006378:	f04f 0200 	mov.w	r2, #0
 800637c:	f04f 0300 	mov.w	r3, #0
 8006380:	00eb      	lsls	r3, r5, #3
 8006382:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006386:	00e2      	lsls	r2, r4, #3
 8006388:	4614      	mov	r4, r2
 800638a:	461d      	mov	r5, r3
 800638c:	4643      	mov	r3, r8
 800638e:	18e3      	adds	r3, r4, r3
 8006390:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006394:	464b      	mov	r3, r9
 8006396:	eb45 0303 	adc.w	r3, r5, r3
 800639a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800639e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80063aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80063ae:	f04f 0200 	mov.w	r2, #0
 80063b2:	f04f 0300 	mov.w	r3, #0
 80063b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80063ba:	4629      	mov	r1, r5
 80063bc:	008b      	lsls	r3, r1, #2
 80063be:	4621      	mov	r1, r4
 80063c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063c4:	4621      	mov	r1, r4
 80063c6:	008a      	lsls	r2, r1, #2
 80063c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80063cc:	f7fa fc3e 	bl	8000c4c <__aeabi_uldivmod>
 80063d0:	4602      	mov	r2, r0
 80063d2:	460b      	mov	r3, r1
 80063d4:	4b60      	ldr	r3, [pc, #384]	; (8006558 <UART_SetConfig+0x4e4>)
 80063d6:	fba3 2302 	umull	r2, r3, r3, r2
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	011c      	lsls	r4, r3, #4
 80063de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063e2:	2200      	movs	r2, #0
 80063e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80063e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80063ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80063f0:	4642      	mov	r2, r8
 80063f2:	464b      	mov	r3, r9
 80063f4:	1891      	adds	r1, r2, r2
 80063f6:	61b9      	str	r1, [r7, #24]
 80063f8:	415b      	adcs	r3, r3
 80063fa:	61fb      	str	r3, [r7, #28]
 80063fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006400:	4641      	mov	r1, r8
 8006402:	1851      	adds	r1, r2, r1
 8006404:	6139      	str	r1, [r7, #16]
 8006406:	4649      	mov	r1, r9
 8006408:	414b      	adcs	r3, r1
 800640a:	617b      	str	r3, [r7, #20]
 800640c:	f04f 0200 	mov.w	r2, #0
 8006410:	f04f 0300 	mov.w	r3, #0
 8006414:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006418:	4659      	mov	r1, fp
 800641a:	00cb      	lsls	r3, r1, #3
 800641c:	4651      	mov	r1, sl
 800641e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006422:	4651      	mov	r1, sl
 8006424:	00ca      	lsls	r2, r1, #3
 8006426:	4610      	mov	r0, r2
 8006428:	4619      	mov	r1, r3
 800642a:	4603      	mov	r3, r0
 800642c:	4642      	mov	r2, r8
 800642e:	189b      	adds	r3, r3, r2
 8006430:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006434:	464b      	mov	r3, r9
 8006436:	460a      	mov	r2, r1
 8006438:	eb42 0303 	adc.w	r3, r2, r3
 800643c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	67bb      	str	r3, [r7, #120]	; 0x78
 800644a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800644c:	f04f 0200 	mov.w	r2, #0
 8006450:	f04f 0300 	mov.w	r3, #0
 8006454:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006458:	4649      	mov	r1, r9
 800645a:	008b      	lsls	r3, r1, #2
 800645c:	4641      	mov	r1, r8
 800645e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006462:	4641      	mov	r1, r8
 8006464:	008a      	lsls	r2, r1, #2
 8006466:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800646a:	f7fa fbef 	bl	8000c4c <__aeabi_uldivmod>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4b39      	ldr	r3, [pc, #228]	; (8006558 <UART_SetConfig+0x4e4>)
 8006474:	fba3 1302 	umull	r1, r3, r3, r2
 8006478:	095b      	lsrs	r3, r3, #5
 800647a:	2164      	movs	r1, #100	; 0x64
 800647c:	fb01 f303 	mul.w	r3, r1, r3
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	011b      	lsls	r3, r3, #4
 8006484:	3332      	adds	r3, #50	; 0x32
 8006486:	4a34      	ldr	r2, [pc, #208]	; (8006558 <UART_SetConfig+0x4e4>)
 8006488:	fba2 2303 	umull	r2, r3, r2, r3
 800648c:	095b      	lsrs	r3, r3, #5
 800648e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006492:	441c      	add	r4, r3
 8006494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006498:	2200      	movs	r2, #0
 800649a:	673b      	str	r3, [r7, #112]	; 0x70
 800649c:	677a      	str	r2, [r7, #116]	; 0x74
 800649e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80064a2:	4642      	mov	r2, r8
 80064a4:	464b      	mov	r3, r9
 80064a6:	1891      	adds	r1, r2, r2
 80064a8:	60b9      	str	r1, [r7, #8]
 80064aa:	415b      	adcs	r3, r3
 80064ac:	60fb      	str	r3, [r7, #12]
 80064ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064b2:	4641      	mov	r1, r8
 80064b4:	1851      	adds	r1, r2, r1
 80064b6:	6039      	str	r1, [r7, #0]
 80064b8:	4649      	mov	r1, r9
 80064ba:	414b      	adcs	r3, r1
 80064bc:	607b      	str	r3, [r7, #4]
 80064be:	f04f 0200 	mov.w	r2, #0
 80064c2:	f04f 0300 	mov.w	r3, #0
 80064c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064ca:	4659      	mov	r1, fp
 80064cc:	00cb      	lsls	r3, r1, #3
 80064ce:	4651      	mov	r1, sl
 80064d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064d4:	4651      	mov	r1, sl
 80064d6:	00ca      	lsls	r2, r1, #3
 80064d8:	4610      	mov	r0, r2
 80064da:	4619      	mov	r1, r3
 80064dc:	4603      	mov	r3, r0
 80064de:	4642      	mov	r2, r8
 80064e0:	189b      	adds	r3, r3, r2
 80064e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80064e4:	464b      	mov	r3, r9
 80064e6:	460a      	mov	r2, r1
 80064e8:	eb42 0303 	adc.w	r3, r2, r3
 80064ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	663b      	str	r3, [r7, #96]	; 0x60
 80064f8:	667a      	str	r2, [r7, #100]	; 0x64
 80064fa:	f04f 0200 	mov.w	r2, #0
 80064fe:	f04f 0300 	mov.w	r3, #0
 8006502:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006506:	4649      	mov	r1, r9
 8006508:	008b      	lsls	r3, r1, #2
 800650a:	4641      	mov	r1, r8
 800650c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006510:	4641      	mov	r1, r8
 8006512:	008a      	lsls	r2, r1, #2
 8006514:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006518:	f7fa fb98 	bl	8000c4c <__aeabi_uldivmod>
 800651c:	4602      	mov	r2, r0
 800651e:	460b      	mov	r3, r1
 8006520:	4b0d      	ldr	r3, [pc, #52]	; (8006558 <UART_SetConfig+0x4e4>)
 8006522:	fba3 1302 	umull	r1, r3, r3, r2
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	2164      	movs	r1, #100	; 0x64
 800652a:	fb01 f303 	mul.w	r3, r1, r3
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	011b      	lsls	r3, r3, #4
 8006532:	3332      	adds	r3, #50	; 0x32
 8006534:	4a08      	ldr	r2, [pc, #32]	; (8006558 <UART_SetConfig+0x4e4>)
 8006536:	fba2 2303 	umull	r2, r3, r2, r3
 800653a:	095b      	lsrs	r3, r3, #5
 800653c:	f003 020f 	and.w	r2, r3, #15
 8006540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4422      	add	r2, r4
 8006548:	609a      	str	r2, [r3, #8]
}
 800654a:	bf00      	nop
 800654c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006550:	46bd      	mov	sp, r7
 8006552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006556:	bf00      	nop
 8006558:	51eb851f 	.word	0x51eb851f

0800655c <atof>:
 800655c:	2100      	movs	r1, #0
 800655e:	f000 be5d 	b.w	800721c <strtod>
	...

08006564 <__errno>:
 8006564:	4b01      	ldr	r3, [pc, #4]	; (800656c <__errno+0x8>)
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	4770      	bx	lr
 800656a:	bf00      	nop
 800656c:	2000000c 	.word	0x2000000c

08006570 <__libc_init_array>:
 8006570:	b570      	push	{r4, r5, r6, lr}
 8006572:	4d0d      	ldr	r5, [pc, #52]	; (80065a8 <__libc_init_array+0x38>)
 8006574:	4c0d      	ldr	r4, [pc, #52]	; (80065ac <__libc_init_array+0x3c>)
 8006576:	1b64      	subs	r4, r4, r5
 8006578:	10a4      	asrs	r4, r4, #2
 800657a:	2600      	movs	r6, #0
 800657c:	42a6      	cmp	r6, r4
 800657e:	d109      	bne.n	8006594 <__libc_init_array+0x24>
 8006580:	4d0b      	ldr	r5, [pc, #44]	; (80065b0 <__libc_init_array+0x40>)
 8006582:	4c0c      	ldr	r4, [pc, #48]	; (80065b4 <__libc_init_array+0x44>)
 8006584:	f002 fee4 	bl	8009350 <_init>
 8006588:	1b64      	subs	r4, r4, r5
 800658a:	10a4      	asrs	r4, r4, #2
 800658c:	2600      	movs	r6, #0
 800658e:	42a6      	cmp	r6, r4
 8006590:	d105      	bne.n	800659e <__libc_init_array+0x2e>
 8006592:	bd70      	pop	{r4, r5, r6, pc}
 8006594:	f855 3b04 	ldr.w	r3, [r5], #4
 8006598:	4798      	blx	r3
 800659a:	3601      	adds	r6, #1
 800659c:	e7ee      	b.n	800657c <__libc_init_array+0xc>
 800659e:	f855 3b04 	ldr.w	r3, [r5], #4
 80065a2:	4798      	blx	r3
 80065a4:	3601      	adds	r6, #1
 80065a6:	e7f2      	b.n	800658e <__libc_init_array+0x1e>
 80065a8:	080097bc 	.word	0x080097bc
 80065ac:	080097bc 	.word	0x080097bc
 80065b0:	080097bc 	.word	0x080097bc
 80065b4:	080097c0 	.word	0x080097c0

080065b8 <memset>:
 80065b8:	4402      	add	r2, r0
 80065ba:	4603      	mov	r3, r0
 80065bc:	4293      	cmp	r3, r2
 80065be:	d100      	bne.n	80065c2 <memset+0xa>
 80065c0:	4770      	bx	lr
 80065c2:	f803 1b01 	strb.w	r1, [r3], #1
 80065c6:	e7f9      	b.n	80065bc <memset+0x4>

080065c8 <strcpy>:
 80065c8:	4603      	mov	r3, r0
 80065ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065ce:	f803 2b01 	strb.w	r2, [r3], #1
 80065d2:	2a00      	cmp	r2, #0
 80065d4:	d1f9      	bne.n	80065ca <strcpy+0x2>
 80065d6:	4770      	bx	lr

080065d8 <sulp>:
 80065d8:	b570      	push	{r4, r5, r6, lr}
 80065da:	4604      	mov	r4, r0
 80065dc:	460d      	mov	r5, r1
 80065de:	ec45 4b10 	vmov	d0, r4, r5
 80065e2:	4616      	mov	r6, r2
 80065e4:	f001 fd28 	bl	8008038 <__ulp>
 80065e8:	ec51 0b10 	vmov	r0, r1, d0
 80065ec:	b17e      	cbz	r6, 800660e <sulp+0x36>
 80065ee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80065f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	dd09      	ble.n	800660e <sulp+0x36>
 80065fa:	051b      	lsls	r3, r3, #20
 80065fc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006600:	2400      	movs	r4, #0
 8006602:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006606:	4622      	mov	r2, r4
 8006608:	462b      	mov	r3, r5
 800660a:	f7fa f815 	bl	8000638 <__aeabi_dmul>
 800660e:	bd70      	pop	{r4, r5, r6, pc}

08006610 <_strtod_l>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	ed2d 8b02 	vpush	{d8}
 8006618:	b09d      	sub	sp, #116	; 0x74
 800661a:	461f      	mov	r7, r3
 800661c:	2300      	movs	r3, #0
 800661e:	9318      	str	r3, [sp, #96]	; 0x60
 8006620:	4ba2      	ldr	r3, [pc, #648]	; (80068ac <_strtod_l+0x29c>)
 8006622:	9213      	str	r2, [sp, #76]	; 0x4c
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	9305      	str	r3, [sp, #20]
 8006628:	4604      	mov	r4, r0
 800662a:	4618      	mov	r0, r3
 800662c:	4688      	mov	r8, r1
 800662e:	f7f9 fdef 	bl	8000210 <strlen>
 8006632:	f04f 0a00 	mov.w	sl, #0
 8006636:	4605      	mov	r5, r0
 8006638:	f04f 0b00 	mov.w	fp, #0
 800663c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006640:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006642:	781a      	ldrb	r2, [r3, #0]
 8006644:	2a2b      	cmp	r2, #43	; 0x2b
 8006646:	d04e      	beq.n	80066e6 <_strtod_l+0xd6>
 8006648:	d83b      	bhi.n	80066c2 <_strtod_l+0xb2>
 800664a:	2a0d      	cmp	r2, #13
 800664c:	d834      	bhi.n	80066b8 <_strtod_l+0xa8>
 800664e:	2a08      	cmp	r2, #8
 8006650:	d834      	bhi.n	80066bc <_strtod_l+0xac>
 8006652:	2a00      	cmp	r2, #0
 8006654:	d03e      	beq.n	80066d4 <_strtod_l+0xc4>
 8006656:	2300      	movs	r3, #0
 8006658:	930a      	str	r3, [sp, #40]	; 0x28
 800665a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800665c:	7833      	ldrb	r3, [r6, #0]
 800665e:	2b30      	cmp	r3, #48	; 0x30
 8006660:	f040 80b0 	bne.w	80067c4 <_strtod_l+0x1b4>
 8006664:	7873      	ldrb	r3, [r6, #1]
 8006666:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800666a:	2b58      	cmp	r3, #88	; 0x58
 800666c:	d168      	bne.n	8006740 <_strtod_l+0x130>
 800666e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006670:	9301      	str	r3, [sp, #4]
 8006672:	ab18      	add	r3, sp, #96	; 0x60
 8006674:	9702      	str	r7, [sp, #8]
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	4a8d      	ldr	r2, [pc, #564]	; (80068b0 <_strtod_l+0x2a0>)
 800667a:	ab19      	add	r3, sp, #100	; 0x64
 800667c:	a917      	add	r1, sp, #92	; 0x5c
 800667e:	4620      	mov	r0, r4
 8006680:	f000 fe40 	bl	8007304 <__gethex>
 8006684:	f010 0707 	ands.w	r7, r0, #7
 8006688:	4605      	mov	r5, r0
 800668a:	d005      	beq.n	8006698 <_strtod_l+0x88>
 800668c:	2f06      	cmp	r7, #6
 800668e:	d12c      	bne.n	80066ea <_strtod_l+0xda>
 8006690:	3601      	adds	r6, #1
 8006692:	2300      	movs	r3, #0
 8006694:	9617      	str	r6, [sp, #92]	; 0x5c
 8006696:	930a      	str	r3, [sp, #40]	; 0x28
 8006698:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800669a:	2b00      	cmp	r3, #0
 800669c:	f040 8590 	bne.w	80071c0 <_strtod_l+0xbb0>
 80066a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a2:	b1eb      	cbz	r3, 80066e0 <_strtod_l+0xd0>
 80066a4:	4652      	mov	r2, sl
 80066a6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80066aa:	ec43 2b10 	vmov	d0, r2, r3
 80066ae:	b01d      	add	sp, #116	; 0x74
 80066b0:	ecbd 8b02 	vpop	{d8}
 80066b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066b8:	2a20      	cmp	r2, #32
 80066ba:	d1cc      	bne.n	8006656 <_strtod_l+0x46>
 80066bc:	3301      	adds	r3, #1
 80066be:	9317      	str	r3, [sp, #92]	; 0x5c
 80066c0:	e7be      	b.n	8006640 <_strtod_l+0x30>
 80066c2:	2a2d      	cmp	r2, #45	; 0x2d
 80066c4:	d1c7      	bne.n	8006656 <_strtod_l+0x46>
 80066c6:	2201      	movs	r2, #1
 80066c8:	920a      	str	r2, [sp, #40]	; 0x28
 80066ca:	1c5a      	adds	r2, r3, #1
 80066cc:	9217      	str	r2, [sp, #92]	; 0x5c
 80066ce:	785b      	ldrb	r3, [r3, #1]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d1c2      	bne.n	800665a <_strtod_l+0x4a>
 80066d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80066d6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80066da:	2b00      	cmp	r3, #0
 80066dc:	f040 856e 	bne.w	80071bc <_strtod_l+0xbac>
 80066e0:	4652      	mov	r2, sl
 80066e2:	465b      	mov	r3, fp
 80066e4:	e7e1      	b.n	80066aa <_strtod_l+0x9a>
 80066e6:	2200      	movs	r2, #0
 80066e8:	e7ee      	b.n	80066c8 <_strtod_l+0xb8>
 80066ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80066ec:	b13a      	cbz	r2, 80066fe <_strtod_l+0xee>
 80066ee:	2135      	movs	r1, #53	; 0x35
 80066f0:	a81a      	add	r0, sp, #104	; 0x68
 80066f2:	f001 fdac 	bl	800824e <__copybits>
 80066f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80066f8:	4620      	mov	r0, r4
 80066fa:	f001 f96b 	bl	80079d4 <_Bfree>
 80066fe:	3f01      	subs	r7, #1
 8006700:	2f04      	cmp	r7, #4
 8006702:	d806      	bhi.n	8006712 <_strtod_l+0x102>
 8006704:	e8df f007 	tbb	[pc, r7]
 8006708:	1714030a 	.word	0x1714030a
 800670c:	0a          	.byte	0x0a
 800670d:	00          	.byte	0x00
 800670e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8006712:	0728      	lsls	r0, r5, #28
 8006714:	d5c0      	bpl.n	8006698 <_strtod_l+0x88>
 8006716:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800671a:	e7bd      	b.n	8006698 <_strtod_l+0x88>
 800671c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8006720:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006722:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006726:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800672a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800672e:	e7f0      	b.n	8006712 <_strtod_l+0x102>
 8006730:	f8df b180 	ldr.w	fp, [pc, #384]	; 80068b4 <_strtod_l+0x2a4>
 8006734:	e7ed      	b.n	8006712 <_strtod_l+0x102>
 8006736:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800673a:	f04f 3aff 	mov.w	sl, #4294967295
 800673e:	e7e8      	b.n	8006712 <_strtod_l+0x102>
 8006740:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006742:	1c5a      	adds	r2, r3, #1
 8006744:	9217      	str	r2, [sp, #92]	; 0x5c
 8006746:	785b      	ldrb	r3, [r3, #1]
 8006748:	2b30      	cmp	r3, #48	; 0x30
 800674a:	d0f9      	beq.n	8006740 <_strtod_l+0x130>
 800674c:	2b00      	cmp	r3, #0
 800674e:	d0a3      	beq.n	8006698 <_strtod_l+0x88>
 8006750:	2301      	movs	r3, #1
 8006752:	f04f 0900 	mov.w	r9, #0
 8006756:	9304      	str	r3, [sp, #16]
 8006758:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800675a:	9308      	str	r3, [sp, #32]
 800675c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006760:	464f      	mov	r7, r9
 8006762:	220a      	movs	r2, #10
 8006764:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006766:	7806      	ldrb	r6, [r0, #0]
 8006768:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800676c:	b2d9      	uxtb	r1, r3
 800676e:	2909      	cmp	r1, #9
 8006770:	d92a      	bls.n	80067c8 <_strtod_l+0x1b8>
 8006772:	9905      	ldr	r1, [sp, #20]
 8006774:	462a      	mov	r2, r5
 8006776:	f001 fe73 	bl	8008460 <strncmp>
 800677a:	b398      	cbz	r0, 80067e4 <_strtod_l+0x1d4>
 800677c:	2000      	movs	r0, #0
 800677e:	4632      	mov	r2, r6
 8006780:	463d      	mov	r5, r7
 8006782:	9005      	str	r0, [sp, #20]
 8006784:	4603      	mov	r3, r0
 8006786:	2a65      	cmp	r2, #101	; 0x65
 8006788:	d001      	beq.n	800678e <_strtod_l+0x17e>
 800678a:	2a45      	cmp	r2, #69	; 0x45
 800678c:	d118      	bne.n	80067c0 <_strtod_l+0x1b0>
 800678e:	b91d      	cbnz	r5, 8006798 <_strtod_l+0x188>
 8006790:	9a04      	ldr	r2, [sp, #16]
 8006792:	4302      	orrs	r2, r0
 8006794:	d09e      	beq.n	80066d4 <_strtod_l+0xc4>
 8006796:	2500      	movs	r5, #0
 8006798:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800679c:	f108 0201 	add.w	r2, r8, #1
 80067a0:	9217      	str	r2, [sp, #92]	; 0x5c
 80067a2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80067a6:	2a2b      	cmp	r2, #43	; 0x2b
 80067a8:	d075      	beq.n	8006896 <_strtod_l+0x286>
 80067aa:	2a2d      	cmp	r2, #45	; 0x2d
 80067ac:	d07b      	beq.n	80068a6 <_strtod_l+0x296>
 80067ae:	f04f 0c00 	mov.w	ip, #0
 80067b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80067b6:	2909      	cmp	r1, #9
 80067b8:	f240 8082 	bls.w	80068c0 <_strtod_l+0x2b0>
 80067bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80067c0:	2600      	movs	r6, #0
 80067c2:	e09d      	b.n	8006900 <_strtod_l+0x2f0>
 80067c4:	2300      	movs	r3, #0
 80067c6:	e7c4      	b.n	8006752 <_strtod_l+0x142>
 80067c8:	2f08      	cmp	r7, #8
 80067ca:	bfd8      	it	le
 80067cc:	9907      	ldrle	r1, [sp, #28]
 80067ce:	f100 0001 	add.w	r0, r0, #1
 80067d2:	bfda      	itte	le
 80067d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80067d8:	9307      	strle	r3, [sp, #28]
 80067da:	fb02 3909 	mlagt	r9, r2, r9, r3
 80067de:	3701      	adds	r7, #1
 80067e0:	9017      	str	r0, [sp, #92]	; 0x5c
 80067e2:	e7bf      	b.n	8006764 <_strtod_l+0x154>
 80067e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80067e6:	195a      	adds	r2, r3, r5
 80067e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80067ea:	5d5a      	ldrb	r2, [r3, r5]
 80067ec:	2f00      	cmp	r7, #0
 80067ee:	d037      	beq.n	8006860 <_strtod_l+0x250>
 80067f0:	9005      	str	r0, [sp, #20]
 80067f2:	463d      	mov	r5, r7
 80067f4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80067f8:	2b09      	cmp	r3, #9
 80067fa:	d912      	bls.n	8006822 <_strtod_l+0x212>
 80067fc:	2301      	movs	r3, #1
 80067fe:	e7c2      	b.n	8006786 <_strtod_l+0x176>
 8006800:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006802:	1c5a      	adds	r2, r3, #1
 8006804:	9217      	str	r2, [sp, #92]	; 0x5c
 8006806:	785a      	ldrb	r2, [r3, #1]
 8006808:	3001      	adds	r0, #1
 800680a:	2a30      	cmp	r2, #48	; 0x30
 800680c:	d0f8      	beq.n	8006800 <_strtod_l+0x1f0>
 800680e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006812:	2b08      	cmp	r3, #8
 8006814:	f200 84d9 	bhi.w	80071ca <_strtod_l+0xbba>
 8006818:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800681a:	9005      	str	r0, [sp, #20]
 800681c:	2000      	movs	r0, #0
 800681e:	9308      	str	r3, [sp, #32]
 8006820:	4605      	mov	r5, r0
 8006822:	3a30      	subs	r2, #48	; 0x30
 8006824:	f100 0301 	add.w	r3, r0, #1
 8006828:	d014      	beq.n	8006854 <_strtod_l+0x244>
 800682a:	9905      	ldr	r1, [sp, #20]
 800682c:	4419      	add	r1, r3
 800682e:	9105      	str	r1, [sp, #20]
 8006830:	462b      	mov	r3, r5
 8006832:	eb00 0e05 	add.w	lr, r0, r5
 8006836:	210a      	movs	r1, #10
 8006838:	4573      	cmp	r3, lr
 800683a:	d113      	bne.n	8006864 <_strtod_l+0x254>
 800683c:	182b      	adds	r3, r5, r0
 800683e:	2b08      	cmp	r3, #8
 8006840:	f105 0501 	add.w	r5, r5, #1
 8006844:	4405      	add	r5, r0
 8006846:	dc1c      	bgt.n	8006882 <_strtod_l+0x272>
 8006848:	9907      	ldr	r1, [sp, #28]
 800684a:	230a      	movs	r3, #10
 800684c:	fb03 2301 	mla	r3, r3, r1, r2
 8006850:	9307      	str	r3, [sp, #28]
 8006852:	2300      	movs	r3, #0
 8006854:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006856:	1c51      	adds	r1, r2, #1
 8006858:	9117      	str	r1, [sp, #92]	; 0x5c
 800685a:	7852      	ldrb	r2, [r2, #1]
 800685c:	4618      	mov	r0, r3
 800685e:	e7c9      	b.n	80067f4 <_strtod_l+0x1e4>
 8006860:	4638      	mov	r0, r7
 8006862:	e7d2      	b.n	800680a <_strtod_l+0x1fa>
 8006864:	2b08      	cmp	r3, #8
 8006866:	dc04      	bgt.n	8006872 <_strtod_l+0x262>
 8006868:	9e07      	ldr	r6, [sp, #28]
 800686a:	434e      	muls	r6, r1
 800686c:	9607      	str	r6, [sp, #28]
 800686e:	3301      	adds	r3, #1
 8006870:	e7e2      	b.n	8006838 <_strtod_l+0x228>
 8006872:	f103 0c01 	add.w	ip, r3, #1
 8006876:	f1bc 0f10 	cmp.w	ip, #16
 800687a:	bfd8      	it	le
 800687c:	fb01 f909 	mulle.w	r9, r1, r9
 8006880:	e7f5      	b.n	800686e <_strtod_l+0x25e>
 8006882:	2d10      	cmp	r5, #16
 8006884:	bfdc      	itt	le
 8006886:	230a      	movle	r3, #10
 8006888:	fb03 2909 	mlale	r9, r3, r9, r2
 800688c:	e7e1      	b.n	8006852 <_strtod_l+0x242>
 800688e:	2300      	movs	r3, #0
 8006890:	9305      	str	r3, [sp, #20]
 8006892:	2301      	movs	r3, #1
 8006894:	e77c      	b.n	8006790 <_strtod_l+0x180>
 8006896:	f04f 0c00 	mov.w	ip, #0
 800689a:	f108 0202 	add.w	r2, r8, #2
 800689e:	9217      	str	r2, [sp, #92]	; 0x5c
 80068a0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80068a4:	e785      	b.n	80067b2 <_strtod_l+0x1a2>
 80068a6:	f04f 0c01 	mov.w	ip, #1
 80068aa:	e7f6      	b.n	800689a <_strtod_l+0x28a>
 80068ac:	08009460 	.word	0x08009460
 80068b0:	08009398 	.word	0x08009398
 80068b4:	7ff00000 	.word	0x7ff00000
 80068b8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80068ba:	1c51      	adds	r1, r2, #1
 80068bc:	9117      	str	r1, [sp, #92]	; 0x5c
 80068be:	7852      	ldrb	r2, [r2, #1]
 80068c0:	2a30      	cmp	r2, #48	; 0x30
 80068c2:	d0f9      	beq.n	80068b8 <_strtod_l+0x2a8>
 80068c4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80068c8:	2908      	cmp	r1, #8
 80068ca:	f63f af79 	bhi.w	80067c0 <_strtod_l+0x1b0>
 80068ce:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80068d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80068d4:	9206      	str	r2, [sp, #24]
 80068d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80068d8:	1c51      	adds	r1, r2, #1
 80068da:	9117      	str	r1, [sp, #92]	; 0x5c
 80068dc:	7852      	ldrb	r2, [r2, #1]
 80068de:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80068e2:	2e09      	cmp	r6, #9
 80068e4:	d937      	bls.n	8006956 <_strtod_l+0x346>
 80068e6:	9e06      	ldr	r6, [sp, #24]
 80068e8:	1b89      	subs	r1, r1, r6
 80068ea:	2908      	cmp	r1, #8
 80068ec:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80068f0:	dc02      	bgt.n	80068f8 <_strtod_l+0x2e8>
 80068f2:	4576      	cmp	r6, lr
 80068f4:	bfa8      	it	ge
 80068f6:	4676      	movge	r6, lr
 80068f8:	f1bc 0f00 	cmp.w	ip, #0
 80068fc:	d000      	beq.n	8006900 <_strtod_l+0x2f0>
 80068fe:	4276      	negs	r6, r6
 8006900:	2d00      	cmp	r5, #0
 8006902:	d14d      	bne.n	80069a0 <_strtod_l+0x390>
 8006904:	9904      	ldr	r1, [sp, #16]
 8006906:	4301      	orrs	r1, r0
 8006908:	f47f aec6 	bne.w	8006698 <_strtod_l+0x88>
 800690c:	2b00      	cmp	r3, #0
 800690e:	f47f aee1 	bne.w	80066d4 <_strtod_l+0xc4>
 8006912:	2a69      	cmp	r2, #105	; 0x69
 8006914:	d027      	beq.n	8006966 <_strtod_l+0x356>
 8006916:	dc24      	bgt.n	8006962 <_strtod_l+0x352>
 8006918:	2a49      	cmp	r2, #73	; 0x49
 800691a:	d024      	beq.n	8006966 <_strtod_l+0x356>
 800691c:	2a4e      	cmp	r2, #78	; 0x4e
 800691e:	f47f aed9 	bne.w	80066d4 <_strtod_l+0xc4>
 8006922:	499f      	ldr	r1, [pc, #636]	; (8006ba0 <_strtod_l+0x590>)
 8006924:	a817      	add	r0, sp, #92	; 0x5c
 8006926:	f000 ff45 	bl	80077b4 <__match>
 800692a:	2800      	cmp	r0, #0
 800692c:	f43f aed2 	beq.w	80066d4 <_strtod_l+0xc4>
 8006930:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	2b28      	cmp	r3, #40	; 0x28
 8006936:	d12d      	bne.n	8006994 <_strtod_l+0x384>
 8006938:	499a      	ldr	r1, [pc, #616]	; (8006ba4 <_strtod_l+0x594>)
 800693a:	aa1a      	add	r2, sp, #104	; 0x68
 800693c:	a817      	add	r0, sp, #92	; 0x5c
 800693e:	f000 ff4d 	bl	80077dc <__hexnan>
 8006942:	2805      	cmp	r0, #5
 8006944:	d126      	bne.n	8006994 <_strtod_l+0x384>
 8006946:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006948:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800694c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006950:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006954:	e6a0      	b.n	8006698 <_strtod_l+0x88>
 8006956:	210a      	movs	r1, #10
 8006958:	fb01 2e0e 	mla	lr, r1, lr, r2
 800695c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006960:	e7b9      	b.n	80068d6 <_strtod_l+0x2c6>
 8006962:	2a6e      	cmp	r2, #110	; 0x6e
 8006964:	e7db      	b.n	800691e <_strtod_l+0x30e>
 8006966:	4990      	ldr	r1, [pc, #576]	; (8006ba8 <_strtod_l+0x598>)
 8006968:	a817      	add	r0, sp, #92	; 0x5c
 800696a:	f000 ff23 	bl	80077b4 <__match>
 800696e:	2800      	cmp	r0, #0
 8006970:	f43f aeb0 	beq.w	80066d4 <_strtod_l+0xc4>
 8006974:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006976:	498d      	ldr	r1, [pc, #564]	; (8006bac <_strtod_l+0x59c>)
 8006978:	3b01      	subs	r3, #1
 800697a:	a817      	add	r0, sp, #92	; 0x5c
 800697c:	9317      	str	r3, [sp, #92]	; 0x5c
 800697e:	f000 ff19 	bl	80077b4 <__match>
 8006982:	b910      	cbnz	r0, 800698a <_strtod_l+0x37a>
 8006984:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006986:	3301      	adds	r3, #1
 8006988:	9317      	str	r3, [sp, #92]	; 0x5c
 800698a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8006bbc <_strtod_l+0x5ac>
 800698e:	f04f 0a00 	mov.w	sl, #0
 8006992:	e681      	b.n	8006698 <_strtod_l+0x88>
 8006994:	4886      	ldr	r0, [pc, #536]	; (8006bb0 <_strtod_l+0x5a0>)
 8006996:	f001 fd4b 	bl	8008430 <nan>
 800699a:	ec5b ab10 	vmov	sl, fp, d0
 800699e:	e67b      	b.n	8006698 <_strtod_l+0x88>
 80069a0:	9b05      	ldr	r3, [sp, #20]
 80069a2:	9807      	ldr	r0, [sp, #28]
 80069a4:	1af3      	subs	r3, r6, r3
 80069a6:	2f00      	cmp	r7, #0
 80069a8:	bf08      	it	eq
 80069aa:	462f      	moveq	r7, r5
 80069ac:	2d10      	cmp	r5, #16
 80069ae:	9306      	str	r3, [sp, #24]
 80069b0:	46a8      	mov	r8, r5
 80069b2:	bfa8      	it	ge
 80069b4:	f04f 0810 	movge.w	r8, #16
 80069b8:	f7f9 fdc4 	bl	8000544 <__aeabi_ui2d>
 80069bc:	2d09      	cmp	r5, #9
 80069be:	4682      	mov	sl, r0
 80069c0:	468b      	mov	fp, r1
 80069c2:	dd13      	ble.n	80069ec <_strtod_l+0x3dc>
 80069c4:	4b7b      	ldr	r3, [pc, #492]	; (8006bb4 <_strtod_l+0x5a4>)
 80069c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80069ca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80069ce:	f7f9 fe33 	bl	8000638 <__aeabi_dmul>
 80069d2:	4682      	mov	sl, r0
 80069d4:	4648      	mov	r0, r9
 80069d6:	468b      	mov	fp, r1
 80069d8:	f7f9 fdb4 	bl	8000544 <__aeabi_ui2d>
 80069dc:	4602      	mov	r2, r0
 80069de:	460b      	mov	r3, r1
 80069e0:	4650      	mov	r0, sl
 80069e2:	4659      	mov	r1, fp
 80069e4:	f7f9 fc72 	bl	80002cc <__adddf3>
 80069e8:	4682      	mov	sl, r0
 80069ea:	468b      	mov	fp, r1
 80069ec:	2d0f      	cmp	r5, #15
 80069ee:	dc38      	bgt.n	8006a62 <_strtod_l+0x452>
 80069f0:	9b06      	ldr	r3, [sp, #24]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f43f ae50 	beq.w	8006698 <_strtod_l+0x88>
 80069f8:	dd24      	ble.n	8006a44 <_strtod_l+0x434>
 80069fa:	2b16      	cmp	r3, #22
 80069fc:	dc0b      	bgt.n	8006a16 <_strtod_l+0x406>
 80069fe:	496d      	ldr	r1, [pc, #436]	; (8006bb4 <_strtod_l+0x5a4>)
 8006a00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a08:	4652      	mov	r2, sl
 8006a0a:	465b      	mov	r3, fp
 8006a0c:	f7f9 fe14 	bl	8000638 <__aeabi_dmul>
 8006a10:	4682      	mov	sl, r0
 8006a12:	468b      	mov	fp, r1
 8006a14:	e640      	b.n	8006698 <_strtod_l+0x88>
 8006a16:	9a06      	ldr	r2, [sp, #24]
 8006a18:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	db20      	blt.n	8006a62 <_strtod_l+0x452>
 8006a20:	4c64      	ldr	r4, [pc, #400]	; (8006bb4 <_strtod_l+0x5a4>)
 8006a22:	f1c5 050f 	rsb	r5, r5, #15
 8006a26:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006a2a:	4652      	mov	r2, sl
 8006a2c:	465b      	mov	r3, fp
 8006a2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a32:	f7f9 fe01 	bl	8000638 <__aeabi_dmul>
 8006a36:	9b06      	ldr	r3, [sp, #24]
 8006a38:	1b5d      	subs	r5, r3, r5
 8006a3a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006a3e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006a42:	e7e3      	b.n	8006a0c <_strtod_l+0x3fc>
 8006a44:	9b06      	ldr	r3, [sp, #24]
 8006a46:	3316      	adds	r3, #22
 8006a48:	db0b      	blt.n	8006a62 <_strtod_l+0x452>
 8006a4a:	9b05      	ldr	r3, [sp, #20]
 8006a4c:	1b9e      	subs	r6, r3, r6
 8006a4e:	4b59      	ldr	r3, [pc, #356]	; (8006bb4 <_strtod_l+0x5a4>)
 8006a50:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006a54:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006a58:	4650      	mov	r0, sl
 8006a5a:	4659      	mov	r1, fp
 8006a5c:	f7f9 ff16 	bl	800088c <__aeabi_ddiv>
 8006a60:	e7d6      	b.n	8006a10 <_strtod_l+0x400>
 8006a62:	9b06      	ldr	r3, [sp, #24]
 8006a64:	eba5 0808 	sub.w	r8, r5, r8
 8006a68:	4498      	add	r8, r3
 8006a6a:	f1b8 0f00 	cmp.w	r8, #0
 8006a6e:	dd74      	ble.n	8006b5a <_strtod_l+0x54a>
 8006a70:	f018 030f 	ands.w	r3, r8, #15
 8006a74:	d00a      	beq.n	8006a8c <_strtod_l+0x47c>
 8006a76:	494f      	ldr	r1, [pc, #316]	; (8006bb4 <_strtod_l+0x5a4>)
 8006a78:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006a7c:	4652      	mov	r2, sl
 8006a7e:	465b      	mov	r3, fp
 8006a80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a84:	f7f9 fdd8 	bl	8000638 <__aeabi_dmul>
 8006a88:	4682      	mov	sl, r0
 8006a8a:	468b      	mov	fp, r1
 8006a8c:	f038 080f 	bics.w	r8, r8, #15
 8006a90:	d04f      	beq.n	8006b32 <_strtod_l+0x522>
 8006a92:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006a96:	dd22      	ble.n	8006ade <_strtod_l+0x4ce>
 8006a98:	2500      	movs	r5, #0
 8006a9a:	462e      	mov	r6, r5
 8006a9c:	9507      	str	r5, [sp, #28]
 8006a9e:	9505      	str	r5, [sp, #20]
 8006aa0:	2322      	movs	r3, #34	; 0x22
 8006aa2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8006bbc <_strtod_l+0x5ac>
 8006aa6:	6023      	str	r3, [r4, #0]
 8006aa8:	f04f 0a00 	mov.w	sl, #0
 8006aac:	9b07      	ldr	r3, [sp, #28]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	f43f adf2 	beq.w	8006698 <_strtod_l+0x88>
 8006ab4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f000 ff8c 	bl	80079d4 <_Bfree>
 8006abc:	9905      	ldr	r1, [sp, #20]
 8006abe:	4620      	mov	r0, r4
 8006ac0:	f000 ff88 	bl	80079d4 <_Bfree>
 8006ac4:	4631      	mov	r1, r6
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	f000 ff84 	bl	80079d4 <_Bfree>
 8006acc:	9907      	ldr	r1, [sp, #28]
 8006ace:	4620      	mov	r0, r4
 8006ad0:	f000 ff80 	bl	80079d4 <_Bfree>
 8006ad4:	4629      	mov	r1, r5
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	f000 ff7c 	bl	80079d4 <_Bfree>
 8006adc:	e5dc      	b.n	8006698 <_strtod_l+0x88>
 8006ade:	4b36      	ldr	r3, [pc, #216]	; (8006bb8 <_strtod_l+0x5a8>)
 8006ae0:	9304      	str	r3, [sp, #16]
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006ae8:	4650      	mov	r0, sl
 8006aea:	4659      	mov	r1, fp
 8006aec:	4699      	mov	r9, r3
 8006aee:	f1b8 0f01 	cmp.w	r8, #1
 8006af2:	dc21      	bgt.n	8006b38 <_strtod_l+0x528>
 8006af4:	b10b      	cbz	r3, 8006afa <_strtod_l+0x4ea>
 8006af6:	4682      	mov	sl, r0
 8006af8:	468b      	mov	fp, r1
 8006afa:	4b2f      	ldr	r3, [pc, #188]	; (8006bb8 <_strtod_l+0x5a8>)
 8006afc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006b00:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006b04:	4652      	mov	r2, sl
 8006b06:	465b      	mov	r3, fp
 8006b08:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006b0c:	f7f9 fd94 	bl	8000638 <__aeabi_dmul>
 8006b10:	4b2a      	ldr	r3, [pc, #168]	; (8006bbc <_strtod_l+0x5ac>)
 8006b12:	460a      	mov	r2, r1
 8006b14:	400b      	ands	r3, r1
 8006b16:	492a      	ldr	r1, [pc, #168]	; (8006bc0 <_strtod_l+0x5b0>)
 8006b18:	428b      	cmp	r3, r1
 8006b1a:	4682      	mov	sl, r0
 8006b1c:	d8bc      	bhi.n	8006a98 <_strtod_l+0x488>
 8006b1e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006b22:	428b      	cmp	r3, r1
 8006b24:	bf86      	itte	hi
 8006b26:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006bc4 <_strtod_l+0x5b4>
 8006b2a:	f04f 3aff 	movhi.w	sl, #4294967295
 8006b2e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006b32:	2300      	movs	r3, #0
 8006b34:	9304      	str	r3, [sp, #16]
 8006b36:	e084      	b.n	8006c42 <_strtod_l+0x632>
 8006b38:	f018 0f01 	tst.w	r8, #1
 8006b3c:	d005      	beq.n	8006b4a <_strtod_l+0x53a>
 8006b3e:	9b04      	ldr	r3, [sp, #16]
 8006b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b44:	f7f9 fd78 	bl	8000638 <__aeabi_dmul>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	9a04      	ldr	r2, [sp, #16]
 8006b4c:	3208      	adds	r2, #8
 8006b4e:	f109 0901 	add.w	r9, r9, #1
 8006b52:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006b56:	9204      	str	r2, [sp, #16]
 8006b58:	e7c9      	b.n	8006aee <_strtod_l+0x4de>
 8006b5a:	d0ea      	beq.n	8006b32 <_strtod_l+0x522>
 8006b5c:	f1c8 0800 	rsb	r8, r8, #0
 8006b60:	f018 020f 	ands.w	r2, r8, #15
 8006b64:	d00a      	beq.n	8006b7c <_strtod_l+0x56c>
 8006b66:	4b13      	ldr	r3, [pc, #76]	; (8006bb4 <_strtod_l+0x5a4>)
 8006b68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b6c:	4650      	mov	r0, sl
 8006b6e:	4659      	mov	r1, fp
 8006b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b74:	f7f9 fe8a 	bl	800088c <__aeabi_ddiv>
 8006b78:	4682      	mov	sl, r0
 8006b7a:	468b      	mov	fp, r1
 8006b7c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006b80:	d0d7      	beq.n	8006b32 <_strtod_l+0x522>
 8006b82:	f1b8 0f1f 	cmp.w	r8, #31
 8006b86:	dd1f      	ble.n	8006bc8 <_strtod_l+0x5b8>
 8006b88:	2500      	movs	r5, #0
 8006b8a:	462e      	mov	r6, r5
 8006b8c:	9507      	str	r5, [sp, #28]
 8006b8e:	9505      	str	r5, [sp, #20]
 8006b90:	2322      	movs	r3, #34	; 0x22
 8006b92:	f04f 0a00 	mov.w	sl, #0
 8006b96:	f04f 0b00 	mov.w	fp, #0
 8006b9a:	6023      	str	r3, [r4, #0]
 8006b9c:	e786      	b.n	8006aac <_strtod_l+0x49c>
 8006b9e:	bf00      	nop
 8006ba0:	08009395 	.word	0x08009395
 8006ba4:	080093ac 	.word	0x080093ac
 8006ba8:	0800938c 	.word	0x0800938c
 8006bac:	0800938f 	.word	0x0800938f
 8006bb0:	0800961f 	.word	0x0800961f
 8006bb4:	08009510 	.word	0x08009510
 8006bb8:	080094e8 	.word	0x080094e8
 8006bbc:	7ff00000 	.word	0x7ff00000
 8006bc0:	7ca00000 	.word	0x7ca00000
 8006bc4:	7fefffff 	.word	0x7fefffff
 8006bc8:	f018 0310 	ands.w	r3, r8, #16
 8006bcc:	bf18      	it	ne
 8006bce:	236a      	movne	r3, #106	; 0x6a
 8006bd0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006f80 <_strtod_l+0x970>
 8006bd4:	9304      	str	r3, [sp, #16]
 8006bd6:	4650      	mov	r0, sl
 8006bd8:	4659      	mov	r1, fp
 8006bda:	2300      	movs	r3, #0
 8006bdc:	f018 0f01 	tst.w	r8, #1
 8006be0:	d004      	beq.n	8006bec <_strtod_l+0x5dc>
 8006be2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006be6:	f7f9 fd27 	bl	8000638 <__aeabi_dmul>
 8006bea:	2301      	movs	r3, #1
 8006bec:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006bf0:	f109 0908 	add.w	r9, r9, #8
 8006bf4:	d1f2      	bne.n	8006bdc <_strtod_l+0x5cc>
 8006bf6:	b10b      	cbz	r3, 8006bfc <_strtod_l+0x5ec>
 8006bf8:	4682      	mov	sl, r0
 8006bfa:	468b      	mov	fp, r1
 8006bfc:	9b04      	ldr	r3, [sp, #16]
 8006bfe:	b1c3      	cbz	r3, 8006c32 <_strtod_l+0x622>
 8006c00:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006c04:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	4659      	mov	r1, fp
 8006c0c:	dd11      	ble.n	8006c32 <_strtod_l+0x622>
 8006c0e:	2b1f      	cmp	r3, #31
 8006c10:	f340 8124 	ble.w	8006e5c <_strtod_l+0x84c>
 8006c14:	2b34      	cmp	r3, #52	; 0x34
 8006c16:	bfde      	ittt	le
 8006c18:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8006c1c:	f04f 33ff 	movle.w	r3, #4294967295
 8006c20:	fa03 f202 	lslle.w	r2, r3, r2
 8006c24:	f04f 0a00 	mov.w	sl, #0
 8006c28:	bfcc      	ite	gt
 8006c2a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8006c2e:	ea02 0b01 	andle.w	fp, r2, r1
 8006c32:	2200      	movs	r2, #0
 8006c34:	2300      	movs	r3, #0
 8006c36:	4650      	mov	r0, sl
 8006c38:	4659      	mov	r1, fp
 8006c3a:	f7f9 ff65 	bl	8000b08 <__aeabi_dcmpeq>
 8006c3e:	2800      	cmp	r0, #0
 8006c40:	d1a2      	bne.n	8006b88 <_strtod_l+0x578>
 8006c42:	9b07      	ldr	r3, [sp, #28]
 8006c44:	9300      	str	r3, [sp, #0]
 8006c46:	9908      	ldr	r1, [sp, #32]
 8006c48:	462b      	mov	r3, r5
 8006c4a:	463a      	mov	r2, r7
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f000 ff29 	bl	8007aa4 <__s2b>
 8006c52:	9007      	str	r0, [sp, #28]
 8006c54:	2800      	cmp	r0, #0
 8006c56:	f43f af1f 	beq.w	8006a98 <_strtod_l+0x488>
 8006c5a:	9b05      	ldr	r3, [sp, #20]
 8006c5c:	1b9e      	subs	r6, r3, r6
 8006c5e:	9b06      	ldr	r3, [sp, #24]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	bfb4      	ite	lt
 8006c64:	4633      	movlt	r3, r6
 8006c66:	2300      	movge	r3, #0
 8006c68:	930c      	str	r3, [sp, #48]	; 0x30
 8006c6a:	9b06      	ldr	r3, [sp, #24]
 8006c6c:	2500      	movs	r5, #0
 8006c6e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006c72:	9312      	str	r3, [sp, #72]	; 0x48
 8006c74:	462e      	mov	r6, r5
 8006c76:	9b07      	ldr	r3, [sp, #28]
 8006c78:	4620      	mov	r0, r4
 8006c7a:	6859      	ldr	r1, [r3, #4]
 8006c7c:	f000 fe6a 	bl	8007954 <_Balloc>
 8006c80:	9005      	str	r0, [sp, #20]
 8006c82:	2800      	cmp	r0, #0
 8006c84:	f43f af0c 	beq.w	8006aa0 <_strtod_l+0x490>
 8006c88:	9b07      	ldr	r3, [sp, #28]
 8006c8a:	691a      	ldr	r2, [r3, #16]
 8006c8c:	3202      	adds	r2, #2
 8006c8e:	f103 010c 	add.w	r1, r3, #12
 8006c92:	0092      	lsls	r2, r2, #2
 8006c94:	300c      	adds	r0, #12
 8006c96:	f000 fe4f 	bl	8007938 <memcpy>
 8006c9a:	ec4b ab10 	vmov	d0, sl, fp
 8006c9e:	aa1a      	add	r2, sp, #104	; 0x68
 8006ca0:	a919      	add	r1, sp, #100	; 0x64
 8006ca2:	4620      	mov	r0, r4
 8006ca4:	f001 fa44 	bl	8008130 <__d2b>
 8006ca8:	ec4b ab18 	vmov	d8, sl, fp
 8006cac:	9018      	str	r0, [sp, #96]	; 0x60
 8006cae:	2800      	cmp	r0, #0
 8006cb0:	f43f aef6 	beq.w	8006aa0 <_strtod_l+0x490>
 8006cb4:	2101      	movs	r1, #1
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f000 ff8e 	bl	8007bd8 <__i2b>
 8006cbc:	4606      	mov	r6, r0
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	f43f aeee 	beq.w	8006aa0 <_strtod_l+0x490>
 8006cc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cc6:	9904      	ldr	r1, [sp, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	bfab      	itete	ge
 8006ccc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8006cce:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006cd0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006cd2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006cd6:	bfac      	ite	ge
 8006cd8:	eb03 0902 	addge.w	r9, r3, r2
 8006cdc:	1ad7      	sublt	r7, r2, r3
 8006cde:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006ce0:	eba3 0801 	sub.w	r8, r3, r1
 8006ce4:	4490      	add	r8, r2
 8006ce6:	4ba1      	ldr	r3, [pc, #644]	; (8006f6c <_strtod_l+0x95c>)
 8006ce8:	f108 38ff 	add.w	r8, r8, #4294967295
 8006cec:	4598      	cmp	r8, r3
 8006cee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006cf2:	f280 80c7 	bge.w	8006e84 <_strtod_l+0x874>
 8006cf6:	eba3 0308 	sub.w	r3, r3, r8
 8006cfa:	2b1f      	cmp	r3, #31
 8006cfc:	eba2 0203 	sub.w	r2, r2, r3
 8006d00:	f04f 0101 	mov.w	r1, #1
 8006d04:	f300 80b1 	bgt.w	8006e6a <_strtod_l+0x85a>
 8006d08:	fa01 f303 	lsl.w	r3, r1, r3
 8006d0c:	930d      	str	r3, [sp, #52]	; 0x34
 8006d0e:	2300      	movs	r3, #0
 8006d10:	9308      	str	r3, [sp, #32]
 8006d12:	eb09 0802 	add.w	r8, r9, r2
 8006d16:	9b04      	ldr	r3, [sp, #16]
 8006d18:	45c1      	cmp	r9, r8
 8006d1a:	4417      	add	r7, r2
 8006d1c:	441f      	add	r7, r3
 8006d1e:	464b      	mov	r3, r9
 8006d20:	bfa8      	it	ge
 8006d22:	4643      	movge	r3, r8
 8006d24:	42bb      	cmp	r3, r7
 8006d26:	bfa8      	it	ge
 8006d28:	463b      	movge	r3, r7
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	bfc2      	ittt	gt
 8006d2e:	eba8 0803 	subgt.w	r8, r8, r3
 8006d32:	1aff      	subgt	r7, r7, r3
 8006d34:	eba9 0903 	subgt.w	r9, r9, r3
 8006d38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	dd17      	ble.n	8006d6e <_strtod_l+0x75e>
 8006d3e:	4631      	mov	r1, r6
 8006d40:	461a      	mov	r2, r3
 8006d42:	4620      	mov	r0, r4
 8006d44:	f001 f808 	bl	8007d58 <__pow5mult>
 8006d48:	4606      	mov	r6, r0
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	f43f aea8 	beq.w	8006aa0 <_strtod_l+0x490>
 8006d50:	4601      	mov	r1, r0
 8006d52:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006d54:	4620      	mov	r0, r4
 8006d56:	f000 ff55 	bl	8007c04 <__multiply>
 8006d5a:	900b      	str	r0, [sp, #44]	; 0x2c
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	f43f ae9f 	beq.w	8006aa0 <_strtod_l+0x490>
 8006d62:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006d64:	4620      	mov	r0, r4
 8006d66:	f000 fe35 	bl	80079d4 <_Bfree>
 8006d6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d6c:	9318      	str	r3, [sp, #96]	; 0x60
 8006d6e:	f1b8 0f00 	cmp.w	r8, #0
 8006d72:	f300 808c 	bgt.w	8006e8e <_strtod_l+0x87e>
 8006d76:	9b06      	ldr	r3, [sp, #24]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	dd08      	ble.n	8006d8e <_strtod_l+0x77e>
 8006d7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d7e:	9905      	ldr	r1, [sp, #20]
 8006d80:	4620      	mov	r0, r4
 8006d82:	f000 ffe9 	bl	8007d58 <__pow5mult>
 8006d86:	9005      	str	r0, [sp, #20]
 8006d88:	2800      	cmp	r0, #0
 8006d8a:	f43f ae89 	beq.w	8006aa0 <_strtod_l+0x490>
 8006d8e:	2f00      	cmp	r7, #0
 8006d90:	dd08      	ble.n	8006da4 <_strtod_l+0x794>
 8006d92:	9905      	ldr	r1, [sp, #20]
 8006d94:	463a      	mov	r2, r7
 8006d96:	4620      	mov	r0, r4
 8006d98:	f001 f838 	bl	8007e0c <__lshift>
 8006d9c:	9005      	str	r0, [sp, #20]
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	f43f ae7e 	beq.w	8006aa0 <_strtod_l+0x490>
 8006da4:	f1b9 0f00 	cmp.w	r9, #0
 8006da8:	dd08      	ble.n	8006dbc <_strtod_l+0x7ac>
 8006daa:	4631      	mov	r1, r6
 8006dac:	464a      	mov	r2, r9
 8006dae:	4620      	mov	r0, r4
 8006db0:	f001 f82c 	bl	8007e0c <__lshift>
 8006db4:	4606      	mov	r6, r0
 8006db6:	2800      	cmp	r0, #0
 8006db8:	f43f ae72 	beq.w	8006aa0 <_strtod_l+0x490>
 8006dbc:	9a05      	ldr	r2, [sp, #20]
 8006dbe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006dc0:	4620      	mov	r0, r4
 8006dc2:	f001 f8af 	bl	8007f24 <__mdiff>
 8006dc6:	4605      	mov	r5, r0
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	f43f ae69 	beq.w	8006aa0 <_strtod_l+0x490>
 8006dce:	68c3      	ldr	r3, [r0, #12]
 8006dd0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60c3      	str	r3, [r0, #12]
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	f001 f888 	bl	8007eec <__mcmp>
 8006ddc:	2800      	cmp	r0, #0
 8006dde:	da60      	bge.n	8006ea2 <_strtod_l+0x892>
 8006de0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006de2:	ea53 030a 	orrs.w	r3, r3, sl
 8006de6:	f040 8082 	bne.w	8006eee <_strtod_l+0x8de>
 8006dea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d17d      	bne.n	8006eee <_strtod_l+0x8de>
 8006df2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006df6:	0d1b      	lsrs	r3, r3, #20
 8006df8:	051b      	lsls	r3, r3, #20
 8006dfa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006dfe:	d976      	bls.n	8006eee <_strtod_l+0x8de>
 8006e00:	696b      	ldr	r3, [r5, #20]
 8006e02:	b913      	cbnz	r3, 8006e0a <_strtod_l+0x7fa>
 8006e04:	692b      	ldr	r3, [r5, #16]
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	dd71      	ble.n	8006eee <_strtod_l+0x8de>
 8006e0a:	4629      	mov	r1, r5
 8006e0c:	2201      	movs	r2, #1
 8006e0e:	4620      	mov	r0, r4
 8006e10:	f000 fffc 	bl	8007e0c <__lshift>
 8006e14:	4631      	mov	r1, r6
 8006e16:	4605      	mov	r5, r0
 8006e18:	f001 f868 	bl	8007eec <__mcmp>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	dd66      	ble.n	8006eee <_strtod_l+0x8de>
 8006e20:	9904      	ldr	r1, [sp, #16]
 8006e22:	4a53      	ldr	r2, [pc, #332]	; (8006f70 <_strtod_l+0x960>)
 8006e24:	465b      	mov	r3, fp
 8006e26:	2900      	cmp	r1, #0
 8006e28:	f000 8081 	beq.w	8006f2e <_strtod_l+0x91e>
 8006e2c:	ea02 010b 	and.w	r1, r2, fp
 8006e30:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006e34:	dc7b      	bgt.n	8006f2e <_strtod_l+0x91e>
 8006e36:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006e3a:	f77f aea9 	ble.w	8006b90 <_strtod_l+0x580>
 8006e3e:	4b4d      	ldr	r3, [pc, #308]	; (8006f74 <_strtod_l+0x964>)
 8006e40:	4650      	mov	r0, sl
 8006e42:	4659      	mov	r1, fp
 8006e44:	2200      	movs	r2, #0
 8006e46:	f7f9 fbf7 	bl	8000638 <__aeabi_dmul>
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	4303      	orrs	r3, r0
 8006e4e:	bf08      	it	eq
 8006e50:	2322      	moveq	r3, #34	; 0x22
 8006e52:	4682      	mov	sl, r0
 8006e54:	468b      	mov	fp, r1
 8006e56:	bf08      	it	eq
 8006e58:	6023      	streq	r3, [r4, #0]
 8006e5a:	e62b      	b.n	8006ab4 <_strtod_l+0x4a4>
 8006e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e60:	fa02 f303 	lsl.w	r3, r2, r3
 8006e64:	ea03 0a0a 	and.w	sl, r3, sl
 8006e68:	e6e3      	b.n	8006c32 <_strtod_l+0x622>
 8006e6a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006e6e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006e72:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006e76:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006e7a:	fa01 f308 	lsl.w	r3, r1, r8
 8006e7e:	9308      	str	r3, [sp, #32]
 8006e80:	910d      	str	r1, [sp, #52]	; 0x34
 8006e82:	e746      	b.n	8006d12 <_strtod_l+0x702>
 8006e84:	2300      	movs	r3, #0
 8006e86:	9308      	str	r3, [sp, #32]
 8006e88:	2301      	movs	r3, #1
 8006e8a:	930d      	str	r3, [sp, #52]	; 0x34
 8006e8c:	e741      	b.n	8006d12 <_strtod_l+0x702>
 8006e8e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006e90:	4642      	mov	r2, r8
 8006e92:	4620      	mov	r0, r4
 8006e94:	f000 ffba 	bl	8007e0c <__lshift>
 8006e98:	9018      	str	r0, [sp, #96]	; 0x60
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	f47f af6b 	bne.w	8006d76 <_strtod_l+0x766>
 8006ea0:	e5fe      	b.n	8006aa0 <_strtod_l+0x490>
 8006ea2:	465f      	mov	r7, fp
 8006ea4:	d16e      	bne.n	8006f84 <_strtod_l+0x974>
 8006ea6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ea8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006eac:	b342      	cbz	r2, 8006f00 <_strtod_l+0x8f0>
 8006eae:	4a32      	ldr	r2, [pc, #200]	; (8006f78 <_strtod_l+0x968>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d128      	bne.n	8006f06 <_strtod_l+0x8f6>
 8006eb4:	9b04      	ldr	r3, [sp, #16]
 8006eb6:	4651      	mov	r1, sl
 8006eb8:	b1eb      	cbz	r3, 8006ef6 <_strtod_l+0x8e6>
 8006eba:	4b2d      	ldr	r3, [pc, #180]	; (8006f70 <_strtod_l+0x960>)
 8006ebc:	403b      	ands	r3, r7
 8006ebe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec6:	d819      	bhi.n	8006efc <_strtod_l+0x8ec>
 8006ec8:	0d1b      	lsrs	r3, r3, #20
 8006eca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ece:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed2:	4299      	cmp	r1, r3
 8006ed4:	d117      	bne.n	8006f06 <_strtod_l+0x8f6>
 8006ed6:	4b29      	ldr	r3, [pc, #164]	; (8006f7c <_strtod_l+0x96c>)
 8006ed8:	429f      	cmp	r7, r3
 8006eda:	d102      	bne.n	8006ee2 <_strtod_l+0x8d2>
 8006edc:	3101      	adds	r1, #1
 8006ede:	f43f addf 	beq.w	8006aa0 <_strtod_l+0x490>
 8006ee2:	4b23      	ldr	r3, [pc, #140]	; (8006f70 <_strtod_l+0x960>)
 8006ee4:	403b      	ands	r3, r7
 8006ee6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006eea:	f04f 0a00 	mov.w	sl, #0
 8006eee:	9b04      	ldr	r3, [sp, #16]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1a4      	bne.n	8006e3e <_strtod_l+0x82e>
 8006ef4:	e5de      	b.n	8006ab4 <_strtod_l+0x4a4>
 8006ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8006efa:	e7ea      	b.n	8006ed2 <_strtod_l+0x8c2>
 8006efc:	4613      	mov	r3, r2
 8006efe:	e7e8      	b.n	8006ed2 <_strtod_l+0x8c2>
 8006f00:	ea53 030a 	orrs.w	r3, r3, sl
 8006f04:	d08c      	beq.n	8006e20 <_strtod_l+0x810>
 8006f06:	9b08      	ldr	r3, [sp, #32]
 8006f08:	b1db      	cbz	r3, 8006f42 <_strtod_l+0x932>
 8006f0a:	423b      	tst	r3, r7
 8006f0c:	d0ef      	beq.n	8006eee <_strtod_l+0x8de>
 8006f0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f10:	9a04      	ldr	r2, [sp, #16]
 8006f12:	4650      	mov	r0, sl
 8006f14:	4659      	mov	r1, fp
 8006f16:	b1c3      	cbz	r3, 8006f4a <_strtod_l+0x93a>
 8006f18:	f7ff fb5e 	bl	80065d8 <sulp>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	ec51 0b18 	vmov	r0, r1, d8
 8006f24:	f7f9 f9d2 	bl	80002cc <__adddf3>
 8006f28:	4682      	mov	sl, r0
 8006f2a:	468b      	mov	fp, r1
 8006f2c:	e7df      	b.n	8006eee <_strtod_l+0x8de>
 8006f2e:	4013      	ands	r3, r2
 8006f30:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006f34:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006f38:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006f3c:	f04f 3aff 	mov.w	sl, #4294967295
 8006f40:	e7d5      	b.n	8006eee <_strtod_l+0x8de>
 8006f42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f44:	ea13 0f0a 	tst.w	r3, sl
 8006f48:	e7e0      	b.n	8006f0c <_strtod_l+0x8fc>
 8006f4a:	f7ff fb45 	bl	80065d8 <sulp>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	460b      	mov	r3, r1
 8006f52:	ec51 0b18 	vmov	r0, r1, d8
 8006f56:	f7f9 f9b7 	bl	80002c8 <__aeabi_dsub>
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	4682      	mov	sl, r0
 8006f60:	468b      	mov	fp, r1
 8006f62:	f7f9 fdd1 	bl	8000b08 <__aeabi_dcmpeq>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d0c1      	beq.n	8006eee <_strtod_l+0x8de>
 8006f6a:	e611      	b.n	8006b90 <_strtod_l+0x580>
 8006f6c:	fffffc02 	.word	0xfffffc02
 8006f70:	7ff00000 	.word	0x7ff00000
 8006f74:	39500000 	.word	0x39500000
 8006f78:	000fffff 	.word	0x000fffff
 8006f7c:	7fefffff 	.word	0x7fefffff
 8006f80:	080093c0 	.word	0x080093c0
 8006f84:	4631      	mov	r1, r6
 8006f86:	4628      	mov	r0, r5
 8006f88:	f001 f92e 	bl	80081e8 <__ratio>
 8006f8c:	ec59 8b10 	vmov	r8, r9, d0
 8006f90:	ee10 0a10 	vmov	r0, s0
 8006f94:	2200      	movs	r2, #0
 8006f96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006f9a:	4649      	mov	r1, r9
 8006f9c:	f7f9 fdc8 	bl	8000b30 <__aeabi_dcmple>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d07a      	beq.n	800709a <_strtod_l+0xa8a>
 8006fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d04a      	beq.n	8007040 <_strtod_l+0xa30>
 8006faa:	4b95      	ldr	r3, [pc, #596]	; (8007200 <_strtod_l+0xbf0>)
 8006fac:	2200      	movs	r2, #0
 8006fae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006fb2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007200 <_strtod_l+0xbf0>
 8006fb6:	f04f 0800 	mov.w	r8, #0
 8006fba:	4b92      	ldr	r3, [pc, #584]	; (8007204 <_strtod_l+0xbf4>)
 8006fbc:	403b      	ands	r3, r7
 8006fbe:	930d      	str	r3, [sp, #52]	; 0x34
 8006fc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fc2:	4b91      	ldr	r3, [pc, #580]	; (8007208 <_strtod_l+0xbf8>)
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	f040 80b0 	bne.w	800712a <_strtod_l+0xb1a>
 8006fca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006fce:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006fd2:	ec4b ab10 	vmov	d0, sl, fp
 8006fd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006fda:	f001 f82d 	bl	8008038 <__ulp>
 8006fde:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006fe2:	ec53 2b10 	vmov	r2, r3, d0
 8006fe6:	f7f9 fb27 	bl	8000638 <__aeabi_dmul>
 8006fea:	4652      	mov	r2, sl
 8006fec:	465b      	mov	r3, fp
 8006fee:	f7f9 f96d 	bl	80002cc <__adddf3>
 8006ff2:	460b      	mov	r3, r1
 8006ff4:	4983      	ldr	r1, [pc, #524]	; (8007204 <_strtod_l+0xbf4>)
 8006ff6:	4a85      	ldr	r2, [pc, #532]	; (800720c <_strtod_l+0xbfc>)
 8006ff8:	4019      	ands	r1, r3
 8006ffa:	4291      	cmp	r1, r2
 8006ffc:	4682      	mov	sl, r0
 8006ffe:	d960      	bls.n	80070c2 <_strtod_l+0xab2>
 8007000:	ee18 3a90 	vmov	r3, s17
 8007004:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007008:	4293      	cmp	r3, r2
 800700a:	d104      	bne.n	8007016 <_strtod_l+0xa06>
 800700c:	ee18 3a10 	vmov	r3, s16
 8007010:	3301      	adds	r3, #1
 8007012:	f43f ad45 	beq.w	8006aa0 <_strtod_l+0x490>
 8007016:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007218 <_strtod_l+0xc08>
 800701a:	f04f 3aff 	mov.w	sl, #4294967295
 800701e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007020:	4620      	mov	r0, r4
 8007022:	f000 fcd7 	bl	80079d4 <_Bfree>
 8007026:	9905      	ldr	r1, [sp, #20]
 8007028:	4620      	mov	r0, r4
 800702a:	f000 fcd3 	bl	80079d4 <_Bfree>
 800702e:	4631      	mov	r1, r6
 8007030:	4620      	mov	r0, r4
 8007032:	f000 fccf 	bl	80079d4 <_Bfree>
 8007036:	4629      	mov	r1, r5
 8007038:	4620      	mov	r0, r4
 800703a:	f000 fccb 	bl	80079d4 <_Bfree>
 800703e:	e61a      	b.n	8006c76 <_strtod_l+0x666>
 8007040:	f1ba 0f00 	cmp.w	sl, #0
 8007044:	d11b      	bne.n	800707e <_strtod_l+0xa6e>
 8007046:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800704a:	b9f3      	cbnz	r3, 800708a <_strtod_l+0xa7a>
 800704c:	4b6c      	ldr	r3, [pc, #432]	; (8007200 <_strtod_l+0xbf0>)
 800704e:	2200      	movs	r2, #0
 8007050:	4640      	mov	r0, r8
 8007052:	4649      	mov	r1, r9
 8007054:	f7f9 fd62 	bl	8000b1c <__aeabi_dcmplt>
 8007058:	b9d0      	cbnz	r0, 8007090 <_strtod_l+0xa80>
 800705a:	4640      	mov	r0, r8
 800705c:	4649      	mov	r1, r9
 800705e:	4b6c      	ldr	r3, [pc, #432]	; (8007210 <_strtod_l+0xc00>)
 8007060:	2200      	movs	r2, #0
 8007062:	f7f9 fae9 	bl	8000638 <__aeabi_dmul>
 8007066:	4680      	mov	r8, r0
 8007068:	4689      	mov	r9, r1
 800706a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800706e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007072:	9315      	str	r3, [sp, #84]	; 0x54
 8007074:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007078:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800707c:	e79d      	b.n	8006fba <_strtod_l+0x9aa>
 800707e:	f1ba 0f01 	cmp.w	sl, #1
 8007082:	d102      	bne.n	800708a <_strtod_l+0xa7a>
 8007084:	2f00      	cmp	r7, #0
 8007086:	f43f ad83 	beq.w	8006b90 <_strtod_l+0x580>
 800708a:	4b62      	ldr	r3, [pc, #392]	; (8007214 <_strtod_l+0xc04>)
 800708c:	2200      	movs	r2, #0
 800708e:	e78e      	b.n	8006fae <_strtod_l+0x99e>
 8007090:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007210 <_strtod_l+0xc00>
 8007094:	f04f 0800 	mov.w	r8, #0
 8007098:	e7e7      	b.n	800706a <_strtod_l+0xa5a>
 800709a:	4b5d      	ldr	r3, [pc, #372]	; (8007210 <_strtod_l+0xc00>)
 800709c:	4640      	mov	r0, r8
 800709e:	4649      	mov	r1, r9
 80070a0:	2200      	movs	r2, #0
 80070a2:	f7f9 fac9 	bl	8000638 <__aeabi_dmul>
 80070a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070a8:	4680      	mov	r8, r0
 80070aa:	4689      	mov	r9, r1
 80070ac:	b933      	cbnz	r3, 80070bc <_strtod_l+0xaac>
 80070ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070b2:	900e      	str	r0, [sp, #56]	; 0x38
 80070b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80070b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80070ba:	e7dd      	b.n	8007078 <_strtod_l+0xa68>
 80070bc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80070c0:	e7f9      	b.n	80070b6 <_strtod_l+0xaa6>
 80070c2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80070c6:	9b04      	ldr	r3, [sp, #16]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d1a8      	bne.n	800701e <_strtod_l+0xa0e>
 80070cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80070d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070d2:	0d1b      	lsrs	r3, r3, #20
 80070d4:	051b      	lsls	r3, r3, #20
 80070d6:	429a      	cmp	r2, r3
 80070d8:	d1a1      	bne.n	800701e <_strtod_l+0xa0e>
 80070da:	4640      	mov	r0, r8
 80070dc:	4649      	mov	r1, r9
 80070de:	f7f9 fdcd 	bl	8000c7c <__aeabi_d2lz>
 80070e2:	f7f9 fa7b 	bl	80005dc <__aeabi_l2d>
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	4640      	mov	r0, r8
 80070ec:	4649      	mov	r1, r9
 80070ee:	f7f9 f8eb 	bl	80002c8 <__aeabi_dsub>
 80070f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80070f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80070f8:	ea43 030a 	orr.w	r3, r3, sl
 80070fc:	4313      	orrs	r3, r2
 80070fe:	4680      	mov	r8, r0
 8007100:	4689      	mov	r9, r1
 8007102:	d055      	beq.n	80071b0 <_strtod_l+0xba0>
 8007104:	a336      	add	r3, pc, #216	; (adr r3, 80071e0 <_strtod_l+0xbd0>)
 8007106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710a:	f7f9 fd07 	bl	8000b1c <__aeabi_dcmplt>
 800710e:	2800      	cmp	r0, #0
 8007110:	f47f acd0 	bne.w	8006ab4 <_strtod_l+0x4a4>
 8007114:	a334      	add	r3, pc, #208	; (adr r3, 80071e8 <_strtod_l+0xbd8>)
 8007116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800711a:	4640      	mov	r0, r8
 800711c:	4649      	mov	r1, r9
 800711e:	f7f9 fd1b 	bl	8000b58 <__aeabi_dcmpgt>
 8007122:	2800      	cmp	r0, #0
 8007124:	f43f af7b 	beq.w	800701e <_strtod_l+0xa0e>
 8007128:	e4c4      	b.n	8006ab4 <_strtod_l+0x4a4>
 800712a:	9b04      	ldr	r3, [sp, #16]
 800712c:	b333      	cbz	r3, 800717c <_strtod_l+0xb6c>
 800712e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007130:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007134:	d822      	bhi.n	800717c <_strtod_l+0xb6c>
 8007136:	a32e      	add	r3, pc, #184	; (adr r3, 80071f0 <_strtod_l+0xbe0>)
 8007138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713c:	4640      	mov	r0, r8
 800713e:	4649      	mov	r1, r9
 8007140:	f7f9 fcf6 	bl	8000b30 <__aeabi_dcmple>
 8007144:	b1a0      	cbz	r0, 8007170 <_strtod_l+0xb60>
 8007146:	4649      	mov	r1, r9
 8007148:	4640      	mov	r0, r8
 800714a:	f7f9 fd0f 	bl	8000b6c <__aeabi_d2uiz>
 800714e:	2801      	cmp	r0, #1
 8007150:	bf38      	it	cc
 8007152:	2001      	movcc	r0, #1
 8007154:	f7f9 f9f6 	bl	8000544 <__aeabi_ui2d>
 8007158:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800715a:	4680      	mov	r8, r0
 800715c:	4689      	mov	r9, r1
 800715e:	bb23      	cbnz	r3, 80071aa <_strtod_l+0xb9a>
 8007160:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007164:	9010      	str	r0, [sp, #64]	; 0x40
 8007166:	9311      	str	r3, [sp, #68]	; 0x44
 8007168:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800716c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007170:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007172:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007174:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007178:	1a9b      	subs	r3, r3, r2
 800717a:	9309      	str	r3, [sp, #36]	; 0x24
 800717c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007180:	eeb0 0a48 	vmov.f32	s0, s16
 8007184:	eef0 0a68 	vmov.f32	s1, s17
 8007188:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800718c:	f000 ff54 	bl	8008038 <__ulp>
 8007190:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007194:	ec53 2b10 	vmov	r2, r3, d0
 8007198:	f7f9 fa4e 	bl	8000638 <__aeabi_dmul>
 800719c:	ec53 2b18 	vmov	r2, r3, d8
 80071a0:	f7f9 f894 	bl	80002cc <__adddf3>
 80071a4:	4682      	mov	sl, r0
 80071a6:	468b      	mov	fp, r1
 80071a8:	e78d      	b.n	80070c6 <_strtod_l+0xab6>
 80071aa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80071ae:	e7db      	b.n	8007168 <_strtod_l+0xb58>
 80071b0:	a311      	add	r3, pc, #68	; (adr r3, 80071f8 <_strtod_l+0xbe8>)
 80071b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071b6:	f7f9 fcb1 	bl	8000b1c <__aeabi_dcmplt>
 80071ba:	e7b2      	b.n	8007122 <_strtod_l+0xb12>
 80071bc:	2300      	movs	r3, #0
 80071be:	930a      	str	r3, [sp, #40]	; 0x28
 80071c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80071c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071c4:	6013      	str	r3, [r2, #0]
 80071c6:	f7ff ba6b 	b.w	80066a0 <_strtod_l+0x90>
 80071ca:	2a65      	cmp	r2, #101	; 0x65
 80071cc:	f43f ab5f 	beq.w	800688e <_strtod_l+0x27e>
 80071d0:	2a45      	cmp	r2, #69	; 0x45
 80071d2:	f43f ab5c 	beq.w	800688e <_strtod_l+0x27e>
 80071d6:	2301      	movs	r3, #1
 80071d8:	f7ff bb94 	b.w	8006904 <_strtod_l+0x2f4>
 80071dc:	f3af 8000 	nop.w
 80071e0:	94a03595 	.word	0x94a03595
 80071e4:	3fdfffff 	.word	0x3fdfffff
 80071e8:	35afe535 	.word	0x35afe535
 80071ec:	3fe00000 	.word	0x3fe00000
 80071f0:	ffc00000 	.word	0xffc00000
 80071f4:	41dfffff 	.word	0x41dfffff
 80071f8:	94a03595 	.word	0x94a03595
 80071fc:	3fcfffff 	.word	0x3fcfffff
 8007200:	3ff00000 	.word	0x3ff00000
 8007204:	7ff00000 	.word	0x7ff00000
 8007208:	7fe00000 	.word	0x7fe00000
 800720c:	7c9fffff 	.word	0x7c9fffff
 8007210:	3fe00000 	.word	0x3fe00000
 8007214:	bff00000 	.word	0xbff00000
 8007218:	7fefffff 	.word	0x7fefffff

0800721c <strtod>:
 800721c:	460a      	mov	r2, r1
 800721e:	4601      	mov	r1, r0
 8007220:	4802      	ldr	r0, [pc, #8]	; (800722c <strtod+0x10>)
 8007222:	4b03      	ldr	r3, [pc, #12]	; (8007230 <strtod+0x14>)
 8007224:	6800      	ldr	r0, [r0, #0]
 8007226:	f7ff b9f3 	b.w	8006610 <_strtod_l>
 800722a:	bf00      	nop
 800722c:	2000000c 	.word	0x2000000c
 8007230:	20000074 	.word	0x20000074

08007234 <rshift>:
 8007234:	6903      	ldr	r3, [r0, #16]
 8007236:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800723a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800723e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007242:	f100 0414 	add.w	r4, r0, #20
 8007246:	dd45      	ble.n	80072d4 <rshift+0xa0>
 8007248:	f011 011f 	ands.w	r1, r1, #31
 800724c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007250:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007254:	d10c      	bne.n	8007270 <rshift+0x3c>
 8007256:	f100 0710 	add.w	r7, r0, #16
 800725a:	4629      	mov	r1, r5
 800725c:	42b1      	cmp	r1, r6
 800725e:	d334      	bcc.n	80072ca <rshift+0x96>
 8007260:	1a9b      	subs	r3, r3, r2
 8007262:	009b      	lsls	r3, r3, #2
 8007264:	1eea      	subs	r2, r5, #3
 8007266:	4296      	cmp	r6, r2
 8007268:	bf38      	it	cc
 800726a:	2300      	movcc	r3, #0
 800726c:	4423      	add	r3, r4
 800726e:	e015      	b.n	800729c <rshift+0x68>
 8007270:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007274:	f1c1 0820 	rsb	r8, r1, #32
 8007278:	40cf      	lsrs	r7, r1
 800727a:	f105 0e04 	add.w	lr, r5, #4
 800727e:	46a1      	mov	r9, r4
 8007280:	4576      	cmp	r6, lr
 8007282:	46f4      	mov	ip, lr
 8007284:	d815      	bhi.n	80072b2 <rshift+0x7e>
 8007286:	1a9a      	subs	r2, r3, r2
 8007288:	0092      	lsls	r2, r2, #2
 800728a:	3a04      	subs	r2, #4
 800728c:	3501      	adds	r5, #1
 800728e:	42ae      	cmp	r6, r5
 8007290:	bf38      	it	cc
 8007292:	2200      	movcc	r2, #0
 8007294:	18a3      	adds	r3, r4, r2
 8007296:	50a7      	str	r7, [r4, r2]
 8007298:	b107      	cbz	r7, 800729c <rshift+0x68>
 800729a:	3304      	adds	r3, #4
 800729c:	1b1a      	subs	r2, r3, r4
 800729e:	42a3      	cmp	r3, r4
 80072a0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80072a4:	bf08      	it	eq
 80072a6:	2300      	moveq	r3, #0
 80072a8:	6102      	str	r2, [r0, #16]
 80072aa:	bf08      	it	eq
 80072ac:	6143      	streq	r3, [r0, #20]
 80072ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80072b2:	f8dc c000 	ldr.w	ip, [ip]
 80072b6:	fa0c fc08 	lsl.w	ip, ip, r8
 80072ba:	ea4c 0707 	orr.w	r7, ip, r7
 80072be:	f849 7b04 	str.w	r7, [r9], #4
 80072c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80072c6:	40cf      	lsrs	r7, r1
 80072c8:	e7da      	b.n	8007280 <rshift+0x4c>
 80072ca:	f851 cb04 	ldr.w	ip, [r1], #4
 80072ce:	f847 cf04 	str.w	ip, [r7, #4]!
 80072d2:	e7c3      	b.n	800725c <rshift+0x28>
 80072d4:	4623      	mov	r3, r4
 80072d6:	e7e1      	b.n	800729c <rshift+0x68>

080072d8 <__hexdig_fun>:
 80072d8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80072dc:	2b09      	cmp	r3, #9
 80072de:	d802      	bhi.n	80072e6 <__hexdig_fun+0xe>
 80072e0:	3820      	subs	r0, #32
 80072e2:	b2c0      	uxtb	r0, r0
 80072e4:	4770      	bx	lr
 80072e6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80072ea:	2b05      	cmp	r3, #5
 80072ec:	d801      	bhi.n	80072f2 <__hexdig_fun+0x1a>
 80072ee:	3847      	subs	r0, #71	; 0x47
 80072f0:	e7f7      	b.n	80072e2 <__hexdig_fun+0xa>
 80072f2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80072f6:	2b05      	cmp	r3, #5
 80072f8:	d801      	bhi.n	80072fe <__hexdig_fun+0x26>
 80072fa:	3827      	subs	r0, #39	; 0x27
 80072fc:	e7f1      	b.n	80072e2 <__hexdig_fun+0xa>
 80072fe:	2000      	movs	r0, #0
 8007300:	4770      	bx	lr
	...

08007304 <__gethex>:
 8007304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007308:	ed2d 8b02 	vpush	{d8}
 800730c:	b089      	sub	sp, #36	; 0x24
 800730e:	ee08 0a10 	vmov	s16, r0
 8007312:	9304      	str	r3, [sp, #16]
 8007314:	4bb4      	ldr	r3, [pc, #720]	; (80075e8 <__gethex+0x2e4>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	9301      	str	r3, [sp, #4]
 800731a:	4618      	mov	r0, r3
 800731c:	468b      	mov	fp, r1
 800731e:	4690      	mov	r8, r2
 8007320:	f7f8 ff76 	bl	8000210 <strlen>
 8007324:	9b01      	ldr	r3, [sp, #4]
 8007326:	f8db 2000 	ldr.w	r2, [fp]
 800732a:	4403      	add	r3, r0
 800732c:	4682      	mov	sl, r0
 800732e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007332:	9305      	str	r3, [sp, #20]
 8007334:	1c93      	adds	r3, r2, #2
 8007336:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800733a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800733e:	32fe      	adds	r2, #254	; 0xfe
 8007340:	18d1      	adds	r1, r2, r3
 8007342:	461f      	mov	r7, r3
 8007344:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007348:	9100      	str	r1, [sp, #0]
 800734a:	2830      	cmp	r0, #48	; 0x30
 800734c:	d0f8      	beq.n	8007340 <__gethex+0x3c>
 800734e:	f7ff ffc3 	bl	80072d8 <__hexdig_fun>
 8007352:	4604      	mov	r4, r0
 8007354:	2800      	cmp	r0, #0
 8007356:	d13a      	bne.n	80073ce <__gethex+0xca>
 8007358:	9901      	ldr	r1, [sp, #4]
 800735a:	4652      	mov	r2, sl
 800735c:	4638      	mov	r0, r7
 800735e:	f001 f87f 	bl	8008460 <strncmp>
 8007362:	4605      	mov	r5, r0
 8007364:	2800      	cmp	r0, #0
 8007366:	d168      	bne.n	800743a <__gethex+0x136>
 8007368:	f817 000a 	ldrb.w	r0, [r7, sl]
 800736c:	eb07 060a 	add.w	r6, r7, sl
 8007370:	f7ff ffb2 	bl	80072d8 <__hexdig_fun>
 8007374:	2800      	cmp	r0, #0
 8007376:	d062      	beq.n	800743e <__gethex+0x13a>
 8007378:	4633      	mov	r3, r6
 800737a:	7818      	ldrb	r0, [r3, #0]
 800737c:	2830      	cmp	r0, #48	; 0x30
 800737e:	461f      	mov	r7, r3
 8007380:	f103 0301 	add.w	r3, r3, #1
 8007384:	d0f9      	beq.n	800737a <__gethex+0x76>
 8007386:	f7ff ffa7 	bl	80072d8 <__hexdig_fun>
 800738a:	2301      	movs	r3, #1
 800738c:	fab0 f480 	clz	r4, r0
 8007390:	0964      	lsrs	r4, r4, #5
 8007392:	4635      	mov	r5, r6
 8007394:	9300      	str	r3, [sp, #0]
 8007396:	463a      	mov	r2, r7
 8007398:	4616      	mov	r6, r2
 800739a:	3201      	adds	r2, #1
 800739c:	7830      	ldrb	r0, [r6, #0]
 800739e:	f7ff ff9b 	bl	80072d8 <__hexdig_fun>
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d1f8      	bne.n	8007398 <__gethex+0x94>
 80073a6:	9901      	ldr	r1, [sp, #4]
 80073a8:	4652      	mov	r2, sl
 80073aa:	4630      	mov	r0, r6
 80073ac:	f001 f858 	bl	8008460 <strncmp>
 80073b0:	b980      	cbnz	r0, 80073d4 <__gethex+0xd0>
 80073b2:	b94d      	cbnz	r5, 80073c8 <__gethex+0xc4>
 80073b4:	eb06 050a 	add.w	r5, r6, sl
 80073b8:	462a      	mov	r2, r5
 80073ba:	4616      	mov	r6, r2
 80073bc:	3201      	adds	r2, #1
 80073be:	7830      	ldrb	r0, [r6, #0]
 80073c0:	f7ff ff8a 	bl	80072d8 <__hexdig_fun>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	d1f8      	bne.n	80073ba <__gethex+0xb6>
 80073c8:	1bad      	subs	r5, r5, r6
 80073ca:	00ad      	lsls	r5, r5, #2
 80073cc:	e004      	b.n	80073d8 <__gethex+0xd4>
 80073ce:	2400      	movs	r4, #0
 80073d0:	4625      	mov	r5, r4
 80073d2:	e7e0      	b.n	8007396 <__gethex+0x92>
 80073d4:	2d00      	cmp	r5, #0
 80073d6:	d1f7      	bne.n	80073c8 <__gethex+0xc4>
 80073d8:	7833      	ldrb	r3, [r6, #0]
 80073da:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80073de:	2b50      	cmp	r3, #80	; 0x50
 80073e0:	d13b      	bne.n	800745a <__gethex+0x156>
 80073e2:	7873      	ldrb	r3, [r6, #1]
 80073e4:	2b2b      	cmp	r3, #43	; 0x2b
 80073e6:	d02c      	beq.n	8007442 <__gethex+0x13e>
 80073e8:	2b2d      	cmp	r3, #45	; 0x2d
 80073ea:	d02e      	beq.n	800744a <__gethex+0x146>
 80073ec:	1c71      	adds	r1, r6, #1
 80073ee:	f04f 0900 	mov.w	r9, #0
 80073f2:	7808      	ldrb	r0, [r1, #0]
 80073f4:	f7ff ff70 	bl	80072d8 <__hexdig_fun>
 80073f8:	1e43      	subs	r3, r0, #1
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	2b18      	cmp	r3, #24
 80073fe:	d82c      	bhi.n	800745a <__gethex+0x156>
 8007400:	f1a0 0210 	sub.w	r2, r0, #16
 8007404:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007408:	f7ff ff66 	bl	80072d8 <__hexdig_fun>
 800740c:	1e43      	subs	r3, r0, #1
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b18      	cmp	r3, #24
 8007412:	d91d      	bls.n	8007450 <__gethex+0x14c>
 8007414:	f1b9 0f00 	cmp.w	r9, #0
 8007418:	d000      	beq.n	800741c <__gethex+0x118>
 800741a:	4252      	negs	r2, r2
 800741c:	4415      	add	r5, r2
 800741e:	f8cb 1000 	str.w	r1, [fp]
 8007422:	b1e4      	cbz	r4, 800745e <__gethex+0x15a>
 8007424:	9b00      	ldr	r3, [sp, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	bf14      	ite	ne
 800742a:	2700      	movne	r7, #0
 800742c:	2706      	moveq	r7, #6
 800742e:	4638      	mov	r0, r7
 8007430:	b009      	add	sp, #36	; 0x24
 8007432:	ecbd 8b02 	vpop	{d8}
 8007436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800743a:	463e      	mov	r6, r7
 800743c:	4625      	mov	r5, r4
 800743e:	2401      	movs	r4, #1
 8007440:	e7ca      	b.n	80073d8 <__gethex+0xd4>
 8007442:	f04f 0900 	mov.w	r9, #0
 8007446:	1cb1      	adds	r1, r6, #2
 8007448:	e7d3      	b.n	80073f2 <__gethex+0xee>
 800744a:	f04f 0901 	mov.w	r9, #1
 800744e:	e7fa      	b.n	8007446 <__gethex+0x142>
 8007450:	230a      	movs	r3, #10
 8007452:	fb03 0202 	mla	r2, r3, r2, r0
 8007456:	3a10      	subs	r2, #16
 8007458:	e7d4      	b.n	8007404 <__gethex+0x100>
 800745a:	4631      	mov	r1, r6
 800745c:	e7df      	b.n	800741e <__gethex+0x11a>
 800745e:	1bf3      	subs	r3, r6, r7
 8007460:	3b01      	subs	r3, #1
 8007462:	4621      	mov	r1, r4
 8007464:	2b07      	cmp	r3, #7
 8007466:	dc0b      	bgt.n	8007480 <__gethex+0x17c>
 8007468:	ee18 0a10 	vmov	r0, s16
 800746c:	f000 fa72 	bl	8007954 <_Balloc>
 8007470:	4604      	mov	r4, r0
 8007472:	b940      	cbnz	r0, 8007486 <__gethex+0x182>
 8007474:	4b5d      	ldr	r3, [pc, #372]	; (80075ec <__gethex+0x2e8>)
 8007476:	4602      	mov	r2, r0
 8007478:	21de      	movs	r1, #222	; 0xde
 800747a:	485d      	ldr	r0, [pc, #372]	; (80075f0 <__gethex+0x2ec>)
 800747c:	f001 f812 	bl	80084a4 <__assert_func>
 8007480:	3101      	adds	r1, #1
 8007482:	105b      	asrs	r3, r3, #1
 8007484:	e7ee      	b.n	8007464 <__gethex+0x160>
 8007486:	f100 0914 	add.w	r9, r0, #20
 800748a:	f04f 0b00 	mov.w	fp, #0
 800748e:	f1ca 0301 	rsb	r3, sl, #1
 8007492:	f8cd 9008 	str.w	r9, [sp, #8]
 8007496:	f8cd b000 	str.w	fp, [sp]
 800749a:	9306      	str	r3, [sp, #24]
 800749c:	42b7      	cmp	r7, r6
 800749e:	d340      	bcc.n	8007522 <__gethex+0x21e>
 80074a0:	9802      	ldr	r0, [sp, #8]
 80074a2:	9b00      	ldr	r3, [sp, #0]
 80074a4:	f840 3b04 	str.w	r3, [r0], #4
 80074a8:	eba0 0009 	sub.w	r0, r0, r9
 80074ac:	1080      	asrs	r0, r0, #2
 80074ae:	0146      	lsls	r6, r0, #5
 80074b0:	6120      	str	r0, [r4, #16]
 80074b2:	4618      	mov	r0, r3
 80074b4:	f000 fb40 	bl	8007b38 <__hi0bits>
 80074b8:	1a30      	subs	r0, r6, r0
 80074ba:	f8d8 6000 	ldr.w	r6, [r8]
 80074be:	42b0      	cmp	r0, r6
 80074c0:	dd63      	ble.n	800758a <__gethex+0x286>
 80074c2:	1b87      	subs	r7, r0, r6
 80074c4:	4639      	mov	r1, r7
 80074c6:	4620      	mov	r0, r4
 80074c8:	f000 fee4 	bl	8008294 <__any_on>
 80074cc:	4682      	mov	sl, r0
 80074ce:	b1a8      	cbz	r0, 80074fc <__gethex+0x1f8>
 80074d0:	1e7b      	subs	r3, r7, #1
 80074d2:	1159      	asrs	r1, r3, #5
 80074d4:	f003 021f 	and.w	r2, r3, #31
 80074d8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80074dc:	f04f 0a01 	mov.w	sl, #1
 80074e0:	fa0a f202 	lsl.w	r2, sl, r2
 80074e4:	420a      	tst	r2, r1
 80074e6:	d009      	beq.n	80074fc <__gethex+0x1f8>
 80074e8:	4553      	cmp	r3, sl
 80074ea:	dd05      	ble.n	80074f8 <__gethex+0x1f4>
 80074ec:	1eb9      	subs	r1, r7, #2
 80074ee:	4620      	mov	r0, r4
 80074f0:	f000 fed0 	bl	8008294 <__any_on>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d145      	bne.n	8007584 <__gethex+0x280>
 80074f8:	f04f 0a02 	mov.w	sl, #2
 80074fc:	4639      	mov	r1, r7
 80074fe:	4620      	mov	r0, r4
 8007500:	f7ff fe98 	bl	8007234 <rshift>
 8007504:	443d      	add	r5, r7
 8007506:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800750a:	42ab      	cmp	r3, r5
 800750c:	da4c      	bge.n	80075a8 <__gethex+0x2a4>
 800750e:	ee18 0a10 	vmov	r0, s16
 8007512:	4621      	mov	r1, r4
 8007514:	f000 fa5e 	bl	80079d4 <_Bfree>
 8007518:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800751a:	2300      	movs	r3, #0
 800751c:	6013      	str	r3, [r2, #0]
 800751e:	27a3      	movs	r7, #163	; 0xa3
 8007520:	e785      	b.n	800742e <__gethex+0x12a>
 8007522:	1e73      	subs	r3, r6, #1
 8007524:	9a05      	ldr	r2, [sp, #20]
 8007526:	9303      	str	r3, [sp, #12]
 8007528:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800752c:	4293      	cmp	r3, r2
 800752e:	d019      	beq.n	8007564 <__gethex+0x260>
 8007530:	f1bb 0f20 	cmp.w	fp, #32
 8007534:	d107      	bne.n	8007546 <__gethex+0x242>
 8007536:	9b02      	ldr	r3, [sp, #8]
 8007538:	9a00      	ldr	r2, [sp, #0]
 800753a:	f843 2b04 	str.w	r2, [r3], #4
 800753e:	9302      	str	r3, [sp, #8]
 8007540:	2300      	movs	r3, #0
 8007542:	9300      	str	r3, [sp, #0]
 8007544:	469b      	mov	fp, r3
 8007546:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800754a:	f7ff fec5 	bl	80072d8 <__hexdig_fun>
 800754e:	9b00      	ldr	r3, [sp, #0]
 8007550:	f000 000f 	and.w	r0, r0, #15
 8007554:	fa00 f00b 	lsl.w	r0, r0, fp
 8007558:	4303      	orrs	r3, r0
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	f10b 0b04 	add.w	fp, fp, #4
 8007560:	9b03      	ldr	r3, [sp, #12]
 8007562:	e00d      	b.n	8007580 <__gethex+0x27c>
 8007564:	9b03      	ldr	r3, [sp, #12]
 8007566:	9a06      	ldr	r2, [sp, #24]
 8007568:	4413      	add	r3, r2
 800756a:	42bb      	cmp	r3, r7
 800756c:	d3e0      	bcc.n	8007530 <__gethex+0x22c>
 800756e:	4618      	mov	r0, r3
 8007570:	9901      	ldr	r1, [sp, #4]
 8007572:	9307      	str	r3, [sp, #28]
 8007574:	4652      	mov	r2, sl
 8007576:	f000 ff73 	bl	8008460 <strncmp>
 800757a:	9b07      	ldr	r3, [sp, #28]
 800757c:	2800      	cmp	r0, #0
 800757e:	d1d7      	bne.n	8007530 <__gethex+0x22c>
 8007580:	461e      	mov	r6, r3
 8007582:	e78b      	b.n	800749c <__gethex+0x198>
 8007584:	f04f 0a03 	mov.w	sl, #3
 8007588:	e7b8      	b.n	80074fc <__gethex+0x1f8>
 800758a:	da0a      	bge.n	80075a2 <__gethex+0x29e>
 800758c:	1a37      	subs	r7, r6, r0
 800758e:	4621      	mov	r1, r4
 8007590:	ee18 0a10 	vmov	r0, s16
 8007594:	463a      	mov	r2, r7
 8007596:	f000 fc39 	bl	8007e0c <__lshift>
 800759a:	1bed      	subs	r5, r5, r7
 800759c:	4604      	mov	r4, r0
 800759e:	f100 0914 	add.w	r9, r0, #20
 80075a2:	f04f 0a00 	mov.w	sl, #0
 80075a6:	e7ae      	b.n	8007506 <__gethex+0x202>
 80075a8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80075ac:	42a8      	cmp	r0, r5
 80075ae:	dd72      	ble.n	8007696 <__gethex+0x392>
 80075b0:	1b45      	subs	r5, r0, r5
 80075b2:	42ae      	cmp	r6, r5
 80075b4:	dc36      	bgt.n	8007624 <__gethex+0x320>
 80075b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d02a      	beq.n	8007614 <__gethex+0x310>
 80075be:	2b03      	cmp	r3, #3
 80075c0:	d02c      	beq.n	800761c <__gethex+0x318>
 80075c2:	2b01      	cmp	r3, #1
 80075c4:	d11c      	bne.n	8007600 <__gethex+0x2fc>
 80075c6:	42ae      	cmp	r6, r5
 80075c8:	d11a      	bne.n	8007600 <__gethex+0x2fc>
 80075ca:	2e01      	cmp	r6, #1
 80075cc:	d112      	bne.n	80075f4 <__gethex+0x2f0>
 80075ce:	9a04      	ldr	r2, [sp, #16]
 80075d0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80075d4:	6013      	str	r3, [r2, #0]
 80075d6:	2301      	movs	r3, #1
 80075d8:	6123      	str	r3, [r4, #16]
 80075da:	f8c9 3000 	str.w	r3, [r9]
 80075de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80075e0:	2762      	movs	r7, #98	; 0x62
 80075e2:	601c      	str	r4, [r3, #0]
 80075e4:	e723      	b.n	800742e <__gethex+0x12a>
 80075e6:	bf00      	nop
 80075e8:	08009460 	.word	0x08009460
 80075ec:	080093e8 	.word	0x080093e8
 80075f0:	080093f9 	.word	0x080093f9
 80075f4:	1e71      	subs	r1, r6, #1
 80075f6:	4620      	mov	r0, r4
 80075f8:	f000 fe4c 	bl	8008294 <__any_on>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d1e6      	bne.n	80075ce <__gethex+0x2ca>
 8007600:	ee18 0a10 	vmov	r0, s16
 8007604:	4621      	mov	r1, r4
 8007606:	f000 f9e5 	bl	80079d4 <_Bfree>
 800760a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800760c:	2300      	movs	r3, #0
 800760e:	6013      	str	r3, [r2, #0]
 8007610:	2750      	movs	r7, #80	; 0x50
 8007612:	e70c      	b.n	800742e <__gethex+0x12a>
 8007614:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1f2      	bne.n	8007600 <__gethex+0x2fc>
 800761a:	e7d8      	b.n	80075ce <__gethex+0x2ca>
 800761c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800761e:	2b00      	cmp	r3, #0
 8007620:	d1d5      	bne.n	80075ce <__gethex+0x2ca>
 8007622:	e7ed      	b.n	8007600 <__gethex+0x2fc>
 8007624:	1e6f      	subs	r7, r5, #1
 8007626:	f1ba 0f00 	cmp.w	sl, #0
 800762a:	d131      	bne.n	8007690 <__gethex+0x38c>
 800762c:	b127      	cbz	r7, 8007638 <__gethex+0x334>
 800762e:	4639      	mov	r1, r7
 8007630:	4620      	mov	r0, r4
 8007632:	f000 fe2f 	bl	8008294 <__any_on>
 8007636:	4682      	mov	sl, r0
 8007638:	117b      	asrs	r3, r7, #5
 800763a:	2101      	movs	r1, #1
 800763c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007640:	f007 071f 	and.w	r7, r7, #31
 8007644:	fa01 f707 	lsl.w	r7, r1, r7
 8007648:	421f      	tst	r7, r3
 800764a:	4629      	mov	r1, r5
 800764c:	4620      	mov	r0, r4
 800764e:	bf18      	it	ne
 8007650:	f04a 0a02 	orrne.w	sl, sl, #2
 8007654:	1b76      	subs	r6, r6, r5
 8007656:	f7ff fded 	bl	8007234 <rshift>
 800765a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800765e:	2702      	movs	r7, #2
 8007660:	f1ba 0f00 	cmp.w	sl, #0
 8007664:	d048      	beq.n	80076f8 <__gethex+0x3f4>
 8007666:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800766a:	2b02      	cmp	r3, #2
 800766c:	d015      	beq.n	800769a <__gethex+0x396>
 800766e:	2b03      	cmp	r3, #3
 8007670:	d017      	beq.n	80076a2 <__gethex+0x39e>
 8007672:	2b01      	cmp	r3, #1
 8007674:	d109      	bne.n	800768a <__gethex+0x386>
 8007676:	f01a 0f02 	tst.w	sl, #2
 800767a:	d006      	beq.n	800768a <__gethex+0x386>
 800767c:	f8d9 0000 	ldr.w	r0, [r9]
 8007680:	ea4a 0a00 	orr.w	sl, sl, r0
 8007684:	f01a 0f01 	tst.w	sl, #1
 8007688:	d10e      	bne.n	80076a8 <__gethex+0x3a4>
 800768a:	f047 0710 	orr.w	r7, r7, #16
 800768e:	e033      	b.n	80076f8 <__gethex+0x3f4>
 8007690:	f04f 0a01 	mov.w	sl, #1
 8007694:	e7d0      	b.n	8007638 <__gethex+0x334>
 8007696:	2701      	movs	r7, #1
 8007698:	e7e2      	b.n	8007660 <__gethex+0x35c>
 800769a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800769c:	f1c3 0301 	rsb	r3, r3, #1
 80076a0:	9315      	str	r3, [sp, #84]	; 0x54
 80076a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d0f0      	beq.n	800768a <__gethex+0x386>
 80076a8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80076ac:	f104 0314 	add.w	r3, r4, #20
 80076b0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80076b4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80076b8:	f04f 0c00 	mov.w	ip, #0
 80076bc:	4618      	mov	r0, r3
 80076be:	f853 2b04 	ldr.w	r2, [r3], #4
 80076c2:	f1b2 3fff 	cmp.w	r2, #4294967295
 80076c6:	d01c      	beq.n	8007702 <__gethex+0x3fe>
 80076c8:	3201      	adds	r2, #1
 80076ca:	6002      	str	r2, [r0, #0]
 80076cc:	2f02      	cmp	r7, #2
 80076ce:	f104 0314 	add.w	r3, r4, #20
 80076d2:	d13f      	bne.n	8007754 <__gethex+0x450>
 80076d4:	f8d8 2000 	ldr.w	r2, [r8]
 80076d8:	3a01      	subs	r2, #1
 80076da:	42b2      	cmp	r2, r6
 80076dc:	d10a      	bne.n	80076f4 <__gethex+0x3f0>
 80076de:	1171      	asrs	r1, r6, #5
 80076e0:	2201      	movs	r2, #1
 80076e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80076e6:	f006 061f 	and.w	r6, r6, #31
 80076ea:	fa02 f606 	lsl.w	r6, r2, r6
 80076ee:	421e      	tst	r6, r3
 80076f0:	bf18      	it	ne
 80076f2:	4617      	movne	r7, r2
 80076f4:	f047 0720 	orr.w	r7, r7, #32
 80076f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076fa:	601c      	str	r4, [r3, #0]
 80076fc:	9b04      	ldr	r3, [sp, #16]
 80076fe:	601d      	str	r5, [r3, #0]
 8007700:	e695      	b.n	800742e <__gethex+0x12a>
 8007702:	4299      	cmp	r1, r3
 8007704:	f843 cc04 	str.w	ip, [r3, #-4]
 8007708:	d8d8      	bhi.n	80076bc <__gethex+0x3b8>
 800770a:	68a3      	ldr	r3, [r4, #8]
 800770c:	459b      	cmp	fp, r3
 800770e:	db19      	blt.n	8007744 <__gethex+0x440>
 8007710:	6861      	ldr	r1, [r4, #4]
 8007712:	ee18 0a10 	vmov	r0, s16
 8007716:	3101      	adds	r1, #1
 8007718:	f000 f91c 	bl	8007954 <_Balloc>
 800771c:	4681      	mov	r9, r0
 800771e:	b918      	cbnz	r0, 8007728 <__gethex+0x424>
 8007720:	4b1a      	ldr	r3, [pc, #104]	; (800778c <__gethex+0x488>)
 8007722:	4602      	mov	r2, r0
 8007724:	2184      	movs	r1, #132	; 0x84
 8007726:	e6a8      	b.n	800747a <__gethex+0x176>
 8007728:	6922      	ldr	r2, [r4, #16]
 800772a:	3202      	adds	r2, #2
 800772c:	f104 010c 	add.w	r1, r4, #12
 8007730:	0092      	lsls	r2, r2, #2
 8007732:	300c      	adds	r0, #12
 8007734:	f000 f900 	bl	8007938 <memcpy>
 8007738:	4621      	mov	r1, r4
 800773a:	ee18 0a10 	vmov	r0, s16
 800773e:	f000 f949 	bl	80079d4 <_Bfree>
 8007742:	464c      	mov	r4, r9
 8007744:	6923      	ldr	r3, [r4, #16]
 8007746:	1c5a      	adds	r2, r3, #1
 8007748:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800774c:	6122      	str	r2, [r4, #16]
 800774e:	2201      	movs	r2, #1
 8007750:	615a      	str	r2, [r3, #20]
 8007752:	e7bb      	b.n	80076cc <__gethex+0x3c8>
 8007754:	6922      	ldr	r2, [r4, #16]
 8007756:	455a      	cmp	r2, fp
 8007758:	dd0b      	ble.n	8007772 <__gethex+0x46e>
 800775a:	2101      	movs	r1, #1
 800775c:	4620      	mov	r0, r4
 800775e:	f7ff fd69 	bl	8007234 <rshift>
 8007762:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007766:	3501      	adds	r5, #1
 8007768:	42ab      	cmp	r3, r5
 800776a:	f6ff aed0 	blt.w	800750e <__gethex+0x20a>
 800776e:	2701      	movs	r7, #1
 8007770:	e7c0      	b.n	80076f4 <__gethex+0x3f0>
 8007772:	f016 061f 	ands.w	r6, r6, #31
 8007776:	d0fa      	beq.n	800776e <__gethex+0x46a>
 8007778:	4453      	add	r3, sl
 800777a:	f1c6 0620 	rsb	r6, r6, #32
 800777e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007782:	f000 f9d9 	bl	8007b38 <__hi0bits>
 8007786:	42b0      	cmp	r0, r6
 8007788:	dbe7      	blt.n	800775a <__gethex+0x456>
 800778a:	e7f0      	b.n	800776e <__gethex+0x46a>
 800778c:	080093e8 	.word	0x080093e8

08007790 <L_shift>:
 8007790:	f1c2 0208 	rsb	r2, r2, #8
 8007794:	0092      	lsls	r2, r2, #2
 8007796:	b570      	push	{r4, r5, r6, lr}
 8007798:	f1c2 0620 	rsb	r6, r2, #32
 800779c:	6843      	ldr	r3, [r0, #4]
 800779e:	6804      	ldr	r4, [r0, #0]
 80077a0:	fa03 f506 	lsl.w	r5, r3, r6
 80077a4:	432c      	orrs	r4, r5
 80077a6:	40d3      	lsrs	r3, r2
 80077a8:	6004      	str	r4, [r0, #0]
 80077aa:	f840 3f04 	str.w	r3, [r0, #4]!
 80077ae:	4288      	cmp	r0, r1
 80077b0:	d3f4      	bcc.n	800779c <L_shift+0xc>
 80077b2:	bd70      	pop	{r4, r5, r6, pc}

080077b4 <__match>:
 80077b4:	b530      	push	{r4, r5, lr}
 80077b6:	6803      	ldr	r3, [r0, #0]
 80077b8:	3301      	adds	r3, #1
 80077ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077be:	b914      	cbnz	r4, 80077c6 <__match+0x12>
 80077c0:	6003      	str	r3, [r0, #0]
 80077c2:	2001      	movs	r0, #1
 80077c4:	bd30      	pop	{r4, r5, pc}
 80077c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80077ca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80077ce:	2d19      	cmp	r5, #25
 80077d0:	bf98      	it	ls
 80077d2:	3220      	addls	r2, #32
 80077d4:	42a2      	cmp	r2, r4
 80077d6:	d0f0      	beq.n	80077ba <__match+0x6>
 80077d8:	2000      	movs	r0, #0
 80077da:	e7f3      	b.n	80077c4 <__match+0x10>

080077dc <__hexnan>:
 80077dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	680b      	ldr	r3, [r1, #0]
 80077e2:	115e      	asrs	r6, r3, #5
 80077e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80077e8:	f013 031f 	ands.w	r3, r3, #31
 80077ec:	b087      	sub	sp, #28
 80077ee:	bf18      	it	ne
 80077f0:	3604      	addne	r6, #4
 80077f2:	2500      	movs	r5, #0
 80077f4:	1f37      	subs	r7, r6, #4
 80077f6:	4690      	mov	r8, r2
 80077f8:	6802      	ldr	r2, [r0, #0]
 80077fa:	9301      	str	r3, [sp, #4]
 80077fc:	4682      	mov	sl, r0
 80077fe:	f846 5c04 	str.w	r5, [r6, #-4]
 8007802:	46b9      	mov	r9, r7
 8007804:	463c      	mov	r4, r7
 8007806:	9502      	str	r5, [sp, #8]
 8007808:	46ab      	mov	fp, r5
 800780a:	7851      	ldrb	r1, [r2, #1]
 800780c:	1c53      	adds	r3, r2, #1
 800780e:	9303      	str	r3, [sp, #12]
 8007810:	b341      	cbz	r1, 8007864 <__hexnan+0x88>
 8007812:	4608      	mov	r0, r1
 8007814:	9205      	str	r2, [sp, #20]
 8007816:	9104      	str	r1, [sp, #16]
 8007818:	f7ff fd5e 	bl	80072d8 <__hexdig_fun>
 800781c:	2800      	cmp	r0, #0
 800781e:	d14f      	bne.n	80078c0 <__hexnan+0xe4>
 8007820:	9904      	ldr	r1, [sp, #16]
 8007822:	9a05      	ldr	r2, [sp, #20]
 8007824:	2920      	cmp	r1, #32
 8007826:	d818      	bhi.n	800785a <__hexnan+0x7e>
 8007828:	9b02      	ldr	r3, [sp, #8]
 800782a:	459b      	cmp	fp, r3
 800782c:	dd13      	ble.n	8007856 <__hexnan+0x7a>
 800782e:	454c      	cmp	r4, r9
 8007830:	d206      	bcs.n	8007840 <__hexnan+0x64>
 8007832:	2d07      	cmp	r5, #7
 8007834:	dc04      	bgt.n	8007840 <__hexnan+0x64>
 8007836:	462a      	mov	r2, r5
 8007838:	4649      	mov	r1, r9
 800783a:	4620      	mov	r0, r4
 800783c:	f7ff ffa8 	bl	8007790 <L_shift>
 8007840:	4544      	cmp	r4, r8
 8007842:	d950      	bls.n	80078e6 <__hexnan+0x10a>
 8007844:	2300      	movs	r3, #0
 8007846:	f1a4 0904 	sub.w	r9, r4, #4
 800784a:	f844 3c04 	str.w	r3, [r4, #-4]
 800784e:	f8cd b008 	str.w	fp, [sp, #8]
 8007852:	464c      	mov	r4, r9
 8007854:	461d      	mov	r5, r3
 8007856:	9a03      	ldr	r2, [sp, #12]
 8007858:	e7d7      	b.n	800780a <__hexnan+0x2e>
 800785a:	2929      	cmp	r1, #41	; 0x29
 800785c:	d156      	bne.n	800790c <__hexnan+0x130>
 800785e:	3202      	adds	r2, #2
 8007860:	f8ca 2000 	str.w	r2, [sl]
 8007864:	f1bb 0f00 	cmp.w	fp, #0
 8007868:	d050      	beq.n	800790c <__hexnan+0x130>
 800786a:	454c      	cmp	r4, r9
 800786c:	d206      	bcs.n	800787c <__hexnan+0xa0>
 800786e:	2d07      	cmp	r5, #7
 8007870:	dc04      	bgt.n	800787c <__hexnan+0xa0>
 8007872:	462a      	mov	r2, r5
 8007874:	4649      	mov	r1, r9
 8007876:	4620      	mov	r0, r4
 8007878:	f7ff ff8a 	bl	8007790 <L_shift>
 800787c:	4544      	cmp	r4, r8
 800787e:	d934      	bls.n	80078ea <__hexnan+0x10e>
 8007880:	f1a8 0204 	sub.w	r2, r8, #4
 8007884:	4623      	mov	r3, r4
 8007886:	f853 1b04 	ldr.w	r1, [r3], #4
 800788a:	f842 1f04 	str.w	r1, [r2, #4]!
 800788e:	429f      	cmp	r7, r3
 8007890:	d2f9      	bcs.n	8007886 <__hexnan+0xaa>
 8007892:	1b3b      	subs	r3, r7, r4
 8007894:	f023 0303 	bic.w	r3, r3, #3
 8007898:	3304      	adds	r3, #4
 800789a:	3401      	adds	r4, #1
 800789c:	3e03      	subs	r6, #3
 800789e:	42b4      	cmp	r4, r6
 80078a0:	bf88      	it	hi
 80078a2:	2304      	movhi	r3, #4
 80078a4:	4443      	add	r3, r8
 80078a6:	2200      	movs	r2, #0
 80078a8:	f843 2b04 	str.w	r2, [r3], #4
 80078ac:	429f      	cmp	r7, r3
 80078ae:	d2fb      	bcs.n	80078a8 <__hexnan+0xcc>
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	b91b      	cbnz	r3, 80078bc <__hexnan+0xe0>
 80078b4:	4547      	cmp	r7, r8
 80078b6:	d127      	bne.n	8007908 <__hexnan+0x12c>
 80078b8:	2301      	movs	r3, #1
 80078ba:	603b      	str	r3, [r7, #0]
 80078bc:	2005      	movs	r0, #5
 80078be:	e026      	b.n	800790e <__hexnan+0x132>
 80078c0:	3501      	adds	r5, #1
 80078c2:	2d08      	cmp	r5, #8
 80078c4:	f10b 0b01 	add.w	fp, fp, #1
 80078c8:	dd06      	ble.n	80078d8 <__hexnan+0xfc>
 80078ca:	4544      	cmp	r4, r8
 80078cc:	d9c3      	bls.n	8007856 <__hexnan+0x7a>
 80078ce:	2300      	movs	r3, #0
 80078d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80078d4:	2501      	movs	r5, #1
 80078d6:	3c04      	subs	r4, #4
 80078d8:	6822      	ldr	r2, [r4, #0]
 80078da:	f000 000f 	and.w	r0, r0, #15
 80078de:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80078e2:	6022      	str	r2, [r4, #0]
 80078e4:	e7b7      	b.n	8007856 <__hexnan+0x7a>
 80078e6:	2508      	movs	r5, #8
 80078e8:	e7b5      	b.n	8007856 <__hexnan+0x7a>
 80078ea:	9b01      	ldr	r3, [sp, #4]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d0df      	beq.n	80078b0 <__hexnan+0xd4>
 80078f0:	f04f 32ff 	mov.w	r2, #4294967295
 80078f4:	f1c3 0320 	rsb	r3, r3, #32
 80078f8:	fa22 f303 	lsr.w	r3, r2, r3
 80078fc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007900:	401a      	ands	r2, r3
 8007902:	f846 2c04 	str.w	r2, [r6, #-4]
 8007906:	e7d3      	b.n	80078b0 <__hexnan+0xd4>
 8007908:	3f04      	subs	r7, #4
 800790a:	e7d1      	b.n	80078b0 <__hexnan+0xd4>
 800790c:	2004      	movs	r0, #4
 800790e:	b007      	add	sp, #28
 8007910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007914 <__ascii_mbtowc>:
 8007914:	b082      	sub	sp, #8
 8007916:	b901      	cbnz	r1, 800791a <__ascii_mbtowc+0x6>
 8007918:	a901      	add	r1, sp, #4
 800791a:	b142      	cbz	r2, 800792e <__ascii_mbtowc+0x1a>
 800791c:	b14b      	cbz	r3, 8007932 <__ascii_mbtowc+0x1e>
 800791e:	7813      	ldrb	r3, [r2, #0]
 8007920:	600b      	str	r3, [r1, #0]
 8007922:	7812      	ldrb	r2, [r2, #0]
 8007924:	1e10      	subs	r0, r2, #0
 8007926:	bf18      	it	ne
 8007928:	2001      	movne	r0, #1
 800792a:	b002      	add	sp, #8
 800792c:	4770      	bx	lr
 800792e:	4610      	mov	r0, r2
 8007930:	e7fb      	b.n	800792a <__ascii_mbtowc+0x16>
 8007932:	f06f 0001 	mvn.w	r0, #1
 8007936:	e7f8      	b.n	800792a <__ascii_mbtowc+0x16>

08007938 <memcpy>:
 8007938:	440a      	add	r2, r1
 800793a:	4291      	cmp	r1, r2
 800793c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007940:	d100      	bne.n	8007944 <memcpy+0xc>
 8007942:	4770      	bx	lr
 8007944:	b510      	push	{r4, lr}
 8007946:	f811 4b01 	ldrb.w	r4, [r1], #1
 800794a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800794e:	4291      	cmp	r1, r2
 8007950:	d1f9      	bne.n	8007946 <memcpy+0xe>
 8007952:	bd10      	pop	{r4, pc}

08007954 <_Balloc>:
 8007954:	b570      	push	{r4, r5, r6, lr}
 8007956:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007958:	4604      	mov	r4, r0
 800795a:	460d      	mov	r5, r1
 800795c:	b976      	cbnz	r6, 800797c <_Balloc+0x28>
 800795e:	2010      	movs	r0, #16
 8007960:	f000 fdd0 	bl	8008504 <malloc>
 8007964:	4602      	mov	r2, r0
 8007966:	6260      	str	r0, [r4, #36]	; 0x24
 8007968:	b920      	cbnz	r0, 8007974 <_Balloc+0x20>
 800796a:	4b18      	ldr	r3, [pc, #96]	; (80079cc <_Balloc+0x78>)
 800796c:	4818      	ldr	r0, [pc, #96]	; (80079d0 <_Balloc+0x7c>)
 800796e:	2166      	movs	r1, #102	; 0x66
 8007970:	f000 fd98 	bl	80084a4 <__assert_func>
 8007974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007978:	6006      	str	r6, [r0, #0]
 800797a:	60c6      	str	r6, [r0, #12]
 800797c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800797e:	68f3      	ldr	r3, [r6, #12]
 8007980:	b183      	cbz	r3, 80079a4 <_Balloc+0x50>
 8007982:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800798a:	b9b8      	cbnz	r0, 80079bc <_Balloc+0x68>
 800798c:	2101      	movs	r1, #1
 800798e:	fa01 f605 	lsl.w	r6, r1, r5
 8007992:	1d72      	adds	r2, r6, #5
 8007994:	0092      	lsls	r2, r2, #2
 8007996:	4620      	mov	r0, r4
 8007998:	f000 fc9d 	bl	80082d6 <_calloc_r>
 800799c:	b160      	cbz	r0, 80079b8 <_Balloc+0x64>
 800799e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079a2:	e00e      	b.n	80079c2 <_Balloc+0x6e>
 80079a4:	2221      	movs	r2, #33	; 0x21
 80079a6:	2104      	movs	r1, #4
 80079a8:	4620      	mov	r0, r4
 80079aa:	f000 fc94 	bl	80082d6 <_calloc_r>
 80079ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079b0:	60f0      	str	r0, [r6, #12]
 80079b2:	68db      	ldr	r3, [r3, #12]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d1e4      	bne.n	8007982 <_Balloc+0x2e>
 80079b8:	2000      	movs	r0, #0
 80079ba:	bd70      	pop	{r4, r5, r6, pc}
 80079bc:	6802      	ldr	r2, [r0, #0]
 80079be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079c2:	2300      	movs	r3, #0
 80079c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079c8:	e7f7      	b.n	80079ba <_Balloc+0x66>
 80079ca:	bf00      	nop
 80079cc:	08009474 	.word	0x08009474
 80079d0:	0800948b 	.word	0x0800948b

080079d4 <_Bfree>:
 80079d4:	b570      	push	{r4, r5, r6, lr}
 80079d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079d8:	4605      	mov	r5, r0
 80079da:	460c      	mov	r4, r1
 80079dc:	b976      	cbnz	r6, 80079fc <_Bfree+0x28>
 80079de:	2010      	movs	r0, #16
 80079e0:	f000 fd90 	bl	8008504 <malloc>
 80079e4:	4602      	mov	r2, r0
 80079e6:	6268      	str	r0, [r5, #36]	; 0x24
 80079e8:	b920      	cbnz	r0, 80079f4 <_Bfree+0x20>
 80079ea:	4b09      	ldr	r3, [pc, #36]	; (8007a10 <_Bfree+0x3c>)
 80079ec:	4809      	ldr	r0, [pc, #36]	; (8007a14 <_Bfree+0x40>)
 80079ee:	218a      	movs	r1, #138	; 0x8a
 80079f0:	f000 fd58 	bl	80084a4 <__assert_func>
 80079f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079f8:	6006      	str	r6, [r0, #0]
 80079fa:	60c6      	str	r6, [r0, #12]
 80079fc:	b13c      	cbz	r4, 8007a0e <_Bfree+0x3a>
 80079fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a00:	6862      	ldr	r2, [r4, #4]
 8007a02:	68db      	ldr	r3, [r3, #12]
 8007a04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a08:	6021      	str	r1, [r4, #0]
 8007a0a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a0e:	bd70      	pop	{r4, r5, r6, pc}
 8007a10:	08009474 	.word	0x08009474
 8007a14:	0800948b 	.word	0x0800948b

08007a18 <__multadd>:
 8007a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a1c:	690d      	ldr	r5, [r1, #16]
 8007a1e:	4607      	mov	r7, r0
 8007a20:	460c      	mov	r4, r1
 8007a22:	461e      	mov	r6, r3
 8007a24:	f101 0c14 	add.w	ip, r1, #20
 8007a28:	2000      	movs	r0, #0
 8007a2a:	f8dc 3000 	ldr.w	r3, [ip]
 8007a2e:	b299      	uxth	r1, r3
 8007a30:	fb02 6101 	mla	r1, r2, r1, r6
 8007a34:	0c1e      	lsrs	r6, r3, #16
 8007a36:	0c0b      	lsrs	r3, r1, #16
 8007a38:	fb02 3306 	mla	r3, r2, r6, r3
 8007a3c:	b289      	uxth	r1, r1
 8007a3e:	3001      	adds	r0, #1
 8007a40:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a44:	4285      	cmp	r5, r0
 8007a46:	f84c 1b04 	str.w	r1, [ip], #4
 8007a4a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a4e:	dcec      	bgt.n	8007a2a <__multadd+0x12>
 8007a50:	b30e      	cbz	r6, 8007a96 <__multadd+0x7e>
 8007a52:	68a3      	ldr	r3, [r4, #8]
 8007a54:	42ab      	cmp	r3, r5
 8007a56:	dc19      	bgt.n	8007a8c <__multadd+0x74>
 8007a58:	6861      	ldr	r1, [r4, #4]
 8007a5a:	4638      	mov	r0, r7
 8007a5c:	3101      	adds	r1, #1
 8007a5e:	f7ff ff79 	bl	8007954 <_Balloc>
 8007a62:	4680      	mov	r8, r0
 8007a64:	b928      	cbnz	r0, 8007a72 <__multadd+0x5a>
 8007a66:	4602      	mov	r2, r0
 8007a68:	4b0c      	ldr	r3, [pc, #48]	; (8007a9c <__multadd+0x84>)
 8007a6a:	480d      	ldr	r0, [pc, #52]	; (8007aa0 <__multadd+0x88>)
 8007a6c:	21b5      	movs	r1, #181	; 0xb5
 8007a6e:	f000 fd19 	bl	80084a4 <__assert_func>
 8007a72:	6922      	ldr	r2, [r4, #16]
 8007a74:	3202      	adds	r2, #2
 8007a76:	f104 010c 	add.w	r1, r4, #12
 8007a7a:	0092      	lsls	r2, r2, #2
 8007a7c:	300c      	adds	r0, #12
 8007a7e:	f7ff ff5b 	bl	8007938 <memcpy>
 8007a82:	4621      	mov	r1, r4
 8007a84:	4638      	mov	r0, r7
 8007a86:	f7ff ffa5 	bl	80079d4 <_Bfree>
 8007a8a:	4644      	mov	r4, r8
 8007a8c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a90:	3501      	adds	r5, #1
 8007a92:	615e      	str	r6, [r3, #20]
 8007a94:	6125      	str	r5, [r4, #16]
 8007a96:	4620      	mov	r0, r4
 8007a98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a9c:	080093e8 	.word	0x080093e8
 8007aa0:	0800948b 	.word	0x0800948b

08007aa4 <__s2b>:
 8007aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007aa8:	460c      	mov	r4, r1
 8007aaa:	4615      	mov	r5, r2
 8007aac:	461f      	mov	r7, r3
 8007aae:	2209      	movs	r2, #9
 8007ab0:	3308      	adds	r3, #8
 8007ab2:	4606      	mov	r6, r0
 8007ab4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ab8:	2100      	movs	r1, #0
 8007aba:	2201      	movs	r2, #1
 8007abc:	429a      	cmp	r2, r3
 8007abe:	db09      	blt.n	8007ad4 <__s2b+0x30>
 8007ac0:	4630      	mov	r0, r6
 8007ac2:	f7ff ff47 	bl	8007954 <_Balloc>
 8007ac6:	b940      	cbnz	r0, 8007ada <__s2b+0x36>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	4b19      	ldr	r3, [pc, #100]	; (8007b30 <__s2b+0x8c>)
 8007acc:	4819      	ldr	r0, [pc, #100]	; (8007b34 <__s2b+0x90>)
 8007ace:	21ce      	movs	r1, #206	; 0xce
 8007ad0:	f000 fce8 	bl	80084a4 <__assert_func>
 8007ad4:	0052      	lsls	r2, r2, #1
 8007ad6:	3101      	adds	r1, #1
 8007ad8:	e7f0      	b.n	8007abc <__s2b+0x18>
 8007ada:	9b08      	ldr	r3, [sp, #32]
 8007adc:	6143      	str	r3, [r0, #20]
 8007ade:	2d09      	cmp	r5, #9
 8007ae0:	f04f 0301 	mov.w	r3, #1
 8007ae4:	6103      	str	r3, [r0, #16]
 8007ae6:	dd16      	ble.n	8007b16 <__s2b+0x72>
 8007ae8:	f104 0909 	add.w	r9, r4, #9
 8007aec:	46c8      	mov	r8, r9
 8007aee:	442c      	add	r4, r5
 8007af0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007af4:	4601      	mov	r1, r0
 8007af6:	3b30      	subs	r3, #48	; 0x30
 8007af8:	220a      	movs	r2, #10
 8007afa:	4630      	mov	r0, r6
 8007afc:	f7ff ff8c 	bl	8007a18 <__multadd>
 8007b00:	45a0      	cmp	r8, r4
 8007b02:	d1f5      	bne.n	8007af0 <__s2b+0x4c>
 8007b04:	f1a5 0408 	sub.w	r4, r5, #8
 8007b08:	444c      	add	r4, r9
 8007b0a:	1b2d      	subs	r5, r5, r4
 8007b0c:	1963      	adds	r3, r4, r5
 8007b0e:	42bb      	cmp	r3, r7
 8007b10:	db04      	blt.n	8007b1c <__s2b+0x78>
 8007b12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b16:	340a      	adds	r4, #10
 8007b18:	2509      	movs	r5, #9
 8007b1a:	e7f6      	b.n	8007b0a <__s2b+0x66>
 8007b1c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007b20:	4601      	mov	r1, r0
 8007b22:	3b30      	subs	r3, #48	; 0x30
 8007b24:	220a      	movs	r2, #10
 8007b26:	4630      	mov	r0, r6
 8007b28:	f7ff ff76 	bl	8007a18 <__multadd>
 8007b2c:	e7ee      	b.n	8007b0c <__s2b+0x68>
 8007b2e:	bf00      	nop
 8007b30:	080093e8 	.word	0x080093e8
 8007b34:	0800948b 	.word	0x0800948b

08007b38 <__hi0bits>:
 8007b38:	0c03      	lsrs	r3, r0, #16
 8007b3a:	041b      	lsls	r3, r3, #16
 8007b3c:	b9d3      	cbnz	r3, 8007b74 <__hi0bits+0x3c>
 8007b3e:	0400      	lsls	r0, r0, #16
 8007b40:	2310      	movs	r3, #16
 8007b42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b46:	bf04      	itt	eq
 8007b48:	0200      	lsleq	r0, r0, #8
 8007b4a:	3308      	addeq	r3, #8
 8007b4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b50:	bf04      	itt	eq
 8007b52:	0100      	lsleq	r0, r0, #4
 8007b54:	3304      	addeq	r3, #4
 8007b56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b5a:	bf04      	itt	eq
 8007b5c:	0080      	lsleq	r0, r0, #2
 8007b5e:	3302      	addeq	r3, #2
 8007b60:	2800      	cmp	r0, #0
 8007b62:	db05      	blt.n	8007b70 <__hi0bits+0x38>
 8007b64:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b68:	f103 0301 	add.w	r3, r3, #1
 8007b6c:	bf08      	it	eq
 8007b6e:	2320      	moveq	r3, #32
 8007b70:	4618      	mov	r0, r3
 8007b72:	4770      	bx	lr
 8007b74:	2300      	movs	r3, #0
 8007b76:	e7e4      	b.n	8007b42 <__hi0bits+0xa>

08007b78 <__lo0bits>:
 8007b78:	6803      	ldr	r3, [r0, #0]
 8007b7a:	f013 0207 	ands.w	r2, r3, #7
 8007b7e:	4601      	mov	r1, r0
 8007b80:	d00b      	beq.n	8007b9a <__lo0bits+0x22>
 8007b82:	07da      	lsls	r2, r3, #31
 8007b84:	d423      	bmi.n	8007bce <__lo0bits+0x56>
 8007b86:	0798      	lsls	r0, r3, #30
 8007b88:	bf49      	itett	mi
 8007b8a:	085b      	lsrmi	r3, r3, #1
 8007b8c:	089b      	lsrpl	r3, r3, #2
 8007b8e:	2001      	movmi	r0, #1
 8007b90:	600b      	strmi	r3, [r1, #0]
 8007b92:	bf5c      	itt	pl
 8007b94:	600b      	strpl	r3, [r1, #0]
 8007b96:	2002      	movpl	r0, #2
 8007b98:	4770      	bx	lr
 8007b9a:	b298      	uxth	r0, r3
 8007b9c:	b9a8      	cbnz	r0, 8007bca <__lo0bits+0x52>
 8007b9e:	0c1b      	lsrs	r3, r3, #16
 8007ba0:	2010      	movs	r0, #16
 8007ba2:	b2da      	uxtb	r2, r3
 8007ba4:	b90a      	cbnz	r2, 8007baa <__lo0bits+0x32>
 8007ba6:	3008      	adds	r0, #8
 8007ba8:	0a1b      	lsrs	r3, r3, #8
 8007baa:	071a      	lsls	r2, r3, #28
 8007bac:	bf04      	itt	eq
 8007bae:	091b      	lsreq	r3, r3, #4
 8007bb0:	3004      	addeq	r0, #4
 8007bb2:	079a      	lsls	r2, r3, #30
 8007bb4:	bf04      	itt	eq
 8007bb6:	089b      	lsreq	r3, r3, #2
 8007bb8:	3002      	addeq	r0, #2
 8007bba:	07da      	lsls	r2, r3, #31
 8007bbc:	d403      	bmi.n	8007bc6 <__lo0bits+0x4e>
 8007bbe:	085b      	lsrs	r3, r3, #1
 8007bc0:	f100 0001 	add.w	r0, r0, #1
 8007bc4:	d005      	beq.n	8007bd2 <__lo0bits+0x5a>
 8007bc6:	600b      	str	r3, [r1, #0]
 8007bc8:	4770      	bx	lr
 8007bca:	4610      	mov	r0, r2
 8007bcc:	e7e9      	b.n	8007ba2 <__lo0bits+0x2a>
 8007bce:	2000      	movs	r0, #0
 8007bd0:	4770      	bx	lr
 8007bd2:	2020      	movs	r0, #32
 8007bd4:	4770      	bx	lr
	...

08007bd8 <__i2b>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	460c      	mov	r4, r1
 8007bdc:	2101      	movs	r1, #1
 8007bde:	f7ff feb9 	bl	8007954 <_Balloc>
 8007be2:	4602      	mov	r2, r0
 8007be4:	b928      	cbnz	r0, 8007bf2 <__i2b+0x1a>
 8007be6:	4b05      	ldr	r3, [pc, #20]	; (8007bfc <__i2b+0x24>)
 8007be8:	4805      	ldr	r0, [pc, #20]	; (8007c00 <__i2b+0x28>)
 8007bea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bee:	f000 fc59 	bl	80084a4 <__assert_func>
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	6144      	str	r4, [r0, #20]
 8007bf6:	6103      	str	r3, [r0, #16]
 8007bf8:	bd10      	pop	{r4, pc}
 8007bfa:	bf00      	nop
 8007bfc:	080093e8 	.word	0x080093e8
 8007c00:	0800948b 	.word	0x0800948b

08007c04 <__multiply>:
 8007c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c08:	4691      	mov	r9, r2
 8007c0a:	690a      	ldr	r2, [r1, #16]
 8007c0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	bfb8      	it	lt
 8007c14:	460b      	movlt	r3, r1
 8007c16:	460c      	mov	r4, r1
 8007c18:	bfbc      	itt	lt
 8007c1a:	464c      	movlt	r4, r9
 8007c1c:	4699      	movlt	r9, r3
 8007c1e:	6927      	ldr	r7, [r4, #16]
 8007c20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c24:	68a3      	ldr	r3, [r4, #8]
 8007c26:	6861      	ldr	r1, [r4, #4]
 8007c28:	eb07 060a 	add.w	r6, r7, sl
 8007c2c:	42b3      	cmp	r3, r6
 8007c2e:	b085      	sub	sp, #20
 8007c30:	bfb8      	it	lt
 8007c32:	3101      	addlt	r1, #1
 8007c34:	f7ff fe8e 	bl	8007954 <_Balloc>
 8007c38:	b930      	cbnz	r0, 8007c48 <__multiply+0x44>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	4b44      	ldr	r3, [pc, #272]	; (8007d50 <__multiply+0x14c>)
 8007c3e:	4845      	ldr	r0, [pc, #276]	; (8007d54 <__multiply+0x150>)
 8007c40:	f240 115d 	movw	r1, #349	; 0x15d
 8007c44:	f000 fc2e 	bl	80084a4 <__assert_func>
 8007c48:	f100 0514 	add.w	r5, r0, #20
 8007c4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c50:	462b      	mov	r3, r5
 8007c52:	2200      	movs	r2, #0
 8007c54:	4543      	cmp	r3, r8
 8007c56:	d321      	bcc.n	8007c9c <__multiply+0x98>
 8007c58:	f104 0314 	add.w	r3, r4, #20
 8007c5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c60:	f109 0314 	add.w	r3, r9, #20
 8007c64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c68:	9202      	str	r2, [sp, #8]
 8007c6a:	1b3a      	subs	r2, r7, r4
 8007c6c:	3a15      	subs	r2, #21
 8007c6e:	f022 0203 	bic.w	r2, r2, #3
 8007c72:	3204      	adds	r2, #4
 8007c74:	f104 0115 	add.w	r1, r4, #21
 8007c78:	428f      	cmp	r7, r1
 8007c7a:	bf38      	it	cc
 8007c7c:	2204      	movcc	r2, #4
 8007c7e:	9201      	str	r2, [sp, #4]
 8007c80:	9a02      	ldr	r2, [sp, #8]
 8007c82:	9303      	str	r3, [sp, #12]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d80c      	bhi.n	8007ca2 <__multiply+0x9e>
 8007c88:	2e00      	cmp	r6, #0
 8007c8a:	dd03      	ble.n	8007c94 <__multiply+0x90>
 8007c8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d05a      	beq.n	8007d4a <__multiply+0x146>
 8007c94:	6106      	str	r6, [r0, #16]
 8007c96:	b005      	add	sp, #20
 8007c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c9c:	f843 2b04 	str.w	r2, [r3], #4
 8007ca0:	e7d8      	b.n	8007c54 <__multiply+0x50>
 8007ca2:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ca6:	f1ba 0f00 	cmp.w	sl, #0
 8007caa:	d024      	beq.n	8007cf6 <__multiply+0xf2>
 8007cac:	f104 0e14 	add.w	lr, r4, #20
 8007cb0:	46a9      	mov	r9, r5
 8007cb2:	f04f 0c00 	mov.w	ip, #0
 8007cb6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007cba:	f8d9 1000 	ldr.w	r1, [r9]
 8007cbe:	fa1f fb82 	uxth.w	fp, r2
 8007cc2:	b289      	uxth	r1, r1
 8007cc4:	fb0a 110b 	mla	r1, sl, fp, r1
 8007cc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007ccc:	f8d9 2000 	ldr.w	r2, [r9]
 8007cd0:	4461      	add	r1, ip
 8007cd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cd6:	fb0a c20b 	mla	r2, sl, fp, ip
 8007cda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007cde:	b289      	uxth	r1, r1
 8007ce0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ce4:	4577      	cmp	r7, lr
 8007ce6:	f849 1b04 	str.w	r1, [r9], #4
 8007cea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cee:	d8e2      	bhi.n	8007cb6 <__multiply+0xb2>
 8007cf0:	9a01      	ldr	r2, [sp, #4]
 8007cf2:	f845 c002 	str.w	ip, [r5, r2]
 8007cf6:	9a03      	ldr	r2, [sp, #12]
 8007cf8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	f1b9 0f00 	cmp.w	r9, #0
 8007d02:	d020      	beq.n	8007d46 <__multiply+0x142>
 8007d04:	6829      	ldr	r1, [r5, #0]
 8007d06:	f104 0c14 	add.w	ip, r4, #20
 8007d0a:	46ae      	mov	lr, r5
 8007d0c:	f04f 0a00 	mov.w	sl, #0
 8007d10:	f8bc b000 	ldrh.w	fp, [ip]
 8007d14:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d18:	fb09 220b 	mla	r2, r9, fp, r2
 8007d1c:	4492      	add	sl, r2
 8007d1e:	b289      	uxth	r1, r1
 8007d20:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007d24:	f84e 1b04 	str.w	r1, [lr], #4
 8007d28:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d2c:	f8be 1000 	ldrh.w	r1, [lr]
 8007d30:	0c12      	lsrs	r2, r2, #16
 8007d32:	fb09 1102 	mla	r1, r9, r2, r1
 8007d36:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007d3a:	4567      	cmp	r7, ip
 8007d3c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d40:	d8e6      	bhi.n	8007d10 <__multiply+0x10c>
 8007d42:	9a01      	ldr	r2, [sp, #4]
 8007d44:	50a9      	str	r1, [r5, r2]
 8007d46:	3504      	adds	r5, #4
 8007d48:	e79a      	b.n	8007c80 <__multiply+0x7c>
 8007d4a:	3e01      	subs	r6, #1
 8007d4c:	e79c      	b.n	8007c88 <__multiply+0x84>
 8007d4e:	bf00      	nop
 8007d50:	080093e8 	.word	0x080093e8
 8007d54:	0800948b 	.word	0x0800948b

08007d58 <__pow5mult>:
 8007d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d5c:	4615      	mov	r5, r2
 8007d5e:	f012 0203 	ands.w	r2, r2, #3
 8007d62:	4606      	mov	r6, r0
 8007d64:	460f      	mov	r7, r1
 8007d66:	d007      	beq.n	8007d78 <__pow5mult+0x20>
 8007d68:	4c25      	ldr	r4, [pc, #148]	; (8007e00 <__pow5mult+0xa8>)
 8007d6a:	3a01      	subs	r2, #1
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d72:	f7ff fe51 	bl	8007a18 <__multadd>
 8007d76:	4607      	mov	r7, r0
 8007d78:	10ad      	asrs	r5, r5, #2
 8007d7a:	d03d      	beq.n	8007df8 <__pow5mult+0xa0>
 8007d7c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d7e:	b97c      	cbnz	r4, 8007da0 <__pow5mult+0x48>
 8007d80:	2010      	movs	r0, #16
 8007d82:	f000 fbbf 	bl	8008504 <malloc>
 8007d86:	4602      	mov	r2, r0
 8007d88:	6270      	str	r0, [r6, #36]	; 0x24
 8007d8a:	b928      	cbnz	r0, 8007d98 <__pow5mult+0x40>
 8007d8c:	4b1d      	ldr	r3, [pc, #116]	; (8007e04 <__pow5mult+0xac>)
 8007d8e:	481e      	ldr	r0, [pc, #120]	; (8007e08 <__pow5mult+0xb0>)
 8007d90:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d94:	f000 fb86 	bl	80084a4 <__assert_func>
 8007d98:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d9c:	6004      	str	r4, [r0, #0]
 8007d9e:	60c4      	str	r4, [r0, #12]
 8007da0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007da4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007da8:	b94c      	cbnz	r4, 8007dbe <__pow5mult+0x66>
 8007daa:	f240 2171 	movw	r1, #625	; 0x271
 8007dae:	4630      	mov	r0, r6
 8007db0:	f7ff ff12 	bl	8007bd8 <__i2b>
 8007db4:	2300      	movs	r3, #0
 8007db6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dba:	4604      	mov	r4, r0
 8007dbc:	6003      	str	r3, [r0, #0]
 8007dbe:	f04f 0900 	mov.w	r9, #0
 8007dc2:	07eb      	lsls	r3, r5, #31
 8007dc4:	d50a      	bpl.n	8007ddc <__pow5mult+0x84>
 8007dc6:	4639      	mov	r1, r7
 8007dc8:	4622      	mov	r2, r4
 8007dca:	4630      	mov	r0, r6
 8007dcc:	f7ff ff1a 	bl	8007c04 <__multiply>
 8007dd0:	4639      	mov	r1, r7
 8007dd2:	4680      	mov	r8, r0
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	f7ff fdfd 	bl	80079d4 <_Bfree>
 8007dda:	4647      	mov	r7, r8
 8007ddc:	106d      	asrs	r5, r5, #1
 8007dde:	d00b      	beq.n	8007df8 <__pow5mult+0xa0>
 8007de0:	6820      	ldr	r0, [r4, #0]
 8007de2:	b938      	cbnz	r0, 8007df4 <__pow5mult+0x9c>
 8007de4:	4622      	mov	r2, r4
 8007de6:	4621      	mov	r1, r4
 8007de8:	4630      	mov	r0, r6
 8007dea:	f7ff ff0b 	bl	8007c04 <__multiply>
 8007dee:	6020      	str	r0, [r4, #0]
 8007df0:	f8c0 9000 	str.w	r9, [r0]
 8007df4:	4604      	mov	r4, r0
 8007df6:	e7e4      	b.n	8007dc2 <__pow5mult+0x6a>
 8007df8:	4638      	mov	r0, r7
 8007dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dfe:	bf00      	nop
 8007e00:	080095d8 	.word	0x080095d8
 8007e04:	08009474 	.word	0x08009474
 8007e08:	0800948b 	.word	0x0800948b

08007e0c <__lshift>:
 8007e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e10:	460c      	mov	r4, r1
 8007e12:	6849      	ldr	r1, [r1, #4]
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e1a:	68a3      	ldr	r3, [r4, #8]
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	4691      	mov	r9, r2
 8007e20:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e24:	f108 0601 	add.w	r6, r8, #1
 8007e28:	42b3      	cmp	r3, r6
 8007e2a:	db0b      	blt.n	8007e44 <__lshift+0x38>
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f7ff fd91 	bl	8007954 <_Balloc>
 8007e32:	4605      	mov	r5, r0
 8007e34:	b948      	cbnz	r0, 8007e4a <__lshift+0x3e>
 8007e36:	4602      	mov	r2, r0
 8007e38:	4b2a      	ldr	r3, [pc, #168]	; (8007ee4 <__lshift+0xd8>)
 8007e3a:	482b      	ldr	r0, [pc, #172]	; (8007ee8 <__lshift+0xdc>)
 8007e3c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e40:	f000 fb30 	bl	80084a4 <__assert_func>
 8007e44:	3101      	adds	r1, #1
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	e7ee      	b.n	8007e28 <__lshift+0x1c>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	f100 0114 	add.w	r1, r0, #20
 8007e50:	f100 0210 	add.w	r2, r0, #16
 8007e54:	4618      	mov	r0, r3
 8007e56:	4553      	cmp	r3, sl
 8007e58:	db37      	blt.n	8007eca <__lshift+0xbe>
 8007e5a:	6920      	ldr	r0, [r4, #16]
 8007e5c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e60:	f104 0314 	add.w	r3, r4, #20
 8007e64:	f019 091f 	ands.w	r9, r9, #31
 8007e68:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e6c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e70:	d02f      	beq.n	8007ed2 <__lshift+0xc6>
 8007e72:	f1c9 0e20 	rsb	lr, r9, #32
 8007e76:	468a      	mov	sl, r1
 8007e78:	f04f 0c00 	mov.w	ip, #0
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	fa02 f209 	lsl.w	r2, r2, r9
 8007e82:	ea42 020c 	orr.w	r2, r2, ip
 8007e86:	f84a 2b04 	str.w	r2, [sl], #4
 8007e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e8e:	4298      	cmp	r0, r3
 8007e90:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e94:	d8f2      	bhi.n	8007e7c <__lshift+0x70>
 8007e96:	1b03      	subs	r3, r0, r4
 8007e98:	3b15      	subs	r3, #21
 8007e9a:	f023 0303 	bic.w	r3, r3, #3
 8007e9e:	3304      	adds	r3, #4
 8007ea0:	f104 0215 	add.w	r2, r4, #21
 8007ea4:	4290      	cmp	r0, r2
 8007ea6:	bf38      	it	cc
 8007ea8:	2304      	movcc	r3, #4
 8007eaa:	f841 c003 	str.w	ip, [r1, r3]
 8007eae:	f1bc 0f00 	cmp.w	ip, #0
 8007eb2:	d001      	beq.n	8007eb8 <__lshift+0xac>
 8007eb4:	f108 0602 	add.w	r6, r8, #2
 8007eb8:	3e01      	subs	r6, #1
 8007eba:	4638      	mov	r0, r7
 8007ebc:	612e      	str	r6, [r5, #16]
 8007ebe:	4621      	mov	r1, r4
 8007ec0:	f7ff fd88 	bl	80079d4 <_Bfree>
 8007ec4:	4628      	mov	r0, r5
 8007ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007eca:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ece:	3301      	adds	r3, #1
 8007ed0:	e7c1      	b.n	8007e56 <__lshift+0x4a>
 8007ed2:	3904      	subs	r1, #4
 8007ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ed8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007edc:	4298      	cmp	r0, r3
 8007ede:	d8f9      	bhi.n	8007ed4 <__lshift+0xc8>
 8007ee0:	e7ea      	b.n	8007eb8 <__lshift+0xac>
 8007ee2:	bf00      	nop
 8007ee4:	080093e8 	.word	0x080093e8
 8007ee8:	0800948b 	.word	0x0800948b

08007eec <__mcmp>:
 8007eec:	b530      	push	{r4, r5, lr}
 8007eee:	6902      	ldr	r2, [r0, #16]
 8007ef0:	690c      	ldr	r4, [r1, #16]
 8007ef2:	1b12      	subs	r2, r2, r4
 8007ef4:	d10e      	bne.n	8007f14 <__mcmp+0x28>
 8007ef6:	f100 0314 	add.w	r3, r0, #20
 8007efa:	3114      	adds	r1, #20
 8007efc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f00:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f04:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f08:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f0c:	42a5      	cmp	r5, r4
 8007f0e:	d003      	beq.n	8007f18 <__mcmp+0x2c>
 8007f10:	d305      	bcc.n	8007f1e <__mcmp+0x32>
 8007f12:	2201      	movs	r2, #1
 8007f14:	4610      	mov	r0, r2
 8007f16:	bd30      	pop	{r4, r5, pc}
 8007f18:	4283      	cmp	r3, r0
 8007f1a:	d3f3      	bcc.n	8007f04 <__mcmp+0x18>
 8007f1c:	e7fa      	b.n	8007f14 <__mcmp+0x28>
 8007f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f22:	e7f7      	b.n	8007f14 <__mcmp+0x28>

08007f24 <__mdiff>:
 8007f24:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f28:	460c      	mov	r4, r1
 8007f2a:	4606      	mov	r6, r0
 8007f2c:	4611      	mov	r1, r2
 8007f2e:	4620      	mov	r0, r4
 8007f30:	4690      	mov	r8, r2
 8007f32:	f7ff ffdb 	bl	8007eec <__mcmp>
 8007f36:	1e05      	subs	r5, r0, #0
 8007f38:	d110      	bne.n	8007f5c <__mdiff+0x38>
 8007f3a:	4629      	mov	r1, r5
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	f7ff fd09 	bl	8007954 <_Balloc>
 8007f42:	b930      	cbnz	r0, 8007f52 <__mdiff+0x2e>
 8007f44:	4b3a      	ldr	r3, [pc, #232]	; (8008030 <__mdiff+0x10c>)
 8007f46:	4602      	mov	r2, r0
 8007f48:	f240 2132 	movw	r1, #562	; 0x232
 8007f4c:	4839      	ldr	r0, [pc, #228]	; (8008034 <__mdiff+0x110>)
 8007f4e:	f000 faa9 	bl	80084a4 <__assert_func>
 8007f52:	2301      	movs	r3, #1
 8007f54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f5c:	bfa4      	itt	ge
 8007f5e:	4643      	movge	r3, r8
 8007f60:	46a0      	movge	r8, r4
 8007f62:	4630      	mov	r0, r6
 8007f64:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f68:	bfa6      	itte	ge
 8007f6a:	461c      	movge	r4, r3
 8007f6c:	2500      	movge	r5, #0
 8007f6e:	2501      	movlt	r5, #1
 8007f70:	f7ff fcf0 	bl	8007954 <_Balloc>
 8007f74:	b920      	cbnz	r0, 8007f80 <__mdiff+0x5c>
 8007f76:	4b2e      	ldr	r3, [pc, #184]	; (8008030 <__mdiff+0x10c>)
 8007f78:	4602      	mov	r2, r0
 8007f7a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f7e:	e7e5      	b.n	8007f4c <__mdiff+0x28>
 8007f80:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f84:	6926      	ldr	r6, [r4, #16]
 8007f86:	60c5      	str	r5, [r0, #12]
 8007f88:	f104 0914 	add.w	r9, r4, #20
 8007f8c:	f108 0514 	add.w	r5, r8, #20
 8007f90:	f100 0e14 	add.w	lr, r0, #20
 8007f94:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f98:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f9c:	f108 0210 	add.w	r2, r8, #16
 8007fa0:	46f2      	mov	sl, lr
 8007fa2:	2100      	movs	r1, #0
 8007fa4:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fa8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007fac:	fa1f f883 	uxth.w	r8, r3
 8007fb0:	fa11 f18b 	uxtah	r1, r1, fp
 8007fb4:	0c1b      	lsrs	r3, r3, #16
 8007fb6:	eba1 0808 	sub.w	r8, r1, r8
 8007fba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007fbe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007fc2:	fa1f f888 	uxth.w	r8, r8
 8007fc6:	1419      	asrs	r1, r3, #16
 8007fc8:	454e      	cmp	r6, r9
 8007fca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007fce:	f84a 3b04 	str.w	r3, [sl], #4
 8007fd2:	d8e7      	bhi.n	8007fa4 <__mdiff+0x80>
 8007fd4:	1b33      	subs	r3, r6, r4
 8007fd6:	3b15      	subs	r3, #21
 8007fd8:	f023 0303 	bic.w	r3, r3, #3
 8007fdc:	3304      	adds	r3, #4
 8007fde:	3415      	adds	r4, #21
 8007fe0:	42a6      	cmp	r6, r4
 8007fe2:	bf38      	it	cc
 8007fe4:	2304      	movcc	r3, #4
 8007fe6:	441d      	add	r5, r3
 8007fe8:	4473      	add	r3, lr
 8007fea:	469e      	mov	lr, r3
 8007fec:	462e      	mov	r6, r5
 8007fee:	4566      	cmp	r6, ip
 8007ff0:	d30e      	bcc.n	8008010 <__mdiff+0xec>
 8007ff2:	f10c 0203 	add.w	r2, ip, #3
 8007ff6:	1b52      	subs	r2, r2, r5
 8007ff8:	f022 0203 	bic.w	r2, r2, #3
 8007ffc:	3d03      	subs	r5, #3
 8007ffe:	45ac      	cmp	ip, r5
 8008000:	bf38      	it	cc
 8008002:	2200      	movcc	r2, #0
 8008004:	441a      	add	r2, r3
 8008006:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800800a:	b17b      	cbz	r3, 800802c <__mdiff+0x108>
 800800c:	6107      	str	r7, [r0, #16]
 800800e:	e7a3      	b.n	8007f58 <__mdiff+0x34>
 8008010:	f856 8b04 	ldr.w	r8, [r6], #4
 8008014:	fa11 f288 	uxtah	r2, r1, r8
 8008018:	1414      	asrs	r4, r2, #16
 800801a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800801e:	b292      	uxth	r2, r2
 8008020:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008024:	f84e 2b04 	str.w	r2, [lr], #4
 8008028:	1421      	asrs	r1, r4, #16
 800802a:	e7e0      	b.n	8007fee <__mdiff+0xca>
 800802c:	3f01      	subs	r7, #1
 800802e:	e7ea      	b.n	8008006 <__mdiff+0xe2>
 8008030:	080093e8 	.word	0x080093e8
 8008034:	0800948b 	.word	0x0800948b

08008038 <__ulp>:
 8008038:	b082      	sub	sp, #8
 800803a:	ed8d 0b00 	vstr	d0, [sp]
 800803e:	9b01      	ldr	r3, [sp, #4]
 8008040:	4912      	ldr	r1, [pc, #72]	; (800808c <__ulp+0x54>)
 8008042:	4019      	ands	r1, r3
 8008044:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008048:	2900      	cmp	r1, #0
 800804a:	dd05      	ble.n	8008058 <__ulp+0x20>
 800804c:	2200      	movs	r2, #0
 800804e:	460b      	mov	r3, r1
 8008050:	ec43 2b10 	vmov	d0, r2, r3
 8008054:	b002      	add	sp, #8
 8008056:	4770      	bx	lr
 8008058:	4249      	negs	r1, r1
 800805a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800805e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008062:	f04f 0200 	mov.w	r2, #0
 8008066:	f04f 0300 	mov.w	r3, #0
 800806a:	da04      	bge.n	8008076 <__ulp+0x3e>
 800806c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008070:	fa41 f300 	asr.w	r3, r1, r0
 8008074:	e7ec      	b.n	8008050 <__ulp+0x18>
 8008076:	f1a0 0114 	sub.w	r1, r0, #20
 800807a:	291e      	cmp	r1, #30
 800807c:	bfda      	itte	le
 800807e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008082:	fa20 f101 	lsrle.w	r1, r0, r1
 8008086:	2101      	movgt	r1, #1
 8008088:	460a      	mov	r2, r1
 800808a:	e7e1      	b.n	8008050 <__ulp+0x18>
 800808c:	7ff00000 	.word	0x7ff00000

08008090 <__b2d>:
 8008090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008092:	6905      	ldr	r5, [r0, #16]
 8008094:	f100 0714 	add.w	r7, r0, #20
 8008098:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800809c:	1f2e      	subs	r6, r5, #4
 800809e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80080a2:	4620      	mov	r0, r4
 80080a4:	f7ff fd48 	bl	8007b38 <__hi0bits>
 80080a8:	f1c0 0320 	rsb	r3, r0, #32
 80080ac:	280a      	cmp	r0, #10
 80080ae:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800812c <__b2d+0x9c>
 80080b2:	600b      	str	r3, [r1, #0]
 80080b4:	dc14      	bgt.n	80080e0 <__b2d+0x50>
 80080b6:	f1c0 0e0b 	rsb	lr, r0, #11
 80080ba:	fa24 f10e 	lsr.w	r1, r4, lr
 80080be:	42b7      	cmp	r7, r6
 80080c0:	ea41 030c 	orr.w	r3, r1, ip
 80080c4:	bf34      	ite	cc
 80080c6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080ca:	2100      	movcs	r1, #0
 80080cc:	3015      	adds	r0, #21
 80080ce:	fa04 f000 	lsl.w	r0, r4, r0
 80080d2:	fa21 f10e 	lsr.w	r1, r1, lr
 80080d6:	ea40 0201 	orr.w	r2, r0, r1
 80080da:	ec43 2b10 	vmov	d0, r2, r3
 80080de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e0:	42b7      	cmp	r7, r6
 80080e2:	bf3a      	itte	cc
 80080e4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80080e8:	f1a5 0608 	subcc.w	r6, r5, #8
 80080ec:	2100      	movcs	r1, #0
 80080ee:	380b      	subs	r0, #11
 80080f0:	d017      	beq.n	8008122 <__b2d+0x92>
 80080f2:	f1c0 0c20 	rsb	ip, r0, #32
 80080f6:	fa04 f500 	lsl.w	r5, r4, r0
 80080fa:	42be      	cmp	r6, r7
 80080fc:	fa21 f40c 	lsr.w	r4, r1, ip
 8008100:	ea45 0504 	orr.w	r5, r5, r4
 8008104:	bf8c      	ite	hi
 8008106:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800810a:	2400      	movls	r4, #0
 800810c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008110:	fa01 f000 	lsl.w	r0, r1, r0
 8008114:	fa24 f40c 	lsr.w	r4, r4, ip
 8008118:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800811c:	ea40 0204 	orr.w	r2, r0, r4
 8008120:	e7db      	b.n	80080da <__b2d+0x4a>
 8008122:	ea44 030c 	orr.w	r3, r4, ip
 8008126:	460a      	mov	r2, r1
 8008128:	e7d7      	b.n	80080da <__b2d+0x4a>
 800812a:	bf00      	nop
 800812c:	3ff00000 	.word	0x3ff00000

08008130 <__d2b>:
 8008130:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008134:	4689      	mov	r9, r1
 8008136:	2101      	movs	r1, #1
 8008138:	ec57 6b10 	vmov	r6, r7, d0
 800813c:	4690      	mov	r8, r2
 800813e:	f7ff fc09 	bl	8007954 <_Balloc>
 8008142:	4604      	mov	r4, r0
 8008144:	b930      	cbnz	r0, 8008154 <__d2b+0x24>
 8008146:	4602      	mov	r2, r0
 8008148:	4b25      	ldr	r3, [pc, #148]	; (80081e0 <__d2b+0xb0>)
 800814a:	4826      	ldr	r0, [pc, #152]	; (80081e4 <__d2b+0xb4>)
 800814c:	f240 310a 	movw	r1, #778	; 0x30a
 8008150:	f000 f9a8 	bl	80084a4 <__assert_func>
 8008154:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008158:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800815c:	bb35      	cbnz	r5, 80081ac <__d2b+0x7c>
 800815e:	2e00      	cmp	r6, #0
 8008160:	9301      	str	r3, [sp, #4]
 8008162:	d028      	beq.n	80081b6 <__d2b+0x86>
 8008164:	4668      	mov	r0, sp
 8008166:	9600      	str	r6, [sp, #0]
 8008168:	f7ff fd06 	bl	8007b78 <__lo0bits>
 800816c:	9900      	ldr	r1, [sp, #0]
 800816e:	b300      	cbz	r0, 80081b2 <__d2b+0x82>
 8008170:	9a01      	ldr	r2, [sp, #4]
 8008172:	f1c0 0320 	rsb	r3, r0, #32
 8008176:	fa02 f303 	lsl.w	r3, r2, r3
 800817a:	430b      	orrs	r3, r1
 800817c:	40c2      	lsrs	r2, r0
 800817e:	6163      	str	r3, [r4, #20]
 8008180:	9201      	str	r2, [sp, #4]
 8008182:	9b01      	ldr	r3, [sp, #4]
 8008184:	61a3      	str	r3, [r4, #24]
 8008186:	2b00      	cmp	r3, #0
 8008188:	bf14      	ite	ne
 800818a:	2202      	movne	r2, #2
 800818c:	2201      	moveq	r2, #1
 800818e:	6122      	str	r2, [r4, #16]
 8008190:	b1d5      	cbz	r5, 80081c8 <__d2b+0x98>
 8008192:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008196:	4405      	add	r5, r0
 8008198:	f8c9 5000 	str.w	r5, [r9]
 800819c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081a0:	f8c8 0000 	str.w	r0, [r8]
 80081a4:	4620      	mov	r0, r4
 80081a6:	b003      	add	sp, #12
 80081a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081b0:	e7d5      	b.n	800815e <__d2b+0x2e>
 80081b2:	6161      	str	r1, [r4, #20]
 80081b4:	e7e5      	b.n	8008182 <__d2b+0x52>
 80081b6:	a801      	add	r0, sp, #4
 80081b8:	f7ff fcde 	bl	8007b78 <__lo0bits>
 80081bc:	9b01      	ldr	r3, [sp, #4]
 80081be:	6163      	str	r3, [r4, #20]
 80081c0:	2201      	movs	r2, #1
 80081c2:	6122      	str	r2, [r4, #16]
 80081c4:	3020      	adds	r0, #32
 80081c6:	e7e3      	b.n	8008190 <__d2b+0x60>
 80081c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80081cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081d0:	f8c9 0000 	str.w	r0, [r9]
 80081d4:	6918      	ldr	r0, [r3, #16]
 80081d6:	f7ff fcaf 	bl	8007b38 <__hi0bits>
 80081da:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80081de:	e7df      	b.n	80081a0 <__d2b+0x70>
 80081e0:	080093e8 	.word	0x080093e8
 80081e4:	0800948b 	.word	0x0800948b

080081e8 <__ratio>:
 80081e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	4688      	mov	r8, r1
 80081ee:	4669      	mov	r1, sp
 80081f0:	4681      	mov	r9, r0
 80081f2:	f7ff ff4d 	bl	8008090 <__b2d>
 80081f6:	a901      	add	r1, sp, #4
 80081f8:	4640      	mov	r0, r8
 80081fa:	ec55 4b10 	vmov	r4, r5, d0
 80081fe:	f7ff ff47 	bl	8008090 <__b2d>
 8008202:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008206:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800820a:	eba3 0c02 	sub.w	ip, r3, r2
 800820e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008212:	1a9b      	subs	r3, r3, r2
 8008214:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008218:	ec51 0b10 	vmov	r0, r1, d0
 800821c:	2b00      	cmp	r3, #0
 800821e:	bfd6      	itet	le
 8008220:	460a      	movle	r2, r1
 8008222:	462a      	movgt	r2, r5
 8008224:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008228:	468b      	mov	fp, r1
 800822a:	462f      	mov	r7, r5
 800822c:	bfd4      	ite	le
 800822e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008232:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008236:	4620      	mov	r0, r4
 8008238:	ee10 2a10 	vmov	r2, s0
 800823c:	465b      	mov	r3, fp
 800823e:	4639      	mov	r1, r7
 8008240:	f7f8 fb24 	bl	800088c <__aeabi_ddiv>
 8008244:	ec41 0b10 	vmov	d0, r0, r1
 8008248:	b003      	add	sp, #12
 800824a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800824e <__copybits>:
 800824e:	3901      	subs	r1, #1
 8008250:	b570      	push	{r4, r5, r6, lr}
 8008252:	1149      	asrs	r1, r1, #5
 8008254:	6914      	ldr	r4, [r2, #16]
 8008256:	3101      	adds	r1, #1
 8008258:	f102 0314 	add.w	r3, r2, #20
 800825c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008260:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008264:	1f05      	subs	r5, r0, #4
 8008266:	42a3      	cmp	r3, r4
 8008268:	d30c      	bcc.n	8008284 <__copybits+0x36>
 800826a:	1aa3      	subs	r3, r4, r2
 800826c:	3b11      	subs	r3, #17
 800826e:	f023 0303 	bic.w	r3, r3, #3
 8008272:	3211      	adds	r2, #17
 8008274:	42a2      	cmp	r2, r4
 8008276:	bf88      	it	hi
 8008278:	2300      	movhi	r3, #0
 800827a:	4418      	add	r0, r3
 800827c:	2300      	movs	r3, #0
 800827e:	4288      	cmp	r0, r1
 8008280:	d305      	bcc.n	800828e <__copybits+0x40>
 8008282:	bd70      	pop	{r4, r5, r6, pc}
 8008284:	f853 6b04 	ldr.w	r6, [r3], #4
 8008288:	f845 6f04 	str.w	r6, [r5, #4]!
 800828c:	e7eb      	b.n	8008266 <__copybits+0x18>
 800828e:	f840 3b04 	str.w	r3, [r0], #4
 8008292:	e7f4      	b.n	800827e <__copybits+0x30>

08008294 <__any_on>:
 8008294:	f100 0214 	add.w	r2, r0, #20
 8008298:	6900      	ldr	r0, [r0, #16]
 800829a:	114b      	asrs	r3, r1, #5
 800829c:	4298      	cmp	r0, r3
 800829e:	b510      	push	{r4, lr}
 80082a0:	db11      	blt.n	80082c6 <__any_on+0x32>
 80082a2:	dd0a      	ble.n	80082ba <__any_on+0x26>
 80082a4:	f011 011f 	ands.w	r1, r1, #31
 80082a8:	d007      	beq.n	80082ba <__any_on+0x26>
 80082aa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80082ae:	fa24 f001 	lsr.w	r0, r4, r1
 80082b2:	fa00 f101 	lsl.w	r1, r0, r1
 80082b6:	428c      	cmp	r4, r1
 80082b8:	d10b      	bne.n	80082d2 <__any_on+0x3e>
 80082ba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80082be:	4293      	cmp	r3, r2
 80082c0:	d803      	bhi.n	80082ca <__any_on+0x36>
 80082c2:	2000      	movs	r0, #0
 80082c4:	bd10      	pop	{r4, pc}
 80082c6:	4603      	mov	r3, r0
 80082c8:	e7f7      	b.n	80082ba <__any_on+0x26>
 80082ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082ce:	2900      	cmp	r1, #0
 80082d0:	d0f5      	beq.n	80082be <__any_on+0x2a>
 80082d2:	2001      	movs	r0, #1
 80082d4:	e7f6      	b.n	80082c4 <__any_on+0x30>

080082d6 <_calloc_r>:
 80082d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082d8:	fba1 2402 	umull	r2, r4, r1, r2
 80082dc:	b94c      	cbnz	r4, 80082f2 <_calloc_r+0x1c>
 80082de:	4611      	mov	r1, r2
 80082e0:	9201      	str	r2, [sp, #4]
 80082e2:	f000 f82f 	bl	8008344 <_malloc_r>
 80082e6:	9a01      	ldr	r2, [sp, #4]
 80082e8:	4605      	mov	r5, r0
 80082ea:	b930      	cbnz	r0, 80082fa <_calloc_r+0x24>
 80082ec:	4628      	mov	r0, r5
 80082ee:	b003      	add	sp, #12
 80082f0:	bd30      	pop	{r4, r5, pc}
 80082f2:	220c      	movs	r2, #12
 80082f4:	6002      	str	r2, [r0, #0]
 80082f6:	2500      	movs	r5, #0
 80082f8:	e7f8      	b.n	80082ec <_calloc_r+0x16>
 80082fa:	4621      	mov	r1, r4
 80082fc:	f7fe f95c 	bl	80065b8 <memset>
 8008300:	e7f4      	b.n	80082ec <_calloc_r+0x16>
	...

08008304 <sbrk_aligned>:
 8008304:	b570      	push	{r4, r5, r6, lr}
 8008306:	4e0e      	ldr	r6, [pc, #56]	; (8008340 <sbrk_aligned+0x3c>)
 8008308:	460c      	mov	r4, r1
 800830a:	6831      	ldr	r1, [r6, #0]
 800830c:	4605      	mov	r5, r0
 800830e:	b911      	cbnz	r1, 8008316 <sbrk_aligned+0x12>
 8008310:	f000 f896 	bl	8008440 <_sbrk_r>
 8008314:	6030      	str	r0, [r6, #0]
 8008316:	4621      	mov	r1, r4
 8008318:	4628      	mov	r0, r5
 800831a:	f000 f891 	bl	8008440 <_sbrk_r>
 800831e:	1c43      	adds	r3, r0, #1
 8008320:	d00a      	beq.n	8008338 <sbrk_aligned+0x34>
 8008322:	1cc4      	adds	r4, r0, #3
 8008324:	f024 0403 	bic.w	r4, r4, #3
 8008328:	42a0      	cmp	r0, r4
 800832a:	d007      	beq.n	800833c <sbrk_aligned+0x38>
 800832c:	1a21      	subs	r1, r4, r0
 800832e:	4628      	mov	r0, r5
 8008330:	f000 f886 	bl	8008440 <_sbrk_r>
 8008334:	3001      	adds	r0, #1
 8008336:	d101      	bne.n	800833c <sbrk_aligned+0x38>
 8008338:	f04f 34ff 	mov.w	r4, #4294967295
 800833c:	4620      	mov	r0, r4
 800833e:	bd70      	pop	{r4, r5, r6, pc}
 8008340:	2000047c 	.word	0x2000047c

08008344 <_malloc_r>:
 8008344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008348:	1ccd      	adds	r5, r1, #3
 800834a:	f025 0503 	bic.w	r5, r5, #3
 800834e:	3508      	adds	r5, #8
 8008350:	2d0c      	cmp	r5, #12
 8008352:	bf38      	it	cc
 8008354:	250c      	movcc	r5, #12
 8008356:	2d00      	cmp	r5, #0
 8008358:	4607      	mov	r7, r0
 800835a:	db01      	blt.n	8008360 <_malloc_r+0x1c>
 800835c:	42a9      	cmp	r1, r5
 800835e:	d905      	bls.n	800836c <_malloc_r+0x28>
 8008360:	230c      	movs	r3, #12
 8008362:	603b      	str	r3, [r7, #0]
 8008364:	2600      	movs	r6, #0
 8008366:	4630      	mov	r0, r6
 8008368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800836c:	4e2e      	ldr	r6, [pc, #184]	; (8008428 <_malloc_r+0xe4>)
 800836e:	f000 f8d1 	bl	8008514 <__malloc_lock>
 8008372:	6833      	ldr	r3, [r6, #0]
 8008374:	461c      	mov	r4, r3
 8008376:	bb34      	cbnz	r4, 80083c6 <_malloc_r+0x82>
 8008378:	4629      	mov	r1, r5
 800837a:	4638      	mov	r0, r7
 800837c:	f7ff ffc2 	bl	8008304 <sbrk_aligned>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	4604      	mov	r4, r0
 8008384:	d14d      	bne.n	8008422 <_malloc_r+0xde>
 8008386:	6834      	ldr	r4, [r6, #0]
 8008388:	4626      	mov	r6, r4
 800838a:	2e00      	cmp	r6, #0
 800838c:	d140      	bne.n	8008410 <_malloc_r+0xcc>
 800838e:	6823      	ldr	r3, [r4, #0]
 8008390:	4631      	mov	r1, r6
 8008392:	4638      	mov	r0, r7
 8008394:	eb04 0803 	add.w	r8, r4, r3
 8008398:	f000 f852 	bl	8008440 <_sbrk_r>
 800839c:	4580      	cmp	r8, r0
 800839e:	d13a      	bne.n	8008416 <_malloc_r+0xd2>
 80083a0:	6821      	ldr	r1, [r4, #0]
 80083a2:	3503      	adds	r5, #3
 80083a4:	1a6d      	subs	r5, r5, r1
 80083a6:	f025 0503 	bic.w	r5, r5, #3
 80083aa:	3508      	adds	r5, #8
 80083ac:	2d0c      	cmp	r5, #12
 80083ae:	bf38      	it	cc
 80083b0:	250c      	movcc	r5, #12
 80083b2:	4629      	mov	r1, r5
 80083b4:	4638      	mov	r0, r7
 80083b6:	f7ff ffa5 	bl	8008304 <sbrk_aligned>
 80083ba:	3001      	adds	r0, #1
 80083bc:	d02b      	beq.n	8008416 <_malloc_r+0xd2>
 80083be:	6823      	ldr	r3, [r4, #0]
 80083c0:	442b      	add	r3, r5
 80083c2:	6023      	str	r3, [r4, #0]
 80083c4:	e00e      	b.n	80083e4 <_malloc_r+0xa0>
 80083c6:	6822      	ldr	r2, [r4, #0]
 80083c8:	1b52      	subs	r2, r2, r5
 80083ca:	d41e      	bmi.n	800840a <_malloc_r+0xc6>
 80083cc:	2a0b      	cmp	r2, #11
 80083ce:	d916      	bls.n	80083fe <_malloc_r+0xba>
 80083d0:	1961      	adds	r1, r4, r5
 80083d2:	42a3      	cmp	r3, r4
 80083d4:	6025      	str	r5, [r4, #0]
 80083d6:	bf18      	it	ne
 80083d8:	6059      	strne	r1, [r3, #4]
 80083da:	6863      	ldr	r3, [r4, #4]
 80083dc:	bf08      	it	eq
 80083de:	6031      	streq	r1, [r6, #0]
 80083e0:	5162      	str	r2, [r4, r5]
 80083e2:	604b      	str	r3, [r1, #4]
 80083e4:	4638      	mov	r0, r7
 80083e6:	f104 060b 	add.w	r6, r4, #11
 80083ea:	f000 f899 	bl	8008520 <__malloc_unlock>
 80083ee:	f026 0607 	bic.w	r6, r6, #7
 80083f2:	1d23      	adds	r3, r4, #4
 80083f4:	1af2      	subs	r2, r6, r3
 80083f6:	d0b6      	beq.n	8008366 <_malloc_r+0x22>
 80083f8:	1b9b      	subs	r3, r3, r6
 80083fa:	50a3      	str	r3, [r4, r2]
 80083fc:	e7b3      	b.n	8008366 <_malloc_r+0x22>
 80083fe:	6862      	ldr	r2, [r4, #4]
 8008400:	42a3      	cmp	r3, r4
 8008402:	bf0c      	ite	eq
 8008404:	6032      	streq	r2, [r6, #0]
 8008406:	605a      	strne	r2, [r3, #4]
 8008408:	e7ec      	b.n	80083e4 <_malloc_r+0xa0>
 800840a:	4623      	mov	r3, r4
 800840c:	6864      	ldr	r4, [r4, #4]
 800840e:	e7b2      	b.n	8008376 <_malloc_r+0x32>
 8008410:	4634      	mov	r4, r6
 8008412:	6876      	ldr	r6, [r6, #4]
 8008414:	e7b9      	b.n	800838a <_malloc_r+0x46>
 8008416:	230c      	movs	r3, #12
 8008418:	603b      	str	r3, [r7, #0]
 800841a:	4638      	mov	r0, r7
 800841c:	f000 f880 	bl	8008520 <__malloc_unlock>
 8008420:	e7a1      	b.n	8008366 <_malloc_r+0x22>
 8008422:	6025      	str	r5, [r4, #0]
 8008424:	e7de      	b.n	80083e4 <_malloc_r+0xa0>
 8008426:	bf00      	nop
 8008428:	20000478 	.word	0x20000478
 800842c:	00000000 	.word	0x00000000

08008430 <nan>:
 8008430:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008438 <nan+0x8>
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	00000000 	.word	0x00000000
 800843c:	7ff80000 	.word	0x7ff80000

08008440 <_sbrk_r>:
 8008440:	b538      	push	{r3, r4, r5, lr}
 8008442:	4d06      	ldr	r5, [pc, #24]	; (800845c <_sbrk_r+0x1c>)
 8008444:	2300      	movs	r3, #0
 8008446:	4604      	mov	r4, r0
 8008448:	4608      	mov	r0, r1
 800844a:	602b      	str	r3, [r5, #0]
 800844c:	f7f9 fd66 	bl	8001f1c <_sbrk>
 8008450:	1c43      	adds	r3, r0, #1
 8008452:	d102      	bne.n	800845a <_sbrk_r+0x1a>
 8008454:	682b      	ldr	r3, [r5, #0]
 8008456:	b103      	cbz	r3, 800845a <_sbrk_r+0x1a>
 8008458:	6023      	str	r3, [r4, #0]
 800845a:	bd38      	pop	{r3, r4, r5, pc}
 800845c:	20000480 	.word	0x20000480

08008460 <strncmp>:
 8008460:	b510      	push	{r4, lr}
 8008462:	b17a      	cbz	r2, 8008484 <strncmp+0x24>
 8008464:	4603      	mov	r3, r0
 8008466:	3901      	subs	r1, #1
 8008468:	1884      	adds	r4, r0, r2
 800846a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800846e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008472:	4290      	cmp	r0, r2
 8008474:	d101      	bne.n	800847a <strncmp+0x1a>
 8008476:	42a3      	cmp	r3, r4
 8008478:	d101      	bne.n	800847e <strncmp+0x1e>
 800847a:	1a80      	subs	r0, r0, r2
 800847c:	bd10      	pop	{r4, pc}
 800847e:	2800      	cmp	r0, #0
 8008480:	d1f3      	bne.n	800846a <strncmp+0xa>
 8008482:	e7fa      	b.n	800847a <strncmp+0x1a>
 8008484:	4610      	mov	r0, r2
 8008486:	e7f9      	b.n	800847c <strncmp+0x1c>

08008488 <__ascii_wctomb>:
 8008488:	b149      	cbz	r1, 800849e <__ascii_wctomb+0x16>
 800848a:	2aff      	cmp	r2, #255	; 0xff
 800848c:	bf85      	ittet	hi
 800848e:	238a      	movhi	r3, #138	; 0x8a
 8008490:	6003      	strhi	r3, [r0, #0]
 8008492:	700a      	strbls	r2, [r1, #0]
 8008494:	f04f 30ff 	movhi.w	r0, #4294967295
 8008498:	bf98      	it	ls
 800849a:	2001      	movls	r0, #1
 800849c:	4770      	bx	lr
 800849e:	4608      	mov	r0, r1
 80084a0:	4770      	bx	lr
	...

080084a4 <__assert_func>:
 80084a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80084a6:	4614      	mov	r4, r2
 80084a8:	461a      	mov	r2, r3
 80084aa:	4b09      	ldr	r3, [pc, #36]	; (80084d0 <__assert_func+0x2c>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4605      	mov	r5, r0
 80084b0:	68d8      	ldr	r0, [r3, #12]
 80084b2:	b14c      	cbz	r4, 80084c8 <__assert_func+0x24>
 80084b4:	4b07      	ldr	r3, [pc, #28]	; (80084d4 <__assert_func+0x30>)
 80084b6:	9100      	str	r1, [sp, #0]
 80084b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80084bc:	4906      	ldr	r1, [pc, #24]	; (80084d8 <__assert_func+0x34>)
 80084be:	462b      	mov	r3, r5
 80084c0:	f000 f80e 	bl	80084e0 <fiprintf>
 80084c4:	f000 fc2c 	bl	8008d20 <abort>
 80084c8:	4b04      	ldr	r3, [pc, #16]	; (80084dc <__assert_func+0x38>)
 80084ca:	461c      	mov	r4, r3
 80084cc:	e7f3      	b.n	80084b6 <__assert_func+0x12>
 80084ce:	bf00      	nop
 80084d0:	2000000c 	.word	0x2000000c
 80084d4:	080095e4 	.word	0x080095e4
 80084d8:	080095f1 	.word	0x080095f1
 80084dc:	0800961f 	.word	0x0800961f

080084e0 <fiprintf>:
 80084e0:	b40e      	push	{r1, r2, r3}
 80084e2:	b503      	push	{r0, r1, lr}
 80084e4:	4601      	mov	r1, r0
 80084e6:	ab03      	add	r3, sp, #12
 80084e8:	4805      	ldr	r0, [pc, #20]	; (8008500 <fiprintf+0x20>)
 80084ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80084ee:	6800      	ldr	r0, [r0, #0]
 80084f0:	9301      	str	r3, [sp, #4]
 80084f2:	f000 f891 	bl	8008618 <_vfiprintf_r>
 80084f6:	b002      	add	sp, #8
 80084f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80084fc:	b003      	add	sp, #12
 80084fe:	4770      	bx	lr
 8008500:	2000000c 	.word	0x2000000c

08008504 <malloc>:
 8008504:	4b02      	ldr	r3, [pc, #8]	; (8008510 <malloc+0xc>)
 8008506:	4601      	mov	r1, r0
 8008508:	6818      	ldr	r0, [r3, #0]
 800850a:	f7ff bf1b 	b.w	8008344 <_malloc_r>
 800850e:	bf00      	nop
 8008510:	2000000c 	.word	0x2000000c

08008514 <__malloc_lock>:
 8008514:	4801      	ldr	r0, [pc, #4]	; (800851c <__malloc_lock+0x8>)
 8008516:	f000 bdc3 	b.w	80090a0 <__retarget_lock_acquire_recursive>
 800851a:	bf00      	nop
 800851c:	20000484 	.word	0x20000484

08008520 <__malloc_unlock>:
 8008520:	4801      	ldr	r0, [pc, #4]	; (8008528 <__malloc_unlock+0x8>)
 8008522:	f000 bdbe 	b.w	80090a2 <__retarget_lock_release_recursive>
 8008526:	bf00      	nop
 8008528:	20000484 	.word	0x20000484

0800852c <_free_r>:
 800852c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800852e:	2900      	cmp	r1, #0
 8008530:	d044      	beq.n	80085bc <_free_r+0x90>
 8008532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008536:	9001      	str	r0, [sp, #4]
 8008538:	2b00      	cmp	r3, #0
 800853a:	f1a1 0404 	sub.w	r4, r1, #4
 800853e:	bfb8      	it	lt
 8008540:	18e4      	addlt	r4, r4, r3
 8008542:	f7ff ffe7 	bl	8008514 <__malloc_lock>
 8008546:	4a1e      	ldr	r2, [pc, #120]	; (80085c0 <_free_r+0x94>)
 8008548:	9801      	ldr	r0, [sp, #4]
 800854a:	6813      	ldr	r3, [r2, #0]
 800854c:	b933      	cbnz	r3, 800855c <_free_r+0x30>
 800854e:	6063      	str	r3, [r4, #4]
 8008550:	6014      	str	r4, [r2, #0]
 8008552:	b003      	add	sp, #12
 8008554:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008558:	f7ff bfe2 	b.w	8008520 <__malloc_unlock>
 800855c:	42a3      	cmp	r3, r4
 800855e:	d908      	bls.n	8008572 <_free_r+0x46>
 8008560:	6825      	ldr	r5, [r4, #0]
 8008562:	1961      	adds	r1, r4, r5
 8008564:	428b      	cmp	r3, r1
 8008566:	bf01      	itttt	eq
 8008568:	6819      	ldreq	r1, [r3, #0]
 800856a:	685b      	ldreq	r3, [r3, #4]
 800856c:	1949      	addeq	r1, r1, r5
 800856e:	6021      	streq	r1, [r4, #0]
 8008570:	e7ed      	b.n	800854e <_free_r+0x22>
 8008572:	461a      	mov	r2, r3
 8008574:	685b      	ldr	r3, [r3, #4]
 8008576:	b10b      	cbz	r3, 800857c <_free_r+0x50>
 8008578:	42a3      	cmp	r3, r4
 800857a:	d9fa      	bls.n	8008572 <_free_r+0x46>
 800857c:	6811      	ldr	r1, [r2, #0]
 800857e:	1855      	adds	r5, r2, r1
 8008580:	42a5      	cmp	r5, r4
 8008582:	d10b      	bne.n	800859c <_free_r+0x70>
 8008584:	6824      	ldr	r4, [r4, #0]
 8008586:	4421      	add	r1, r4
 8008588:	1854      	adds	r4, r2, r1
 800858a:	42a3      	cmp	r3, r4
 800858c:	6011      	str	r1, [r2, #0]
 800858e:	d1e0      	bne.n	8008552 <_free_r+0x26>
 8008590:	681c      	ldr	r4, [r3, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	6053      	str	r3, [r2, #4]
 8008596:	4421      	add	r1, r4
 8008598:	6011      	str	r1, [r2, #0]
 800859a:	e7da      	b.n	8008552 <_free_r+0x26>
 800859c:	d902      	bls.n	80085a4 <_free_r+0x78>
 800859e:	230c      	movs	r3, #12
 80085a0:	6003      	str	r3, [r0, #0]
 80085a2:	e7d6      	b.n	8008552 <_free_r+0x26>
 80085a4:	6825      	ldr	r5, [r4, #0]
 80085a6:	1961      	adds	r1, r4, r5
 80085a8:	428b      	cmp	r3, r1
 80085aa:	bf04      	itt	eq
 80085ac:	6819      	ldreq	r1, [r3, #0]
 80085ae:	685b      	ldreq	r3, [r3, #4]
 80085b0:	6063      	str	r3, [r4, #4]
 80085b2:	bf04      	itt	eq
 80085b4:	1949      	addeq	r1, r1, r5
 80085b6:	6021      	streq	r1, [r4, #0]
 80085b8:	6054      	str	r4, [r2, #4]
 80085ba:	e7ca      	b.n	8008552 <_free_r+0x26>
 80085bc:	b003      	add	sp, #12
 80085be:	bd30      	pop	{r4, r5, pc}
 80085c0:	20000478 	.word	0x20000478

080085c4 <__sfputc_r>:
 80085c4:	6893      	ldr	r3, [r2, #8]
 80085c6:	3b01      	subs	r3, #1
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	b410      	push	{r4}
 80085cc:	6093      	str	r3, [r2, #8]
 80085ce:	da08      	bge.n	80085e2 <__sfputc_r+0x1e>
 80085d0:	6994      	ldr	r4, [r2, #24]
 80085d2:	42a3      	cmp	r3, r4
 80085d4:	db01      	blt.n	80085da <__sfputc_r+0x16>
 80085d6:	290a      	cmp	r1, #10
 80085d8:	d103      	bne.n	80085e2 <__sfputc_r+0x1e>
 80085da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085de:	f000 badf 	b.w	8008ba0 <__swbuf_r>
 80085e2:	6813      	ldr	r3, [r2, #0]
 80085e4:	1c58      	adds	r0, r3, #1
 80085e6:	6010      	str	r0, [r2, #0]
 80085e8:	7019      	strb	r1, [r3, #0]
 80085ea:	4608      	mov	r0, r1
 80085ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085f0:	4770      	bx	lr

080085f2 <__sfputs_r>:
 80085f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f4:	4606      	mov	r6, r0
 80085f6:	460f      	mov	r7, r1
 80085f8:	4614      	mov	r4, r2
 80085fa:	18d5      	adds	r5, r2, r3
 80085fc:	42ac      	cmp	r4, r5
 80085fe:	d101      	bne.n	8008604 <__sfputs_r+0x12>
 8008600:	2000      	movs	r0, #0
 8008602:	e007      	b.n	8008614 <__sfputs_r+0x22>
 8008604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008608:	463a      	mov	r2, r7
 800860a:	4630      	mov	r0, r6
 800860c:	f7ff ffda 	bl	80085c4 <__sfputc_r>
 8008610:	1c43      	adds	r3, r0, #1
 8008612:	d1f3      	bne.n	80085fc <__sfputs_r+0xa>
 8008614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008618 <_vfiprintf_r>:
 8008618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800861c:	460d      	mov	r5, r1
 800861e:	b09d      	sub	sp, #116	; 0x74
 8008620:	4614      	mov	r4, r2
 8008622:	4698      	mov	r8, r3
 8008624:	4606      	mov	r6, r0
 8008626:	b118      	cbz	r0, 8008630 <_vfiprintf_r+0x18>
 8008628:	6983      	ldr	r3, [r0, #24]
 800862a:	b90b      	cbnz	r3, 8008630 <_vfiprintf_r+0x18>
 800862c:	f000 fc9a 	bl	8008f64 <__sinit>
 8008630:	4b89      	ldr	r3, [pc, #548]	; (8008858 <_vfiprintf_r+0x240>)
 8008632:	429d      	cmp	r5, r3
 8008634:	d11b      	bne.n	800866e <_vfiprintf_r+0x56>
 8008636:	6875      	ldr	r5, [r6, #4]
 8008638:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800863a:	07d9      	lsls	r1, r3, #31
 800863c:	d405      	bmi.n	800864a <_vfiprintf_r+0x32>
 800863e:	89ab      	ldrh	r3, [r5, #12]
 8008640:	059a      	lsls	r2, r3, #22
 8008642:	d402      	bmi.n	800864a <_vfiprintf_r+0x32>
 8008644:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008646:	f000 fd2b 	bl	80090a0 <__retarget_lock_acquire_recursive>
 800864a:	89ab      	ldrh	r3, [r5, #12]
 800864c:	071b      	lsls	r3, r3, #28
 800864e:	d501      	bpl.n	8008654 <_vfiprintf_r+0x3c>
 8008650:	692b      	ldr	r3, [r5, #16]
 8008652:	b9eb      	cbnz	r3, 8008690 <_vfiprintf_r+0x78>
 8008654:	4629      	mov	r1, r5
 8008656:	4630      	mov	r0, r6
 8008658:	f000 faf4 	bl	8008c44 <__swsetup_r>
 800865c:	b1c0      	cbz	r0, 8008690 <_vfiprintf_r+0x78>
 800865e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008660:	07dc      	lsls	r4, r3, #31
 8008662:	d50e      	bpl.n	8008682 <_vfiprintf_r+0x6a>
 8008664:	f04f 30ff 	mov.w	r0, #4294967295
 8008668:	b01d      	add	sp, #116	; 0x74
 800866a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800866e:	4b7b      	ldr	r3, [pc, #492]	; (800885c <_vfiprintf_r+0x244>)
 8008670:	429d      	cmp	r5, r3
 8008672:	d101      	bne.n	8008678 <_vfiprintf_r+0x60>
 8008674:	68b5      	ldr	r5, [r6, #8]
 8008676:	e7df      	b.n	8008638 <_vfiprintf_r+0x20>
 8008678:	4b79      	ldr	r3, [pc, #484]	; (8008860 <_vfiprintf_r+0x248>)
 800867a:	429d      	cmp	r5, r3
 800867c:	bf08      	it	eq
 800867e:	68f5      	ldreq	r5, [r6, #12]
 8008680:	e7da      	b.n	8008638 <_vfiprintf_r+0x20>
 8008682:	89ab      	ldrh	r3, [r5, #12]
 8008684:	0598      	lsls	r0, r3, #22
 8008686:	d4ed      	bmi.n	8008664 <_vfiprintf_r+0x4c>
 8008688:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800868a:	f000 fd0a 	bl	80090a2 <__retarget_lock_release_recursive>
 800868e:	e7e9      	b.n	8008664 <_vfiprintf_r+0x4c>
 8008690:	2300      	movs	r3, #0
 8008692:	9309      	str	r3, [sp, #36]	; 0x24
 8008694:	2320      	movs	r3, #32
 8008696:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800869a:	f8cd 800c 	str.w	r8, [sp, #12]
 800869e:	2330      	movs	r3, #48	; 0x30
 80086a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008864 <_vfiprintf_r+0x24c>
 80086a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086a8:	f04f 0901 	mov.w	r9, #1
 80086ac:	4623      	mov	r3, r4
 80086ae:	469a      	mov	sl, r3
 80086b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086b4:	b10a      	cbz	r2, 80086ba <_vfiprintf_r+0xa2>
 80086b6:	2a25      	cmp	r2, #37	; 0x25
 80086b8:	d1f9      	bne.n	80086ae <_vfiprintf_r+0x96>
 80086ba:	ebba 0b04 	subs.w	fp, sl, r4
 80086be:	d00b      	beq.n	80086d8 <_vfiprintf_r+0xc0>
 80086c0:	465b      	mov	r3, fp
 80086c2:	4622      	mov	r2, r4
 80086c4:	4629      	mov	r1, r5
 80086c6:	4630      	mov	r0, r6
 80086c8:	f7ff ff93 	bl	80085f2 <__sfputs_r>
 80086cc:	3001      	adds	r0, #1
 80086ce:	f000 80aa 	beq.w	8008826 <_vfiprintf_r+0x20e>
 80086d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086d4:	445a      	add	r2, fp
 80086d6:	9209      	str	r2, [sp, #36]	; 0x24
 80086d8:	f89a 3000 	ldrb.w	r3, [sl]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 80a2 	beq.w	8008826 <_vfiprintf_r+0x20e>
 80086e2:	2300      	movs	r3, #0
 80086e4:	f04f 32ff 	mov.w	r2, #4294967295
 80086e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086ec:	f10a 0a01 	add.w	sl, sl, #1
 80086f0:	9304      	str	r3, [sp, #16]
 80086f2:	9307      	str	r3, [sp, #28]
 80086f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086f8:	931a      	str	r3, [sp, #104]	; 0x68
 80086fa:	4654      	mov	r4, sl
 80086fc:	2205      	movs	r2, #5
 80086fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008702:	4858      	ldr	r0, [pc, #352]	; (8008864 <_vfiprintf_r+0x24c>)
 8008704:	f7f7 fd8c 	bl	8000220 <memchr>
 8008708:	9a04      	ldr	r2, [sp, #16]
 800870a:	b9d8      	cbnz	r0, 8008744 <_vfiprintf_r+0x12c>
 800870c:	06d1      	lsls	r1, r2, #27
 800870e:	bf44      	itt	mi
 8008710:	2320      	movmi	r3, #32
 8008712:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008716:	0713      	lsls	r3, r2, #28
 8008718:	bf44      	itt	mi
 800871a:	232b      	movmi	r3, #43	; 0x2b
 800871c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008720:	f89a 3000 	ldrb.w	r3, [sl]
 8008724:	2b2a      	cmp	r3, #42	; 0x2a
 8008726:	d015      	beq.n	8008754 <_vfiprintf_r+0x13c>
 8008728:	9a07      	ldr	r2, [sp, #28]
 800872a:	4654      	mov	r4, sl
 800872c:	2000      	movs	r0, #0
 800872e:	f04f 0c0a 	mov.w	ip, #10
 8008732:	4621      	mov	r1, r4
 8008734:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008738:	3b30      	subs	r3, #48	; 0x30
 800873a:	2b09      	cmp	r3, #9
 800873c:	d94e      	bls.n	80087dc <_vfiprintf_r+0x1c4>
 800873e:	b1b0      	cbz	r0, 800876e <_vfiprintf_r+0x156>
 8008740:	9207      	str	r2, [sp, #28]
 8008742:	e014      	b.n	800876e <_vfiprintf_r+0x156>
 8008744:	eba0 0308 	sub.w	r3, r0, r8
 8008748:	fa09 f303 	lsl.w	r3, r9, r3
 800874c:	4313      	orrs	r3, r2
 800874e:	9304      	str	r3, [sp, #16]
 8008750:	46a2      	mov	sl, r4
 8008752:	e7d2      	b.n	80086fa <_vfiprintf_r+0xe2>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	1d19      	adds	r1, r3, #4
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	9103      	str	r1, [sp, #12]
 800875c:	2b00      	cmp	r3, #0
 800875e:	bfbb      	ittet	lt
 8008760:	425b      	neglt	r3, r3
 8008762:	f042 0202 	orrlt.w	r2, r2, #2
 8008766:	9307      	strge	r3, [sp, #28]
 8008768:	9307      	strlt	r3, [sp, #28]
 800876a:	bfb8      	it	lt
 800876c:	9204      	strlt	r2, [sp, #16]
 800876e:	7823      	ldrb	r3, [r4, #0]
 8008770:	2b2e      	cmp	r3, #46	; 0x2e
 8008772:	d10c      	bne.n	800878e <_vfiprintf_r+0x176>
 8008774:	7863      	ldrb	r3, [r4, #1]
 8008776:	2b2a      	cmp	r3, #42	; 0x2a
 8008778:	d135      	bne.n	80087e6 <_vfiprintf_r+0x1ce>
 800877a:	9b03      	ldr	r3, [sp, #12]
 800877c:	1d1a      	adds	r2, r3, #4
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	9203      	str	r2, [sp, #12]
 8008782:	2b00      	cmp	r3, #0
 8008784:	bfb8      	it	lt
 8008786:	f04f 33ff 	movlt.w	r3, #4294967295
 800878a:	3402      	adds	r4, #2
 800878c:	9305      	str	r3, [sp, #20]
 800878e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008874 <_vfiprintf_r+0x25c>
 8008792:	7821      	ldrb	r1, [r4, #0]
 8008794:	2203      	movs	r2, #3
 8008796:	4650      	mov	r0, sl
 8008798:	f7f7 fd42 	bl	8000220 <memchr>
 800879c:	b140      	cbz	r0, 80087b0 <_vfiprintf_r+0x198>
 800879e:	2340      	movs	r3, #64	; 0x40
 80087a0:	eba0 000a 	sub.w	r0, r0, sl
 80087a4:	fa03 f000 	lsl.w	r0, r3, r0
 80087a8:	9b04      	ldr	r3, [sp, #16]
 80087aa:	4303      	orrs	r3, r0
 80087ac:	3401      	adds	r4, #1
 80087ae:	9304      	str	r3, [sp, #16]
 80087b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b4:	482c      	ldr	r0, [pc, #176]	; (8008868 <_vfiprintf_r+0x250>)
 80087b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087ba:	2206      	movs	r2, #6
 80087bc:	f7f7 fd30 	bl	8000220 <memchr>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d03f      	beq.n	8008844 <_vfiprintf_r+0x22c>
 80087c4:	4b29      	ldr	r3, [pc, #164]	; (800886c <_vfiprintf_r+0x254>)
 80087c6:	bb1b      	cbnz	r3, 8008810 <_vfiprintf_r+0x1f8>
 80087c8:	9b03      	ldr	r3, [sp, #12]
 80087ca:	3307      	adds	r3, #7
 80087cc:	f023 0307 	bic.w	r3, r3, #7
 80087d0:	3308      	adds	r3, #8
 80087d2:	9303      	str	r3, [sp, #12]
 80087d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d6:	443b      	add	r3, r7
 80087d8:	9309      	str	r3, [sp, #36]	; 0x24
 80087da:	e767      	b.n	80086ac <_vfiprintf_r+0x94>
 80087dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80087e0:	460c      	mov	r4, r1
 80087e2:	2001      	movs	r0, #1
 80087e4:	e7a5      	b.n	8008732 <_vfiprintf_r+0x11a>
 80087e6:	2300      	movs	r3, #0
 80087e8:	3401      	adds	r4, #1
 80087ea:	9305      	str	r3, [sp, #20]
 80087ec:	4619      	mov	r1, r3
 80087ee:	f04f 0c0a 	mov.w	ip, #10
 80087f2:	4620      	mov	r0, r4
 80087f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087f8:	3a30      	subs	r2, #48	; 0x30
 80087fa:	2a09      	cmp	r2, #9
 80087fc:	d903      	bls.n	8008806 <_vfiprintf_r+0x1ee>
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d0c5      	beq.n	800878e <_vfiprintf_r+0x176>
 8008802:	9105      	str	r1, [sp, #20]
 8008804:	e7c3      	b.n	800878e <_vfiprintf_r+0x176>
 8008806:	fb0c 2101 	mla	r1, ip, r1, r2
 800880a:	4604      	mov	r4, r0
 800880c:	2301      	movs	r3, #1
 800880e:	e7f0      	b.n	80087f2 <_vfiprintf_r+0x1da>
 8008810:	ab03      	add	r3, sp, #12
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	462a      	mov	r2, r5
 8008816:	4b16      	ldr	r3, [pc, #88]	; (8008870 <_vfiprintf_r+0x258>)
 8008818:	a904      	add	r1, sp, #16
 800881a:	4630      	mov	r0, r6
 800881c:	f3af 8000 	nop.w
 8008820:	4607      	mov	r7, r0
 8008822:	1c78      	adds	r0, r7, #1
 8008824:	d1d6      	bne.n	80087d4 <_vfiprintf_r+0x1bc>
 8008826:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008828:	07d9      	lsls	r1, r3, #31
 800882a:	d405      	bmi.n	8008838 <_vfiprintf_r+0x220>
 800882c:	89ab      	ldrh	r3, [r5, #12]
 800882e:	059a      	lsls	r2, r3, #22
 8008830:	d402      	bmi.n	8008838 <_vfiprintf_r+0x220>
 8008832:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008834:	f000 fc35 	bl	80090a2 <__retarget_lock_release_recursive>
 8008838:	89ab      	ldrh	r3, [r5, #12]
 800883a:	065b      	lsls	r3, r3, #25
 800883c:	f53f af12 	bmi.w	8008664 <_vfiprintf_r+0x4c>
 8008840:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008842:	e711      	b.n	8008668 <_vfiprintf_r+0x50>
 8008844:	ab03      	add	r3, sp, #12
 8008846:	9300      	str	r3, [sp, #0]
 8008848:	462a      	mov	r2, r5
 800884a:	4b09      	ldr	r3, [pc, #36]	; (8008870 <_vfiprintf_r+0x258>)
 800884c:	a904      	add	r1, sp, #16
 800884e:	4630      	mov	r0, r6
 8008850:	f000 f880 	bl	8008954 <_printf_i>
 8008854:	e7e4      	b.n	8008820 <_vfiprintf_r+0x208>
 8008856:	bf00      	nop
 8008858:	08009774 	.word	0x08009774
 800885c:	08009794 	.word	0x08009794
 8008860:	08009754 	.word	0x08009754
 8008864:	08009721 	.word	0x08009721
 8008868:	0800972b 	.word	0x0800972b
 800886c:	00000000 	.word	0x00000000
 8008870:	080085f3 	.word	0x080085f3
 8008874:	08009727 	.word	0x08009727

08008878 <_printf_common>:
 8008878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800887c:	4616      	mov	r6, r2
 800887e:	4699      	mov	r9, r3
 8008880:	688a      	ldr	r2, [r1, #8]
 8008882:	690b      	ldr	r3, [r1, #16]
 8008884:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008888:	4293      	cmp	r3, r2
 800888a:	bfb8      	it	lt
 800888c:	4613      	movlt	r3, r2
 800888e:	6033      	str	r3, [r6, #0]
 8008890:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008894:	4607      	mov	r7, r0
 8008896:	460c      	mov	r4, r1
 8008898:	b10a      	cbz	r2, 800889e <_printf_common+0x26>
 800889a:	3301      	adds	r3, #1
 800889c:	6033      	str	r3, [r6, #0]
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	0699      	lsls	r1, r3, #26
 80088a2:	bf42      	ittt	mi
 80088a4:	6833      	ldrmi	r3, [r6, #0]
 80088a6:	3302      	addmi	r3, #2
 80088a8:	6033      	strmi	r3, [r6, #0]
 80088aa:	6825      	ldr	r5, [r4, #0]
 80088ac:	f015 0506 	ands.w	r5, r5, #6
 80088b0:	d106      	bne.n	80088c0 <_printf_common+0x48>
 80088b2:	f104 0a19 	add.w	sl, r4, #25
 80088b6:	68e3      	ldr	r3, [r4, #12]
 80088b8:	6832      	ldr	r2, [r6, #0]
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	42ab      	cmp	r3, r5
 80088be:	dc26      	bgt.n	800890e <_printf_common+0x96>
 80088c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80088c4:	1e13      	subs	r3, r2, #0
 80088c6:	6822      	ldr	r2, [r4, #0]
 80088c8:	bf18      	it	ne
 80088ca:	2301      	movne	r3, #1
 80088cc:	0692      	lsls	r2, r2, #26
 80088ce:	d42b      	bmi.n	8008928 <_printf_common+0xb0>
 80088d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088d4:	4649      	mov	r1, r9
 80088d6:	4638      	mov	r0, r7
 80088d8:	47c0      	blx	r8
 80088da:	3001      	adds	r0, #1
 80088dc:	d01e      	beq.n	800891c <_printf_common+0xa4>
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	68e5      	ldr	r5, [r4, #12]
 80088e2:	6832      	ldr	r2, [r6, #0]
 80088e4:	f003 0306 	and.w	r3, r3, #6
 80088e8:	2b04      	cmp	r3, #4
 80088ea:	bf08      	it	eq
 80088ec:	1aad      	subeq	r5, r5, r2
 80088ee:	68a3      	ldr	r3, [r4, #8]
 80088f0:	6922      	ldr	r2, [r4, #16]
 80088f2:	bf0c      	ite	eq
 80088f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088f8:	2500      	movne	r5, #0
 80088fa:	4293      	cmp	r3, r2
 80088fc:	bfc4      	itt	gt
 80088fe:	1a9b      	subgt	r3, r3, r2
 8008900:	18ed      	addgt	r5, r5, r3
 8008902:	2600      	movs	r6, #0
 8008904:	341a      	adds	r4, #26
 8008906:	42b5      	cmp	r5, r6
 8008908:	d11a      	bne.n	8008940 <_printf_common+0xc8>
 800890a:	2000      	movs	r0, #0
 800890c:	e008      	b.n	8008920 <_printf_common+0xa8>
 800890e:	2301      	movs	r3, #1
 8008910:	4652      	mov	r2, sl
 8008912:	4649      	mov	r1, r9
 8008914:	4638      	mov	r0, r7
 8008916:	47c0      	blx	r8
 8008918:	3001      	adds	r0, #1
 800891a:	d103      	bne.n	8008924 <_printf_common+0xac>
 800891c:	f04f 30ff 	mov.w	r0, #4294967295
 8008920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008924:	3501      	adds	r5, #1
 8008926:	e7c6      	b.n	80088b6 <_printf_common+0x3e>
 8008928:	18e1      	adds	r1, r4, r3
 800892a:	1c5a      	adds	r2, r3, #1
 800892c:	2030      	movs	r0, #48	; 0x30
 800892e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008932:	4422      	add	r2, r4
 8008934:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008938:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800893c:	3302      	adds	r3, #2
 800893e:	e7c7      	b.n	80088d0 <_printf_common+0x58>
 8008940:	2301      	movs	r3, #1
 8008942:	4622      	mov	r2, r4
 8008944:	4649      	mov	r1, r9
 8008946:	4638      	mov	r0, r7
 8008948:	47c0      	blx	r8
 800894a:	3001      	adds	r0, #1
 800894c:	d0e6      	beq.n	800891c <_printf_common+0xa4>
 800894e:	3601      	adds	r6, #1
 8008950:	e7d9      	b.n	8008906 <_printf_common+0x8e>
	...

08008954 <_printf_i>:
 8008954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008958:	7e0f      	ldrb	r7, [r1, #24]
 800895a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800895c:	2f78      	cmp	r7, #120	; 0x78
 800895e:	4691      	mov	r9, r2
 8008960:	4680      	mov	r8, r0
 8008962:	460c      	mov	r4, r1
 8008964:	469a      	mov	sl, r3
 8008966:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800896a:	d807      	bhi.n	800897c <_printf_i+0x28>
 800896c:	2f62      	cmp	r7, #98	; 0x62
 800896e:	d80a      	bhi.n	8008986 <_printf_i+0x32>
 8008970:	2f00      	cmp	r7, #0
 8008972:	f000 80d8 	beq.w	8008b26 <_printf_i+0x1d2>
 8008976:	2f58      	cmp	r7, #88	; 0x58
 8008978:	f000 80a3 	beq.w	8008ac2 <_printf_i+0x16e>
 800897c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008980:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008984:	e03a      	b.n	80089fc <_printf_i+0xa8>
 8008986:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800898a:	2b15      	cmp	r3, #21
 800898c:	d8f6      	bhi.n	800897c <_printf_i+0x28>
 800898e:	a101      	add	r1, pc, #4	; (adr r1, 8008994 <_printf_i+0x40>)
 8008990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008994:	080089ed 	.word	0x080089ed
 8008998:	08008a01 	.word	0x08008a01
 800899c:	0800897d 	.word	0x0800897d
 80089a0:	0800897d 	.word	0x0800897d
 80089a4:	0800897d 	.word	0x0800897d
 80089a8:	0800897d 	.word	0x0800897d
 80089ac:	08008a01 	.word	0x08008a01
 80089b0:	0800897d 	.word	0x0800897d
 80089b4:	0800897d 	.word	0x0800897d
 80089b8:	0800897d 	.word	0x0800897d
 80089bc:	0800897d 	.word	0x0800897d
 80089c0:	08008b0d 	.word	0x08008b0d
 80089c4:	08008a31 	.word	0x08008a31
 80089c8:	08008aef 	.word	0x08008aef
 80089cc:	0800897d 	.word	0x0800897d
 80089d0:	0800897d 	.word	0x0800897d
 80089d4:	08008b2f 	.word	0x08008b2f
 80089d8:	0800897d 	.word	0x0800897d
 80089dc:	08008a31 	.word	0x08008a31
 80089e0:	0800897d 	.word	0x0800897d
 80089e4:	0800897d 	.word	0x0800897d
 80089e8:	08008af7 	.word	0x08008af7
 80089ec:	682b      	ldr	r3, [r5, #0]
 80089ee:	1d1a      	adds	r2, r3, #4
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	602a      	str	r2, [r5, #0]
 80089f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089fc:	2301      	movs	r3, #1
 80089fe:	e0a3      	b.n	8008b48 <_printf_i+0x1f4>
 8008a00:	6820      	ldr	r0, [r4, #0]
 8008a02:	6829      	ldr	r1, [r5, #0]
 8008a04:	0606      	lsls	r6, r0, #24
 8008a06:	f101 0304 	add.w	r3, r1, #4
 8008a0a:	d50a      	bpl.n	8008a22 <_printf_i+0xce>
 8008a0c:	680e      	ldr	r6, [r1, #0]
 8008a0e:	602b      	str	r3, [r5, #0]
 8008a10:	2e00      	cmp	r6, #0
 8008a12:	da03      	bge.n	8008a1c <_printf_i+0xc8>
 8008a14:	232d      	movs	r3, #45	; 0x2d
 8008a16:	4276      	negs	r6, r6
 8008a18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a1c:	485e      	ldr	r0, [pc, #376]	; (8008b98 <_printf_i+0x244>)
 8008a1e:	230a      	movs	r3, #10
 8008a20:	e019      	b.n	8008a56 <_printf_i+0x102>
 8008a22:	680e      	ldr	r6, [r1, #0]
 8008a24:	602b      	str	r3, [r5, #0]
 8008a26:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008a2a:	bf18      	it	ne
 8008a2c:	b236      	sxthne	r6, r6
 8008a2e:	e7ef      	b.n	8008a10 <_printf_i+0xbc>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	6820      	ldr	r0, [r4, #0]
 8008a34:	1d19      	adds	r1, r3, #4
 8008a36:	6029      	str	r1, [r5, #0]
 8008a38:	0601      	lsls	r1, r0, #24
 8008a3a:	d501      	bpl.n	8008a40 <_printf_i+0xec>
 8008a3c:	681e      	ldr	r6, [r3, #0]
 8008a3e:	e002      	b.n	8008a46 <_printf_i+0xf2>
 8008a40:	0646      	lsls	r6, r0, #25
 8008a42:	d5fb      	bpl.n	8008a3c <_printf_i+0xe8>
 8008a44:	881e      	ldrh	r6, [r3, #0]
 8008a46:	4854      	ldr	r0, [pc, #336]	; (8008b98 <_printf_i+0x244>)
 8008a48:	2f6f      	cmp	r7, #111	; 0x6f
 8008a4a:	bf0c      	ite	eq
 8008a4c:	2308      	moveq	r3, #8
 8008a4e:	230a      	movne	r3, #10
 8008a50:	2100      	movs	r1, #0
 8008a52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a56:	6865      	ldr	r5, [r4, #4]
 8008a58:	60a5      	str	r5, [r4, #8]
 8008a5a:	2d00      	cmp	r5, #0
 8008a5c:	bfa2      	ittt	ge
 8008a5e:	6821      	ldrge	r1, [r4, #0]
 8008a60:	f021 0104 	bicge.w	r1, r1, #4
 8008a64:	6021      	strge	r1, [r4, #0]
 8008a66:	b90e      	cbnz	r6, 8008a6c <_printf_i+0x118>
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	d04d      	beq.n	8008b08 <_printf_i+0x1b4>
 8008a6c:	4615      	mov	r5, r2
 8008a6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008a72:	fb03 6711 	mls	r7, r3, r1, r6
 8008a76:	5dc7      	ldrb	r7, [r0, r7]
 8008a78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008a7c:	4637      	mov	r7, r6
 8008a7e:	42bb      	cmp	r3, r7
 8008a80:	460e      	mov	r6, r1
 8008a82:	d9f4      	bls.n	8008a6e <_printf_i+0x11a>
 8008a84:	2b08      	cmp	r3, #8
 8008a86:	d10b      	bne.n	8008aa0 <_printf_i+0x14c>
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	07de      	lsls	r6, r3, #31
 8008a8c:	d508      	bpl.n	8008aa0 <_printf_i+0x14c>
 8008a8e:	6923      	ldr	r3, [r4, #16]
 8008a90:	6861      	ldr	r1, [r4, #4]
 8008a92:	4299      	cmp	r1, r3
 8008a94:	bfde      	ittt	le
 8008a96:	2330      	movle	r3, #48	; 0x30
 8008a98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008a9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008aa0:	1b52      	subs	r2, r2, r5
 8008aa2:	6122      	str	r2, [r4, #16]
 8008aa4:	f8cd a000 	str.w	sl, [sp]
 8008aa8:	464b      	mov	r3, r9
 8008aaa:	aa03      	add	r2, sp, #12
 8008aac:	4621      	mov	r1, r4
 8008aae:	4640      	mov	r0, r8
 8008ab0:	f7ff fee2 	bl	8008878 <_printf_common>
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d14c      	bne.n	8008b52 <_printf_i+0x1fe>
 8008ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8008abc:	b004      	add	sp, #16
 8008abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac2:	4835      	ldr	r0, [pc, #212]	; (8008b98 <_printf_i+0x244>)
 8008ac4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008ac8:	6829      	ldr	r1, [r5, #0]
 8008aca:	6823      	ldr	r3, [r4, #0]
 8008acc:	f851 6b04 	ldr.w	r6, [r1], #4
 8008ad0:	6029      	str	r1, [r5, #0]
 8008ad2:	061d      	lsls	r5, r3, #24
 8008ad4:	d514      	bpl.n	8008b00 <_printf_i+0x1ac>
 8008ad6:	07df      	lsls	r7, r3, #31
 8008ad8:	bf44      	itt	mi
 8008ada:	f043 0320 	orrmi.w	r3, r3, #32
 8008ade:	6023      	strmi	r3, [r4, #0]
 8008ae0:	b91e      	cbnz	r6, 8008aea <_printf_i+0x196>
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	f023 0320 	bic.w	r3, r3, #32
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	2310      	movs	r3, #16
 8008aec:	e7b0      	b.n	8008a50 <_printf_i+0xfc>
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	f043 0320 	orr.w	r3, r3, #32
 8008af4:	6023      	str	r3, [r4, #0]
 8008af6:	2378      	movs	r3, #120	; 0x78
 8008af8:	4828      	ldr	r0, [pc, #160]	; (8008b9c <_printf_i+0x248>)
 8008afa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008afe:	e7e3      	b.n	8008ac8 <_printf_i+0x174>
 8008b00:	0659      	lsls	r1, r3, #25
 8008b02:	bf48      	it	mi
 8008b04:	b2b6      	uxthmi	r6, r6
 8008b06:	e7e6      	b.n	8008ad6 <_printf_i+0x182>
 8008b08:	4615      	mov	r5, r2
 8008b0a:	e7bb      	b.n	8008a84 <_printf_i+0x130>
 8008b0c:	682b      	ldr	r3, [r5, #0]
 8008b0e:	6826      	ldr	r6, [r4, #0]
 8008b10:	6961      	ldr	r1, [r4, #20]
 8008b12:	1d18      	adds	r0, r3, #4
 8008b14:	6028      	str	r0, [r5, #0]
 8008b16:	0635      	lsls	r5, r6, #24
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	d501      	bpl.n	8008b20 <_printf_i+0x1cc>
 8008b1c:	6019      	str	r1, [r3, #0]
 8008b1e:	e002      	b.n	8008b26 <_printf_i+0x1d2>
 8008b20:	0670      	lsls	r0, r6, #25
 8008b22:	d5fb      	bpl.n	8008b1c <_printf_i+0x1c8>
 8008b24:	8019      	strh	r1, [r3, #0]
 8008b26:	2300      	movs	r3, #0
 8008b28:	6123      	str	r3, [r4, #16]
 8008b2a:	4615      	mov	r5, r2
 8008b2c:	e7ba      	b.n	8008aa4 <_printf_i+0x150>
 8008b2e:	682b      	ldr	r3, [r5, #0]
 8008b30:	1d1a      	adds	r2, r3, #4
 8008b32:	602a      	str	r2, [r5, #0]
 8008b34:	681d      	ldr	r5, [r3, #0]
 8008b36:	6862      	ldr	r2, [r4, #4]
 8008b38:	2100      	movs	r1, #0
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	f7f7 fb70 	bl	8000220 <memchr>
 8008b40:	b108      	cbz	r0, 8008b46 <_printf_i+0x1f2>
 8008b42:	1b40      	subs	r0, r0, r5
 8008b44:	6060      	str	r0, [r4, #4]
 8008b46:	6863      	ldr	r3, [r4, #4]
 8008b48:	6123      	str	r3, [r4, #16]
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b50:	e7a8      	b.n	8008aa4 <_printf_i+0x150>
 8008b52:	6923      	ldr	r3, [r4, #16]
 8008b54:	462a      	mov	r2, r5
 8008b56:	4649      	mov	r1, r9
 8008b58:	4640      	mov	r0, r8
 8008b5a:	47d0      	blx	sl
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	d0ab      	beq.n	8008ab8 <_printf_i+0x164>
 8008b60:	6823      	ldr	r3, [r4, #0]
 8008b62:	079b      	lsls	r3, r3, #30
 8008b64:	d413      	bmi.n	8008b8e <_printf_i+0x23a>
 8008b66:	68e0      	ldr	r0, [r4, #12]
 8008b68:	9b03      	ldr	r3, [sp, #12]
 8008b6a:	4298      	cmp	r0, r3
 8008b6c:	bfb8      	it	lt
 8008b6e:	4618      	movlt	r0, r3
 8008b70:	e7a4      	b.n	8008abc <_printf_i+0x168>
 8008b72:	2301      	movs	r3, #1
 8008b74:	4632      	mov	r2, r6
 8008b76:	4649      	mov	r1, r9
 8008b78:	4640      	mov	r0, r8
 8008b7a:	47d0      	blx	sl
 8008b7c:	3001      	adds	r0, #1
 8008b7e:	d09b      	beq.n	8008ab8 <_printf_i+0x164>
 8008b80:	3501      	adds	r5, #1
 8008b82:	68e3      	ldr	r3, [r4, #12]
 8008b84:	9903      	ldr	r1, [sp, #12]
 8008b86:	1a5b      	subs	r3, r3, r1
 8008b88:	42ab      	cmp	r3, r5
 8008b8a:	dcf2      	bgt.n	8008b72 <_printf_i+0x21e>
 8008b8c:	e7eb      	b.n	8008b66 <_printf_i+0x212>
 8008b8e:	2500      	movs	r5, #0
 8008b90:	f104 0619 	add.w	r6, r4, #25
 8008b94:	e7f5      	b.n	8008b82 <_printf_i+0x22e>
 8008b96:	bf00      	nop
 8008b98:	08009732 	.word	0x08009732
 8008b9c:	08009743 	.word	0x08009743

08008ba0 <__swbuf_r>:
 8008ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ba2:	460e      	mov	r6, r1
 8008ba4:	4614      	mov	r4, r2
 8008ba6:	4605      	mov	r5, r0
 8008ba8:	b118      	cbz	r0, 8008bb2 <__swbuf_r+0x12>
 8008baa:	6983      	ldr	r3, [r0, #24]
 8008bac:	b90b      	cbnz	r3, 8008bb2 <__swbuf_r+0x12>
 8008bae:	f000 f9d9 	bl	8008f64 <__sinit>
 8008bb2:	4b21      	ldr	r3, [pc, #132]	; (8008c38 <__swbuf_r+0x98>)
 8008bb4:	429c      	cmp	r4, r3
 8008bb6:	d12b      	bne.n	8008c10 <__swbuf_r+0x70>
 8008bb8:	686c      	ldr	r4, [r5, #4]
 8008bba:	69a3      	ldr	r3, [r4, #24]
 8008bbc:	60a3      	str	r3, [r4, #8]
 8008bbe:	89a3      	ldrh	r3, [r4, #12]
 8008bc0:	071a      	lsls	r2, r3, #28
 8008bc2:	d52f      	bpl.n	8008c24 <__swbuf_r+0x84>
 8008bc4:	6923      	ldr	r3, [r4, #16]
 8008bc6:	b36b      	cbz	r3, 8008c24 <__swbuf_r+0x84>
 8008bc8:	6923      	ldr	r3, [r4, #16]
 8008bca:	6820      	ldr	r0, [r4, #0]
 8008bcc:	1ac0      	subs	r0, r0, r3
 8008bce:	6963      	ldr	r3, [r4, #20]
 8008bd0:	b2f6      	uxtb	r6, r6
 8008bd2:	4283      	cmp	r3, r0
 8008bd4:	4637      	mov	r7, r6
 8008bd6:	dc04      	bgt.n	8008be2 <__swbuf_r+0x42>
 8008bd8:	4621      	mov	r1, r4
 8008bda:	4628      	mov	r0, r5
 8008bdc:	f000 f92e 	bl	8008e3c <_fflush_r>
 8008be0:	bb30      	cbnz	r0, 8008c30 <__swbuf_r+0x90>
 8008be2:	68a3      	ldr	r3, [r4, #8]
 8008be4:	3b01      	subs	r3, #1
 8008be6:	60a3      	str	r3, [r4, #8]
 8008be8:	6823      	ldr	r3, [r4, #0]
 8008bea:	1c5a      	adds	r2, r3, #1
 8008bec:	6022      	str	r2, [r4, #0]
 8008bee:	701e      	strb	r6, [r3, #0]
 8008bf0:	6963      	ldr	r3, [r4, #20]
 8008bf2:	3001      	adds	r0, #1
 8008bf4:	4283      	cmp	r3, r0
 8008bf6:	d004      	beq.n	8008c02 <__swbuf_r+0x62>
 8008bf8:	89a3      	ldrh	r3, [r4, #12]
 8008bfa:	07db      	lsls	r3, r3, #31
 8008bfc:	d506      	bpl.n	8008c0c <__swbuf_r+0x6c>
 8008bfe:	2e0a      	cmp	r6, #10
 8008c00:	d104      	bne.n	8008c0c <__swbuf_r+0x6c>
 8008c02:	4621      	mov	r1, r4
 8008c04:	4628      	mov	r0, r5
 8008c06:	f000 f919 	bl	8008e3c <_fflush_r>
 8008c0a:	b988      	cbnz	r0, 8008c30 <__swbuf_r+0x90>
 8008c0c:	4638      	mov	r0, r7
 8008c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c10:	4b0a      	ldr	r3, [pc, #40]	; (8008c3c <__swbuf_r+0x9c>)
 8008c12:	429c      	cmp	r4, r3
 8008c14:	d101      	bne.n	8008c1a <__swbuf_r+0x7a>
 8008c16:	68ac      	ldr	r4, [r5, #8]
 8008c18:	e7cf      	b.n	8008bba <__swbuf_r+0x1a>
 8008c1a:	4b09      	ldr	r3, [pc, #36]	; (8008c40 <__swbuf_r+0xa0>)
 8008c1c:	429c      	cmp	r4, r3
 8008c1e:	bf08      	it	eq
 8008c20:	68ec      	ldreq	r4, [r5, #12]
 8008c22:	e7ca      	b.n	8008bba <__swbuf_r+0x1a>
 8008c24:	4621      	mov	r1, r4
 8008c26:	4628      	mov	r0, r5
 8008c28:	f000 f80c 	bl	8008c44 <__swsetup_r>
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d0cb      	beq.n	8008bc8 <__swbuf_r+0x28>
 8008c30:	f04f 37ff 	mov.w	r7, #4294967295
 8008c34:	e7ea      	b.n	8008c0c <__swbuf_r+0x6c>
 8008c36:	bf00      	nop
 8008c38:	08009774 	.word	0x08009774
 8008c3c:	08009794 	.word	0x08009794
 8008c40:	08009754 	.word	0x08009754

08008c44 <__swsetup_r>:
 8008c44:	4b32      	ldr	r3, [pc, #200]	; (8008d10 <__swsetup_r+0xcc>)
 8008c46:	b570      	push	{r4, r5, r6, lr}
 8008c48:	681d      	ldr	r5, [r3, #0]
 8008c4a:	4606      	mov	r6, r0
 8008c4c:	460c      	mov	r4, r1
 8008c4e:	b125      	cbz	r5, 8008c5a <__swsetup_r+0x16>
 8008c50:	69ab      	ldr	r3, [r5, #24]
 8008c52:	b913      	cbnz	r3, 8008c5a <__swsetup_r+0x16>
 8008c54:	4628      	mov	r0, r5
 8008c56:	f000 f985 	bl	8008f64 <__sinit>
 8008c5a:	4b2e      	ldr	r3, [pc, #184]	; (8008d14 <__swsetup_r+0xd0>)
 8008c5c:	429c      	cmp	r4, r3
 8008c5e:	d10f      	bne.n	8008c80 <__swsetup_r+0x3c>
 8008c60:	686c      	ldr	r4, [r5, #4]
 8008c62:	89a3      	ldrh	r3, [r4, #12]
 8008c64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c68:	0719      	lsls	r1, r3, #28
 8008c6a:	d42c      	bmi.n	8008cc6 <__swsetup_r+0x82>
 8008c6c:	06dd      	lsls	r5, r3, #27
 8008c6e:	d411      	bmi.n	8008c94 <__swsetup_r+0x50>
 8008c70:	2309      	movs	r3, #9
 8008c72:	6033      	str	r3, [r6, #0]
 8008c74:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c78:	81a3      	strh	r3, [r4, #12]
 8008c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c7e:	e03e      	b.n	8008cfe <__swsetup_r+0xba>
 8008c80:	4b25      	ldr	r3, [pc, #148]	; (8008d18 <__swsetup_r+0xd4>)
 8008c82:	429c      	cmp	r4, r3
 8008c84:	d101      	bne.n	8008c8a <__swsetup_r+0x46>
 8008c86:	68ac      	ldr	r4, [r5, #8]
 8008c88:	e7eb      	b.n	8008c62 <__swsetup_r+0x1e>
 8008c8a:	4b24      	ldr	r3, [pc, #144]	; (8008d1c <__swsetup_r+0xd8>)
 8008c8c:	429c      	cmp	r4, r3
 8008c8e:	bf08      	it	eq
 8008c90:	68ec      	ldreq	r4, [r5, #12]
 8008c92:	e7e6      	b.n	8008c62 <__swsetup_r+0x1e>
 8008c94:	0758      	lsls	r0, r3, #29
 8008c96:	d512      	bpl.n	8008cbe <__swsetup_r+0x7a>
 8008c98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c9a:	b141      	cbz	r1, 8008cae <__swsetup_r+0x6a>
 8008c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ca0:	4299      	cmp	r1, r3
 8008ca2:	d002      	beq.n	8008caa <__swsetup_r+0x66>
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	f7ff fc41 	bl	800852c <_free_r>
 8008caa:	2300      	movs	r3, #0
 8008cac:	6363      	str	r3, [r4, #52]	; 0x34
 8008cae:	89a3      	ldrh	r3, [r4, #12]
 8008cb0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008cb4:	81a3      	strh	r3, [r4, #12]
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	6063      	str	r3, [r4, #4]
 8008cba:	6923      	ldr	r3, [r4, #16]
 8008cbc:	6023      	str	r3, [r4, #0]
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	f043 0308 	orr.w	r3, r3, #8
 8008cc4:	81a3      	strh	r3, [r4, #12]
 8008cc6:	6923      	ldr	r3, [r4, #16]
 8008cc8:	b94b      	cbnz	r3, 8008cde <__swsetup_r+0x9a>
 8008cca:	89a3      	ldrh	r3, [r4, #12]
 8008ccc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008cd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cd4:	d003      	beq.n	8008cde <__swsetup_r+0x9a>
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	4630      	mov	r0, r6
 8008cda:	f000 fa09 	bl	80090f0 <__smakebuf_r>
 8008cde:	89a0      	ldrh	r0, [r4, #12]
 8008ce0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ce4:	f010 0301 	ands.w	r3, r0, #1
 8008ce8:	d00a      	beq.n	8008d00 <__swsetup_r+0xbc>
 8008cea:	2300      	movs	r3, #0
 8008cec:	60a3      	str	r3, [r4, #8]
 8008cee:	6963      	ldr	r3, [r4, #20]
 8008cf0:	425b      	negs	r3, r3
 8008cf2:	61a3      	str	r3, [r4, #24]
 8008cf4:	6923      	ldr	r3, [r4, #16]
 8008cf6:	b943      	cbnz	r3, 8008d0a <__swsetup_r+0xc6>
 8008cf8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008cfc:	d1ba      	bne.n	8008c74 <__swsetup_r+0x30>
 8008cfe:	bd70      	pop	{r4, r5, r6, pc}
 8008d00:	0781      	lsls	r1, r0, #30
 8008d02:	bf58      	it	pl
 8008d04:	6963      	ldrpl	r3, [r4, #20]
 8008d06:	60a3      	str	r3, [r4, #8]
 8008d08:	e7f4      	b.n	8008cf4 <__swsetup_r+0xb0>
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	e7f7      	b.n	8008cfe <__swsetup_r+0xba>
 8008d0e:	bf00      	nop
 8008d10:	2000000c 	.word	0x2000000c
 8008d14:	08009774 	.word	0x08009774
 8008d18:	08009794 	.word	0x08009794
 8008d1c:	08009754 	.word	0x08009754

08008d20 <abort>:
 8008d20:	b508      	push	{r3, lr}
 8008d22:	2006      	movs	r0, #6
 8008d24:	f000 fa4c 	bl	80091c0 <raise>
 8008d28:	2001      	movs	r0, #1
 8008d2a:	f7f9 f87f 	bl	8001e2c <_exit>
	...

08008d30 <__sflush_r>:
 8008d30:	898a      	ldrh	r2, [r1, #12]
 8008d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d36:	4605      	mov	r5, r0
 8008d38:	0710      	lsls	r0, r2, #28
 8008d3a:	460c      	mov	r4, r1
 8008d3c:	d458      	bmi.n	8008df0 <__sflush_r+0xc0>
 8008d3e:	684b      	ldr	r3, [r1, #4]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	dc05      	bgt.n	8008d50 <__sflush_r+0x20>
 8008d44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	dc02      	bgt.n	8008d50 <__sflush_r+0x20>
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d52:	2e00      	cmp	r6, #0
 8008d54:	d0f9      	beq.n	8008d4a <__sflush_r+0x1a>
 8008d56:	2300      	movs	r3, #0
 8008d58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d5c:	682f      	ldr	r7, [r5, #0]
 8008d5e:	602b      	str	r3, [r5, #0]
 8008d60:	d032      	beq.n	8008dc8 <__sflush_r+0x98>
 8008d62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	075a      	lsls	r2, r3, #29
 8008d68:	d505      	bpl.n	8008d76 <__sflush_r+0x46>
 8008d6a:	6863      	ldr	r3, [r4, #4]
 8008d6c:	1ac0      	subs	r0, r0, r3
 8008d6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d70:	b10b      	cbz	r3, 8008d76 <__sflush_r+0x46>
 8008d72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d74:	1ac0      	subs	r0, r0, r3
 8008d76:	2300      	movs	r3, #0
 8008d78:	4602      	mov	r2, r0
 8008d7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d7c:	6a21      	ldr	r1, [r4, #32]
 8008d7e:	4628      	mov	r0, r5
 8008d80:	47b0      	blx	r6
 8008d82:	1c43      	adds	r3, r0, #1
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	d106      	bne.n	8008d96 <__sflush_r+0x66>
 8008d88:	6829      	ldr	r1, [r5, #0]
 8008d8a:	291d      	cmp	r1, #29
 8008d8c:	d82c      	bhi.n	8008de8 <__sflush_r+0xb8>
 8008d8e:	4a2a      	ldr	r2, [pc, #168]	; (8008e38 <__sflush_r+0x108>)
 8008d90:	40ca      	lsrs	r2, r1
 8008d92:	07d6      	lsls	r6, r2, #31
 8008d94:	d528      	bpl.n	8008de8 <__sflush_r+0xb8>
 8008d96:	2200      	movs	r2, #0
 8008d98:	6062      	str	r2, [r4, #4]
 8008d9a:	04d9      	lsls	r1, r3, #19
 8008d9c:	6922      	ldr	r2, [r4, #16]
 8008d9e:	6022      	str	r2, [r4, #0]
 8008da0:	d504      	bpl.n	8008dac <__sflush_r+0x7c>
 8008da2:	1c42      	adds	r2, r0, #1
 8008da4:	d101      	bne.n	8008daa <__sflush_r+0x7a>
 8008da6:	682b      	ldr	r3, [r5, #0]
 8008da8:	b903      	cbnz	r3, 8008dac <__sflush_r+0x7c>
 8008daa:	6560      	str	r0, [r4, #84]	; 0x54
 8008dac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dae:	602f      	str	r7, [r5, #0]
 8008db0:	2900      	cmp	r1, #0
 8008db2:	d0ca      	beq.n	8008d4a <__sflush_r+0x1a>
 8008db4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008db8:	4299      	cmp	r1, r3
 8008dba:	d002      	beq.n	8008dc2 <__sflush_r+0x92>
 8008dbc:	4628      	mov	r0, r5
 8008dbe:	f7ff fbb5 	bl	800852c <_free_r>
 8008dc2:	2000      	movs	r0, #0
 8008dc4:	6360      	str	r0, [r4, #52]	; 0x34
 8008dc6:	e7c1      	b.n	8008d4c <__sflush_r+0x1c>
 8008dc8:	6a21      	ldr	r1, [r4, #32]
 8008dca:	2301      	movs	r3, #1
 8008dcc:	4628      	mov	r0, r5
 8008dce:	47b0      	blx	r6
 8008dd0:	1c41      	adds	r1, r0, #1
 8008dd2:	d1c7      	bne.n	8008d64 <__sflush_r+0x34>
 8008dd4:	682b      	ldr	r3, [r5, #0]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d0c4      	beq.n	8008d64 <__sflush_r+0x34>
 8008dda:	2b1d      	cmp	r3, #29
 8008ddc:	d001      	beq.n	8008de2 <__sflush_r+0xb2>
 8008dde:	2b16      	cmp	r3, #22
 8008de0:	d101      	bne.n	8008de6 <__sflush_r+0xb6>
 8008de2:	602f      	str	r7, [r5, #0]
 8008de4:	e7b1      	b.n	8008d4a <__sflush_r+0x1a>
 8008de6:	89a3      	ldrh	r3, [r4, #12]
 8008de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dec:	81a3      	strh	r3, [r4, #12]
 8008dee:	e7ad      	b.n	8008d4c <__sflush_r+0x1c>
 8008df0:	690f      	ldr	r7, [r1, #16]
 8008df2:	2f00      	cmp	r7, #0
 8008df4:	d0a9      	beq.n	8008d4a <__sflush_r+0x1a>
 8008df6:	0793      	lsls	r3, r2, #30
 8008df8:	680e      	ldr	r6, [r1, #0]
 8008dfa:	bf08      	it	eq
 8008dfc:	694b      	ldreq	r3, [r1, #20]
 8008dfe:	600f      	str	r7, [r1, #0]
 8008e00:	bf18      	it	ne
 8008e02:	2300      	movne	r3, #0
 8008e04:	eba6 0807 	sub.w	r8, r6, r7
 8008e08:	608b      	str	r3, [r1, #8]
 8008e0a:	f1b8 0f00 	cmp.w	r8, #0
 8008e0e:	dd9c      	ble.n	8008d4a <__sflush_r+0x1a>
 8008e10:	6a21      	ldr	r1, [r4, #32]
 8008e12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e14:	4643      	mov	r3, r8
 8008e16:	463a      	mov	r2, r7
 8008e18:	4628      	mov	r0, r5
 8008e1a:	47b0      	blx	r6
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	dc06      	bgt.n	8008e2e <__sflush_r+0xfe>
 8008e20:	89a3      	ldrh	r3, [r4, #12]
 8008e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e26:	81a3      	strh	r3, [r4, #12]
 8008e28:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2c:	e78e      	b.n	8008d4c <__sflush_r+0x1c>
 8008e2e:	4407      	add	r7, r0
 8008e30:	eba8 0800 	sub.w	r8, r8, r0
 8008e34:	e7e9      	b.n	8008e0a <__sflush_r+0xda>
 8008e36:	bf00      	nop
 8008e38:	20400001 	.word	0x20400001

08008e3c <_fflush_r>:
 8008e3c:	b538      	push	{r3, r4, r5, lr}
 8008e3e:	690b      	ldr	r3, [r1, #16]
 8008e40:	4605      	mov	r5, r0
 8008e42:	460c      	mov	r4, r1
 8008e44:	b913      	cbnz	r3, 8008e4c <_fflush_r+0x10>
 8008e46:	2500      	movs	r5, #0
 8008e48:	4628      	mov	r0, r5
 8008e4a:	bd38      	pop	{r3, r4, r5, pc}
 8008e4c:	b118      	cbz	r0, 8008e56 <_fflush_r+0x1a>
 8008e4e:	6983      	ldr	r3, [r0, #24]
 8008e50:	b90b      	cbnz	r3, 8008e56 <_fflush_r+0x1a>
 8008e52:	f000 f887 	bl	8008f64 <__sinit>
 8008e56:	4b14      	ldr	r3, [pc, #80]	; (8008ea8 <_fflush_r+0x6c>)
 8008e58:	429c      	cmp	r4, r3
 8008e5a:	d11b      	bne.n	8008e94 <_fflush_r+0x58>
 8008e5c:	686c      	ldr	r4, [r5, #4]
 8008e5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d0ef      	beq.n	8008e46 <_fflush_r+0xa>
 8008e66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e68:	07d0      	lsls	r0, r2, #31
 8008e6a:	d404      	bmi.n	8008e76 <_fflush_r+0x3a>
 8008e6c:	0599      	lsls	r1, r3, #22
 8008e6e:	d402      	bmi.n	8008e76 <_fflush_r+0x3a>
 8008e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e72:	f000 f915 	bl	80090a0 <__retarget_lock_acquire_recursive>
 8008e76:	4628      	mov	r0, r5
 8008e78:	4621      	mov	r1, r4
 8008e7a:	f7ff ff59 	bl	8008d30 <__sflush_r>
 8008e7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e80:	07da      	lsls	r2, r3, #31
 8008e82:	4605      	mov	r5, r0
 8008e84:	d4e0      	bmi.n	8008e48 <_fflush_r+0xc>
 8008e86:	89a3      	ldrh	r3, [r4, #12]
 8008e88:	059b      	lsls	r3, r3, #22
 8008e8a:	d4dd      	bmi.n	8008e48 <_fflush_r+0xc>
 8008e8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e8e:	f000 f908 	bl	80090a2 <__retarget_lock_release_recursive>
 8008e92:	e7d9      	b.n	8008e48 <_fflush_r+0xc>
 8008e94:	4b05      	ldr	r3, [pc, #20]	; (8008eac <_fflush_r+0x70>)
 8008e96:	429c      	cmp	r4, r3
 8008e98:	d101      	bne.n	8008e9e <_fflush_r+0x62>
 8008e9a:	68ac      	ldr	r4, [r5, #8]
 8008e9c:	e7df      	b.n	8008e5e <_fflush_r+0x22>
 8008e9e:	4b04      	ldr	r3, [pc, #16]	; (8008eb0 <_fflush_r+0x74>)
 8008ea0:	429c      	cmp	r4, r3
 8008ea2:	bf08      	it	eq
 8008ea4:	68ec      	ldreq	r4, [r5, #12]
 8008ea6:	e7da      	b.n	8008e5e <_fflush_r+0x22>
 8008ea8:	08009774 	.word	0x08009774
 8008eac:	08009794 	.word	0x08009794
 8008eb0:	08009754 	.word	0x08009754

08008eb4 <std>:
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	b510      	push	{r4, lr}
 8008eb8:	4604      	mov	r4, r0
 8008eba:	e9c0 3300 	strd	r3, r3, [r0]
 8008ebe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ec2:	6083      	str	r3, [r0, #8]
 8008ec4:	8181      	strh	r1, [r0, #12]
 8008ec6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ec8:	81c2      	strh	r2, [r0, #14]
 8008eca:	6183      	str	r3, [r0, #24]
 8008ecc:	4619      	mov	r1, r3
 8008ece:	2208      	movs	r2, #8
 8008ed0:	305c      	adds	r0, #92	; 0x5c
 8008ed2:	f7fd fb71 	bl	80065b8 <memset>
 8008ed6:	4b05      	ldr	r3, [pc, #20]	; (8008eec <std+0x38>)
 8008ed8:	6263      	str	r3, [r4, #36]	; 0x24
 8008eda:	4b05      	ldr	r3, [pc, #20]	; (8008ef0 <std+0x3c>)
 8008edc:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ede:	4b05      	ldr	r3, [pc, #20]	; (8008ef4 <std+0x40>)
 8008ee0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ee2:	4b05      	ldr	r3, [pc, #20]	; (8008ef8 <std+0x44>)
 8008ee4:	6224      	str	r4, [r4, #32]
 8008ee6:	6323      	str	r3, [r4, #48]	; 0x30
 8008ee8:	bd10      	pop	{r4, pc}
 8008eea:	bf00      	nop
 8008eec:	080091f9 	.word	0x080091f9
 8008ef0:	0800921b 	.word	0x0800921b
 8008ef4:	08009253 	.word	0x08009253
 8008ef8:	08009277 	.word	0x08009277

08008efc <_cleanup_r>:
 8008efc:	4901      	ldr	r1, [pc, #4]	; (8008f04 <_cleanup_r+0x8>)
 8008efe:	f000 b8af 	b.w	8009060 <_fwalk_reent>
 8008f02:	bf00      	nop
 8008f04:	08008e3d 	.word	0x08008e3d

08008f08 <__sfmoreglue>:
 8008f08:	b570      	push	{r4, r5, r6, lr}
 8008f0a:	2268      	movs	r2, #104	; 0x68
 8008f0c:	1e4d      	subs	r5, r1, #1
 8008f0e:	4355      	muls	r5, r2
 8008f10:	460e      	mov	r6, r1
 8008f12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f16:	f7ff fa15 	bl	8008344 <_malloc_r>
 8008f1a:	4604      	mov	r4, r0
 8008f1c:	b140      	cbz	r0, 8008f30 <__sfmoreglue+0x28>
 8008f1e:	2100      	movs	r1, #0
 8008f20:	e9c0 1600 	strd	r1, r6, [r0]
 8008f24:	300c      	adds	r0, #12
 8008f26:	60a0      	str	r0, [r4, #8]
 8008f28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f2c:	f7fd fb44 	bl	80065b8 <memset>
 8008f30:	4620      	mov	r0, r4
 8008f32:	bd70      	pop	{r4, r5, r6, pc}

08008f34 <__sfp_lock_acquire>:
 8008f34:	4801      	ldr	r0, [pc, #4]	; (8008f3c <__sfp_lock_acquire+0x8>)
 8008f36:	f000 b8b3 	b.w	80090a0 <__retarget_lock_acquire_recursive>
 8008f3a:	bf00      	nop
 8008f3c:	20000485 	.word	0x20000485

08008f40 <__sfp_lock_release>:
 8008f40:	4801      	ldr	r0, [pc, #4]	; (8008f48 <__sfp_lock_release+0x8>)
 8008f42:	f000 b8ae 	b.w	80090a2 <__retarget_lock_release_recursive>
 8008f46:	bf00      	nop
 8008f48:	20000485 	.word	0x20000485

08008f4c <__sinit_lock_acquire>:
 8008f4c:	4801      	ldr	r0, [pc, #4]	; (8008f54 <__sinit_lock_acquire+0x8>)
 8008f4e:	f000 b8a7 	b.w	80090a0 <__retarget_lock_acquire_recursive>
 8008f52:	bf00      	nop
 8008f54:	20000486 	.word	0x20000486

08008f58 <__sinit_lock_release>:
 8008f58:	4801      	ldr	r0, [pc, #4]	; (8008f60 <__sinit_lock_release+0x8>)
 8008f5a:	f000 b8a2 	b.w	80090a2 <__retarget_lock_release_recursive>
 8008f5e:	bf00      	nop
 8008f60:	20000486 	.word	0x20000486

08008f64 <__sinit>:
 8008f64:	b510      	push	{r4, lr}
 8008f66:	4604      	mov	r4, r0
 8008f68:	f7ff fff0 	bl	8008f4c <__sinit_lock_acquire>
 8008f6c:	69a3      	ldr	r3, [r4, #24]
 8008f6e:	b11b      	cbz	r3, 8008f78 <__sinit+0x14>
 8008f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f74:	f7ff bff0 	b.w	8008f58 <__sinit_lock_release>
 8008f78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f7c:	6523      	str	r3, [r4, #80]	; 0x50
 8008f7e:	4b13      	ldr	r3, [pc, #76]	; (8008fcc <__sinit+0x68>)
 8008f80:	4a13      	ldr	r2, [pc, #76]	; (8008fd0 <__sinit+0x6c>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f86:	42a3      	cmp	r3, r4
 8008f88:	bf04      	itt	eq
 8008f8a:	2301      	moveq	r3, #1
 8008f8c:	61a3      	streq	r3, [r4, #24]
 8008f8e:	4620      	mov	r0, r4
 8008f90:	f000 f820 	bl	8008fd4 <__sfp>
 8008f94:	6060      	str	r0, [r4, #4]
 8008f96:	4620      	mov	r0, r4
 8008f98:	f000 f81c 	bl	8008fd4 <__sfp>
 8008f9c:	60a0      	str	r0, [r4, #8]
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	f000 f818 	bl	8008fd4 <__sfp>
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	60e0      	str	r0, [r4, #12]
 8008fa8:	2104      	movs	r1, #4
 8008faa:	6860      	ldr	r0, [r4, #4]
 8008fac:	f7ff ff82 	bl	8008eb4 <std>
 8008fb0:	68a0      	ldr	r0, [r4, #8]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	2109      	movs	r1, #9
 8008fb6:	f7ff ff7d 	bl	8008eb4 <std>
 8008fba:	68e0      	ldr	r0, [r4, #12]
 8008fbc:	2202      	movs	r2, #2
 8008fbe:	2112      	movs	r1, #18
 8008fc0:	f7ff ff78 	bl	8008eb4 <std>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	61a3      	str	r3, [r4, #24]
 8008fc8:	e7d2      	b.n	8008f70 <__sinit+0xc>
 8008fca:	bf00      	nop
 8008fcc:	08009388 	.word	0x08009388
 8008fd0:	08008efd 	.word	0x08008efd

08008fd4 <__sfp>:
 8008fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fd6:	4607      	mov	r7, r0
 8008fd8:	f7ff ffac 	bl	8008f34 <__sfp_lock_acquire>
 8008fdc:	4b1e      	ldr	r3, [pc, #120]	; (8009058 <__sfp+0x84>)
 8008fde:	681e      	ldr	r6, [r3, #0]
 8008fe0:	69b3      	ldr	r3, [r6, #24]
 8008fe2:	b913      	cbnz	r3, 8008fea <__sfp+0x16>
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	f7ff ffbd 	bl	8008f64 <__sinit>
 8008fea:	3648      	adds	r6, #72	; 0x48
 8008fec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	d503      	bpl.n	8008ffc <__sfp+0x28>
 8008ff4:	6833      	ldr	r3, [r6, #0]
 8008ff6:	b30b      	cbz	r3, 800903c <__sfp+0x68>
 8008ff8:	6836      	ldr	r6, [r6, #0]
 8008ffa:	e7f7      	b.n	8008fec <__sfp+0x18>
 8008ffc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009000:	b9d5      	cbnz	r5, 8009038 <__sfp+0x64>
 8009002:	4b16      	ldr	r3, [pc, #88]	; (800905c <__sfp+0x88>)
 8009004:	60e3      	str	r3, [r4, #12]
 8009006:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800900a:	6665      	str	r5, [r4, #100]	; 0x64
 800900c:	f000 f847 	bl	800909e <__retarget_lock_init_recursive>
 8009010:	f7ff ff96 	bl	8008f40 <__sfp_lock_release>
 8009014:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009018:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800901c:	6025      	str	r5, [r4, #0]
 800901e:	61a5      	str	r5, [r4, #24]
 8009020:	2208      	movs	r2, #8
 8009022:	4629      	mov	r1, r5
 8009024:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009028:	f7fd fac6 	bl	80065b8 <memset>
 800902c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009030:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009034:	4620      	mov	r0, r4
 8009036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009038:	3468      	adds	r4, #104	; 0x68
 800903a:	e7d9      	b.n	8008ff0 <__sfp+0x1c>
 800903c:	2104      	movs	r1, #4
 800903e:	4638      	mov	r0, r7
 8009040:	f7ff ff62 	bl	8008f08 <__sfmoreglue>
 8009044:	4604      	mov	r4, r0
 8009046:	6030      	str	r0, [r6, #0]
 8009048:	2800      	cmp	r0, #0
 800904a:	d1d5      	bne.n	8008ff8 <__sfp+0x24>
 800904c:	f7ff ff78 	bl	8008f40 <__sfp_lock_release>
 8009050:	230c      	movs	r3, #12
 8009052:	603b      	str	r3, [r7, #0]
 8009054:	e7ee      	b.n	8009034 <__sfp+0x60>
 8009056:	bf00      	nop
 8009058:	08009388 	.word	0x08009388
 800905c:	ffff0001 	.word	0xffff0001

08009060 <_fwalk_reent>:
 8009060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009064:	4606      	mov	r6, r0
 8009066:	4688      	mov	r8, r1
 8009068:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800906c:	2700      	movs	r7, #0
 800906e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009072:	f1b9 0901 	subs.w	r9, r9, #1
 8009076:	d505      	bpl.n	8009084 <_fwalk_reent+0x24>
 8009078:	6824      	ldr	r4, [r4, #0]
 800907a:	2c00      	cmp	r4, #0
 800907c:	d1f7      	bne.n	800906e <_fwalk_reent+0xe>
 800907e:	4638      	mov	r0, r7
 8009080:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009084:	89ab      	ldrh	r3, [r5, #12]
 8009086:	2b01      	cmp	r3, #1
 8009088:	d907      	bls.n	800909a <_fwalk_reent+0x3a>
 800908a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800908e:	3301      	adds	r3, #1
 8009090:	d003      	beq.n	800909a <_fwalk_reent+0x3a>
 8009092:	4629      	mov	r1, r5
 8009094:	4630      	mov	r0, r6
 8009096:	47c0      	blx	r8
 8009098:	4307      	orrs	r7, r0
 800909a:	3568      	adds	r5, #104	; 0x68
 800909c:	e7e9      	b.n	8009072 <_fwalk_reent+0x12>

0800909e <__retarget_lock_init_recursive>:
 800909e:	4770      	bx	lr

080090a0 <__retarget_lock_acquire_recursive>:
 80090a0:	4770      	bx	lr

080090a2 <__retarget_lock_release_recursive>:
 80090a2:	4770      	bx	lr

080090a4 <__swhatbuf_r>:
 80090a4:	b570      	push	{r4, r5, r6, lr}
 80090a6:	460e      	mov	r6, r1
 80090a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ac:	2900      	cmp	r1, #0
 80090ae:	b096      	sub	sp, #88	; 0x58
 80090b0:	4614      	mov	r4, r2
 80090b2:	461d      	mov	r5, r3
 80090b4:	da08      	bge.n	80090c8 <__swhatbuf_r+0x24>
 80090b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090ba:	2200      	movs	r2, #0
 80090bc:	602a      	str	r2, [r5, #0]
 80090be:	061a      	lsls	r2, r3, #24
 80090c0:	d410      	bmi.n	80090e4 <__swhatbuf_r+0x40>
 80090c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090c6:	e00e      	b.n	80090e6 <__swhatbuf_r+0x42>
 80090c8:	466a      	mov	r2, sp
 80090ca:	f000 f8fb 	bl	80092c4 <_fstat_r>
 80090ce:	2800      	cmp	r0, #0
 80090d0:	dbf1      	blt.n	80090b6 <__swhatbuf_r+0x12>
 80090d2:	9a01      	ldr	r2, [sp, #4]
 80090d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090dc:	425a      	negs	r2, r3
 80090de:	415a      	adcs	r2, r3
 80090e0:	602a      	str	r2, [r5, #0]
 80090e2:	e7ee      	b.n	80090c2 <__swhatbuf_r+0x1e>
 80090e4:	2340      	movs	r3, #64	; 0x40
 80090e6:	2000      	movs	r0, #0
 80090e8:	6023      	str	r3, [r4, #0]
 80090ea:	b016      	add	sp, #88	; 0x58
 80090ec:	bd70      	pop	{r4, r5, r6, pc}
	...

080090f0 <__smakebuf_r>:
 80090f0:	898b      	ldrh	r3, [r1, #12]
 80090f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090f4:	079d      	lsls	r5, r3, #30
 80090f6:	4606      	mov	r6, r0
 80090f8:	460c      	mov	r4, r1
 80090fa:	d507      	bpl.n	800910c <__smakebuf_r+0x1c>
 80090fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	6123      	str	r3, [r4, #16]
 8009104:	2301      	movs	r3, #1
 8009106:	6163      	str	r3, [r4, #20]
 8009108:	b002      	add	sp, #8
 800910a:	bd70      	pop	{r4, r5, r6, pc}
 800910c:	ab01      	add	r3, sp, #4
 800910e:	466a      	mov	r2, sp
 8009110:	f7ff ffc8 	bl	80090a4 <__swhatbuf_r>
 8009114:	9900      	ldr	r1, [sp, #0]
 8009116:	4605      	mov	r5, r0
 8009118:	4630      	mov	r0, r6
 800911a:	f7ff f913 	bl	8008344 <_malloc_r>
 800911e:	b948      	cbnz	r0, 8009134 <__smakebuf_r+0x44>
 8009120:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009124:	059a      	lsls	r2, r3, #22
 8009126:	d4ef      	bmi.n	8009108 <__smakebuf_r+0x18>
 8009128:	f023 0303 	bic.w	r3, r3, #3
 800912c:	f043 0302 	orr.w	r3, r3, #2
 8009130:	81a3      	strh	r3, [r4, #12]
 8009132:	e7e3      	b.n	80090fc <__smakebuf_r+0xc>
 8009134:	4b0d      	ldr	r3, [pc, #52]	; (800916c <__smakebuf_r+0x7c>)
 8009136:	62b3      	str	r3, [r6, #40]	; 0x28
 8009138:	89a3      	ldrh	r3, [r4, #12]
 800913a:	6020      	str	r0, [r4, #0]
 800913c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009140:	81a3      	strh	r3, [r4, #12]
 8009142:	9b00      	ldr	r3, [sp, #0]
 8009144:	6163      	str	r3, [r4, #20]
 8009146:	9b01      	ldr	r3, [sp, #4]
 8009148:	6120      	str	r0, [r4, #16]
 800914a:	b15b      	cbz	r3, 8009164 <__smakebuf_r+0x74>
 800914c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009150:	4630      	mov	r0, r6
 8009152:	f000 f8c9 	bl	80092e8 <_isatty_r>
 8009156:	b128      	cbz	r0, 8009164 <__smakebuf_r+0x74>
 8009158:	89a3      	ldrh	r3, [r4, #12]
 800915a:	f023 0303 	bic.w	r3, r3, #3
 800915e:	f043 0301 	orr.w	r3, r3, #1
 8009162:	81a3      	strh	r3, [r4, #12]
 8009164:	89a0      	ldrh	r0, [r4, #12]
 8009166:	4305      	orrs	r5, r0
 8009168:	81a5      	strh	r5, [r4, #12]
 800916a:	e7cd      	b.n	8009108 <__smakebuf_r+0x18>
 800916c:	08008efd 	.word	0x08008efd

08009170 <_raise_r>:
 8009170:	291f      	cmp	r1, #31
 8009172:	b538      	push	{r3, r4, r5, lr}
 8009174:	4604      	mov	r4, r0
 8009176:	460d      	mov	r5, r1
 8009178:	d904      	bls.n	8009184 <_raise_r+0x14>
 800917a:	2316      	movs	r3, #22
 800917c:	6003      	str	r3, [r0, #0]
 800917e:	f04f 30ff 	mov.w	r0, #4294967295
 8009182:	bd38      	pop	{r3, r4, r5, pc}
 8009184:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009186:	b112      	cbz	r2, 800918e <_raise_r+0x1e>
 8009188:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800918c:	b94b      	cbnz	r3, 80091a2 <_raise_r+0x32>
 800918e:	4620      	mov	r0, r4
 8009190:	f000 f830 	bl	80091f4 <_getpid_r>
 8009194:	462a      	mov	r2, r5
 8009196:	4601      	mov	r1, r0
 8009198:	4620      	mov	r0, r4
 800919a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800919e:	f000 b817 	b.w	80091d0 <_kill_r>
 80091a2:	2b01      	cmp	r3, #1
 80091a4:	d00a      	beq.n	80091bc <_raise_r+0x4c>
 80091a6:	1c59      	adds	r1, r3, #1
 80091a8:	d103      	bne.n	80091b2 <_raise_r+0x42>
 80091aa:	2316      	movs	r3, #22
 80091ac:	6003      	str	r3, [r0, #0]
 80091ae:	2001      	movs	r0, #1
 80091b0:	e7e7      	b.n	8009182 <_raise_r+0x12>
 80091b2:	2400      	movs	r4, #0
 80091b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091b8:	4628      	mov	r0, r5
 80091ba:	4798      	blx	r3
 80091bc:	2000      	movs	r0, #0
 80091be:	e7e0      	b.n	8009182 <_raise_r+0x12>

080091c0 <raise>:
 80091c0:	4b02      	ldr	r3, [pc, #8]	; (80091cc <raise+0xc>)
 80091c2:	4601      	mov	r1, r0
 80091c4:	6818      	ldr	r0, [r3, #0]
 80091c6:	f7ff bfd3 	b.w	8009170 <_raise_r>
 80091ca:	bf00      	nop
 80091cc:	2000000c 	.word	0x2000000c

080091d0 <_kill_r>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	4d07      	ldr	r5, [pc, #28]	; (80091f0 <_kill_r+0x20>)
 80091d4:	2300      	movs	r3, #0
 80091d6:	4604      	mov	r4, r0
 80091d8:	4608      	mov	r0, r1
 80091da:	4611      	mov	r1, r2
 80091dc:	602b      	str	r3, [r5, #0]
 80091de:	f7f8 fe15 	bl	8001e0c <_kill>
 80091e2:	1c43      	adds	r3, r0, #1
 80091e4:	d102      	bne.n	80091ec <_kill_r+0x1c>
 80091e6:	682b      	ldr	r3, [r5, #0]
 80091e8:	b103      	cbz	r3, 80091ec <_kill_r+0x1c>
 80091ea:	6023      	str	r3, [r4, #0]
 80091ec:	bd38      	pop	{r3, r4, r5, pc}
 80091ee:	bf00      	nop
 80091f0:	20000480 	.word	0x20000480

080091f4 <_getpid_r>:
 80091f4:	f7f8 be02 	b.w	8001dfc <_getpid>

080091f8 <__sread>:
 80091f8:	b510      	push	{r4, lr}
 80091fa:	460c      	mov	r4, r1
 80091fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009200:	f000 f894 	bl	800932c <_read_r>
 8009204:	2800      	cmp	r0, #0
 8009206:	bfab      	itete	ge
 8009208:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800920a:	89a3      	ldrhlt	r3, [r4, #12]
 800920c:	181b      	addge	r3, r3, r0
 800920e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009212:	bfac      	ite	ge
 8009214:	6563      	strge	r3, [r4, #84]	; 0x54
 8009216:	81a3      	strhlt	r3, [r4, #12]
 8009218:	bd10      	pop	{r4, pc}

0800921a <__swrite>:
 800921a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800921e:	461f      	mov	r7, r3
 8009220:	898b      	ldrh	r3, [r1, #12]
 8009222:	05db      	lsls	r3, r3, #23
 8009224:	4605      	mov	r5, r0
 8009226:	460c      	mov	r4, r1
 8009228:	4616      	mov	r6, r2
 800922a:	d505      	bpl.n	8009238 <__swrite+0x1e>
 800922c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009230:	2302      	movs	r3, #2
 8009232:	2200      	movs	r2, #0
 8009234:	f000 f868 	bl	8009308 <_lseek_r>
 8009238:	89a3      	ldrh	r3, [r4, #12]
 800923a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800923e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009242:	81a3      	strh	r3, [r4, #12]
 8009244:	4632      	mov	r2, r6
 8009246:	463b      	mov	r3, r7
 8009248:	4628      	mov	r0, r5
 800924a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800924e:	f000 b817 	b.w	8009280 <_write_r>

08009252 <__sseek>:
 8009252:	b510      	push	{r4, lr}
 8009254:	460c      	mov	r4, r1
 8009256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800925a:	f000 f855 	bl	8009308 <_lseek_r>
 800925e:	1c43      	adds	r3, r0, #1
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	bf15      	itete	ne
 8009264:	6560      	strne	r0, [r4, #84]	; 0x54
 8009266:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800926a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800926e:	81a3      	strheq	r3, [r4, #12]
 8009270:	bf18      	it	ne
 8009272:	81a3      	strhne	r3, [r4, #12]
 8009274:	bd10      	pop	{r4, pc}

08009276 <__sclose>:
 8009276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927a:	f000 b813 	b.w	80092a4 <_close_r>
	...

08009280 <_write_r>:
 8009280:	b538      	push	{r3, r4, r5, lr}
 8009282:	4d07      	ldr	r5, [pc, #28]	; (80092a0 <_write_r+0x20>)
 8009284:	4604      	mov	r4, r0
 8009286:	4608      	mov	r0, r1
 8009288:	4611      	mov	r1, r2
 800928a:	2200      	movs	r2, #0
 800928c:	602a      	str	r2, [r5, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	f7f8 fdf3 	bl	8001e7a <_write>
 8009294:	1c43      	adds	r3, r0, #1
 8009296:	d102      	bne.n	800929e <_write_r+0x1e>
 8009298:	682b      	ldr	r3, [r5, #0]
 800929a:	b103      	cbz	r3, 800929e <_write_r+0x1e>
 800929c:	6023      	str	r3, [r4, #0]
 800929e:	bd38      	pop	{r3, r4, r5, pc}
 80092a0:	20000480 	.word	0x20000480

080092a4 <_close_r>:
 80092a4:	b538      	push	{r3, r4, r5, lr}
 80092a6:	4d06      	ldr	r5, [pc, #24]	; (80092c0 <_close_r+0x1c>)
 80092a8:	2300      	movs	r3, #0
 80092aa:	4604      	mov	r4, r0
 80092ac:	4608      	mov	r0, r1
 80092ae:	602b      	str	r3, [r5, #0]
 80092b0:	f7f8 fdff 	bl	8001eb2 <_close>
 80092b4:	1c43      	adds	r3, r0, #1
 80092b6:	d102      	bne.n	80092be <_close_r+0x1a>
 80092b8:	682b      	ldr	r3, [r5, #0]
 80092ba:	b103      	cbz	r3, 80092be <_close_r+0x1a>
 80092bc:	6023      	str	r3, [r4, #0]
 80092be:	bd38      	pop	{r3, r4, r5, pc}
 80092c0:	20000480 	.word	0x20000480

080092c4 <_fstat_r>:
 80092c4:	b538      	push	{r3, r4, r5, lr}
 80092c6:	4d07      	ldr	r5, [pc, #28]	; (80092e4 <_fstat_r+0x20>)
 80092c8:	2300      	movs	r3, #0
 80092ca:	4604      	mov	r4, r0
 80092cc:	4608      	mov	r0, r1
 80092ce:	4611      	mov	r1, r2
 80092d0:	602b      	str	r3, [r5, #0]
 80092d2:	f7f8 fdfa 	bl	8001eca <_fstat>
 80092d6:	1c43      	adds	r3, r0, #1
 80092d8:	d102      	bne.n	80092e0 <_fstat_r+0x1c>
 80092da:	682b      	ldr	r3, [r5, #0]
 80092dc:	b103      	cbz	r3, 80092e0 <_fstat_r+0x1c>
 80092de:	6023      	str	r3, [r4, #0]
 80092e0:	bd38      	pop	{r3, r4, r5, pc}
 80092e2:	bf00      	nop
 80092e4:	20000480 	.word	0x20000480

080092e8 <_isatty_r>:
 80092e8:	b538      	push	{r3, r4, r5, lr}
 80092ea:	4d06      	ldr	r5, [pc, #24]	; (8009304 <_isatty_r+0x1c>)
 80092ec:	2300      	movs	r3, #0
 80092ee:	4604      	mov	r4, r0
 80092f0:	4608      	mov	r0, r1
 80092f2:	602b      	str	r3, [r5, #0]
 80092f4:	f7f8 fdf9 	bl	8001eea <_isatty>
 80092f8:	1c43      	adds	r3, r0, #1
 80092fa:	d102      	bne.n	8009302 <_isatty_r+0x1a>
 80092fc:	682b      	ldr	r3, [r5, #0]
 80092fe:	b103      	cbz	r3, 8009302 <_isatty_r+0x1a>
 8009300:	6023      	str	r3, [r4, #0]
 8009302:	bd38      	pop	{r3, r4, r5, pc}
 8009304:	20000480 	.word	0x20000480

08009308 <_lseek_r>:
 8009308:	b538      	push	{r3, r4, r5, lr}
 800930a:	4d07      	ldr	r5, [pc, #28]	; (8009328 <_lseek_r+0x20>)
 800930c:	4604      	mov	r4, r0
 800930e:	4608      	mov	r0, r1
 8009310:	4611      	mov	r1, r2
 8009312:	2200      	movs	r2, #0
 8009314:	602a      	str	r2, [r5, #0]
 8009316:	461a      	mov	r2, r3
 8009318:	f7f8 fdf2 	bl	8001f00 <_lseek>
 800931c:	1c43      	adds	r3, r0, #1
 800931e:	d102      	bne.n	8009326 <_lseek_r+0x1e>
 8009320:	682b      	ldr	r3, [r5, #0]
 8009322:	b103      	cbz	r3, 8009326 <_lseek_r+0x1e>
 8009324:	6023      	str	r3, [r4, #0]
 8009326:	bd38      	pop	{r3, r4, r5, pc}
 8009328:	20000480 	.word	0x20000480

0800932c <_read_r>:
 800932c:	b538      	push	{r3, r4, r5, lr}
 800932e:	4d07      	ldr	r5, [pc, #28]	; (800934c <_read_r+0x20>)
 8009330:	4604      	mov	r4, r0
 8009332:	4608      	mov	r0, r1
 8009334:	4611      	mov	r1, r2
 8009336:	2200      	movs	r2, #0
 8009338:	602a      	str	r2, [r5, #0]
 800933a:	461a      	mov	r2, r3
 800933c:	f7f8 fd80 	bl	8001e40 <_read>
 8009340:	1c43      	adds	r3, r0, #1
 8009342:	d102      	bne.n	800934a <_read_r+0x1e>
 8009344:	682b      	ldr	r3, [r5, #0]
 8009346:	b103      	cbz	r3, 800934a <_read_r+0x1e>
 8009348:	6023      	str	r3, [r4, #0]
 800934a:	bd38      	pop	{r3, r4, r5, pc}
 800934c:	20000480 	.word	0x20000480

08009350 <_init>:
 8009350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009352:	bf00      	nop
 8009354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009356:	bc08      	pop	{r3}
 8009358:	469e      	mov	lr, r3
 800935a:	4770      	bx	lr

0800935c <_fini>:
 800935c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935e:	bf00      	nop
 8009360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009362:	bc08      	pop	{r3}
 8009364:	469e      	mov	lr, r3
 8009366:	4770      	bx	lr
