{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627315952273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627315952273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 26 18:12:32 2021 " "Processing started: Mon Jul 26 18:12:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627315952273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315952273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_video_card -c vga_video_card " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_video_card -c vga_video_card" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315952274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627315952559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627315952560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file framebuffer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAMEBUFFER-BHV " "Found design unit 1: FRAMEBUFFER-BHV" {  } { { "framebuffer.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/framebuffer.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962650 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAMEBUFFER " "Found entity 1: FRAMEBUFFER" {  } { { "framebuffer.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/framebuffer.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315962650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONTROLLER-BHV " "Found design unit 1: VGA_CONTROLLER-BHV" {  } { { "vga_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_controller.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962651 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "vga_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_controller.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315962651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_video_card.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_video_card.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_VIDEO_CARD-BHV " "Found design unit 1: VGA_VIDEO_CARD-BHV" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962651 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_VIDEO_CARD " "Found entity 1: VGA_VIDEO_CARD" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315962651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIV-BHV " "Found design unit 1: CLK_DIV-BHV" {  } { { "clk_div.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/clk_div.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962652 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Found entity 1: CLK_DIV" {  } { { "clk_div.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/clk_div.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315962652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_video_card_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vga_video_card_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_VIDEO_CARD_TB-BHV " "Found design unit 1: VGA_VIDEO_CARD_TB-BHV" {  } { { "vga_video_card_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card_tb.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962653 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_VIDEO_CARD_TB " "Found entity 1: VGA_VIDEO_CARD_TB" {  } { { "vga_video_card_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card_tb.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627315962653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315962653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_video_card " "Elaborating entity \"vga_video_card\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627315962721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:CD " "Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:CD\"" {  } { { "vga_video_card.vhdl" "CD" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627315962723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAMEBUFFER FRAMEBUFFER:FB " "Elaborating entity \"FRAMEBUFFER\" for hierarchy \"FRAMEBUFFER:FB\"" {  } { { "vga_video_card.vhdl" "FB" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627315962724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_we framebuffer.vhdl(25) " "Verilog HDL or VHDL warning at framebuffer.vhdl(25): object \"internal_we\" assigned a value but never read" {  } { { "framebuffer.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/framebuffer.vhdl" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627315962937 "|vga_video_card|FRAMEBUFFER:FB"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_en framebuffer.vhdl(34) " "VHDL Process Statement warning at framebuffer.vhdl(34): signal \"internal_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "framebuffer.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/framebuffer.vhdl" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627315962937 "|vga_video_card|FRAMEBUFFER:FB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_CONTROLLER VGA_CONTROLLER:CTRL " "Elaborating entity \"VGA_CONTROLLER\" for hierarchy \"VGA_CONTROLLER:CTRL\"" {  } { { "vga_video_card.vhdl" "CTRL" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627315997531 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en vga_controller.vhdl(54) " "VHDL Process Statement warning at vga_controller.vhdl(54): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_controller.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_controller.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627315997532 "|vga_video_card|VGA_CONTROLLER:CTRL"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[4\] GND " "Pin \"vga_out\[4\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[5\] GND " "Pin \"vga_out\[5\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[6\] GND " "Pin \"vga_out\[6\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[7\] GND " "Pin \"vga_out\[7\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[8\] GND " "Pin \"vga_out\[8\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[9\] GND " "Pin \"vga_out\[9\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[10\] GND " "Pin \"vga_out\[10\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out\[11\] GND " "Pin \"vga_out\[11\]\" is stuck at GND" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627315998150 "|VGA_VIDEO_CARD|vga_out[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627315998150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627315998240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627315998955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627315998955 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb_en " "No output dependent on input pin \"fb_en\"" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627315999020 "|VGA_VIDEO_CARD|fb_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb_we " "No output dependent on input pin \"fb_we\"" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627315999020 "|VGA_VIDEO_CARD|fb_we"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb_din\[0\] " "No output dependent on input pin \"fb_din\[0\]\"" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627315999020 "|VGA_VIDEO_CARD|fb_din[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb_din\[1\] " "No output dependent on input pin \"fb_din\[1\]\"" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627315999020 "|VGA_VIDEO_CARD|fb_din[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fb_din\[2\] " "No output dependent on input pin \"fb_din\[2\]\"" {  } { { "vga_video_card.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/09-VGA_Video_Card/vga_video_card.vhdl" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627315999020 "|VGA_VIDEO_CARD|fb_din[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627315999020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627315999021 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627315999021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627315999021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627315999021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627315999027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 26 18:13:19 2021 " "Processing ended: Mon Jul 26 18:13:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627315999027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627315999027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627315999027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627315999027 ""}
