// Seed: 2586324785
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_11 = 1;
  wire id_12;
  wire id_13;
  assign id_13 = 1;
  assign #(1'b0, 1) id_11 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_13,
      id_12,
      id_13
  );
endmodule
