<stg><name>FIR_HLS</name>


<trans_list>

<trans id="109" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="-1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="1" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="9" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="12" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="64">
<![CDATA[
entry:0 %y_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="y_3_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln13 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %x_n_1 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r

]]></Node>
<StgValue><ssdm name="x_n_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2">
<![CDATA[
entry:8 %mod_value_load = load i2 %mod_value

]]></Node>
<StgValue><ssdm name="mod_value_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
entry:9 %x_n_3 = load i16 %y2

]]></Node>
<StgValue><ssdm name="x_n_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:10 %switch_ln21 = switch i2 %mod_value_load, void %sw.bb, i2 3, void %sw.bb18, i2 1, void %sw.bb8, i2 2, void %sw.bb13

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="16">
<![CDATA[
sw.bb:0 %sext_ln81 = sext i16 %x_n_1

]]></Node>
<StgValue><ssdm name="sext_ln81"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb:2 %mul_ln81 = mul i25 %sext_ln81, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb13:0 %ref_tmp3 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %x_n_1

]]></Node>
<StgValue><ssdm name="ref_tmp3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb13:0 %ref_tmp3 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_42, i15 %b_FIR_dec_int_42, i16 %x_n_1

]]></Node>
<StgValue><ssdm name="ref_tmp3"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb13:1 %store_ln37 = store i16 %ref_tmp3, i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb13:2 %ref_tmp4 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %x_n_3

]]></Node>
<StgValue><ssdm name="ref_tmp4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb13:2 %ref_tmp4 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_42, i15 %b_FIR_dec_int_42, i16 %x_n_3

]]></Node>
<StgValue><ssdm name="ref_tmp4"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="16">
<![CDATA[
sw.bb13:3 %trunc_ln39 = trunc i16 %ref_tmp4

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb13:4 %store_ln39 = store i2 3, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
sw.bb13:5 %br_ln41 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
sw.bb8:2 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %x_n_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb8:3 %store_ln62 = store i32 %shl_ln, i32 4

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb8:0 %ref_tmp9 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %x_n_1

]]></Node>
<StgValue><ssdm name="ref_tmp9"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="32" op_3_bw="15" op_4_bw="0">
<![CDATA[
sw.bb8:4 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i14 %y_3_loc, i32 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb8:0 %ref_tmp9 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_43, i15 %b_FIR_dec_int_43, i16 %x_n_1

]]></Node>
<StgValue><ssdm name="ref_tmp9"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb8:1 %store_ln31 = store i16 %ref_tmp9, i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="32" op_3_bw="15" op_4_bw="0">
<![CDATA[
sw.bb8:4 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_65_1, i14 %y_3_loc, i32 %H_filter_FIR_int_41, i15 %b_FIR_dec_int_41

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="48" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb8:6 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i32 %H_filter_FIR_int_41

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
sw.bb8:5 %y_3_loc_load = load i14 %y_3_loc

]]></Node>
<StgValue><ssdm name="y_3_loc_load"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
sw.bb8:6 %call_ln0 = call void @FIR_HLS_Pipeline_VITIS_LOOP_69_2, i32 %H_filter_FIR_int_41

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb8:7 %store_ln33 = store i2 2, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
sw.bb8:8 %br_ln35 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="53" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb18:0 %ref_tmp1 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %x_n_1

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="54" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb18:0 %ref_tmp1 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_dec_41, i15 %b_FIR_dec_int_41, i16 %x_n_1

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb18:1 %store_ln43 = store i16 %ref_tmp1, i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb18:2 %ref_tmp2 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %x_n_3

]]></Node>
<StgValue><ssdm name="ref_tmp2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="57" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="15" op_3_bw="16">
<![CDATA[
sw.bb18:2 %ref_tmp2 = call i16 @FIR_filtertest.2, i32 %H_filter_FIR_int_43, i15 %b_FIR_dec_int_43, i16 %x_n_3

]]></Node>
<StgValue><ssdm name="ref_tmp2"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="16">
<![CDATA[
sw.bb18:3 %trunc_ln45 = trunc i16 %ref_tmp2

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="59" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb18:4 %store_ln45 = store i2 0, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
sw.bb18:5 %br_ln47 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="61" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:1 %H_filter_FIR_dec_40_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_filter_FIR_dec_40_load"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb:2 %mul_ln81 = mul i25 %sext_ln81, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:13 %H_filter_FIR_kernel_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_filter_FIR_kernel_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="64" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:1 %H_filter_FIR_dec_40_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_filter_FIR_dec_40_load"/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb:2 %mul_ln81 = mul i25 %sext_ln81, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln81"/></StgValue>
</operation>

<operation id="66" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="25">
<![CDATA[
sw.bb:3 %sext_ln81_2 = sext i25 %mul_ln81

]]></Node>
<StgValue><ssdm name="sext_ln81_2"/></StgValue>
</operation>

<operation id="67" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:4 %add_ln81_1 = add i32 %sext_ln81_2, i32 %H_filter_FIR_dec_40_load

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:13 %H_filter_FIR_kernel_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_filter_FIR_kernel_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:4 %add_ln81_1 = add i32 %sext_ln81_2, i32 %H_filter_FIR_dec_40_load

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="70" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb:5 %y_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
sw.bb:6 %call_ln19 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_1, i16 %x_n_1, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_dec_40

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>

<operation id="72" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:7 %y1_phase1_load = load i16 %y1_phase1

]]></Node>
<StgValue><ssdm name="y1_phase1_load"/></StgValue>
</operation>

<operation id="73" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:8 %y1_phase2_load = load i16 %y1_phase2

]]></Node>
<StgValue><ssdm name="y1_phase2_load"/></StgValue>
</operation>

<operation id="74" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
sw.bb:9 %y1_phase3_load = load i16 %y1_phase3

]]></Node>
<StgValue><ssdm name="y1_phase3_load"/></StgValue>
</operation>

<operation id="75" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:10 %add_ln24 = add i16 %y1_phase2_load, i16 %y1_phase1_load

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="76" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:11 %add_ln24_1 = add i16 %y1_phase3_load, i16 %y_1

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="77" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
sw.bb:12 %x_n = add i16 %add_ln24_1, i16 %add_ln24

]]></Node>
<StgValue><ssdm name="x_n"/></StgValue>
</operation>

<operation id="78" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="23" op_0_bw="23" op_1_bw="16" op_2_bw="7">
<![CDATA[
sw.bb:14 %p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %x_n, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="79" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
sw.bb:15 %tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %x_n, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="23" op_0_bw="18">
<![CDATA[
sw.bb:16 %sext_ln81_3 = sext i18 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln81_3"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
sw.bb:17 %sub_ln81 = sub i23 %p_shl, i23 %sext_ln81_3

]]></Node>
<StgValue><ssdm name="sub_ln81"/></StgValue>
</operation>

<operation id="82" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="23">
<![CDATA[
sw.bb:18 %sext_ln81_4 = sext i23 %sub_ln81

]]></Node>
<StgValue><ssdm name="sext_ln81_4"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:19 %add_ln81 = add i32 %sext_ln81_4, i32 %H_filter_FIR_kernel_load

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="84" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb:20 %y_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="y_3"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
sw.bb:21 %call_ln24 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_11, i16 %x_n, i16 %b_FIR_kernel, i32 %H_filter_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
sw.bb:22 %store_ln25 = store i16 %y_3, i16 %y2

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="25" op_0_bw="16">
<![CDATA[
sw.bb:23 %sext_ln81_5 = sext i16 %y_3

]]></Node>
<StgValue><ssdm name="sext_ln81_5"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:24 %H_filter_FIR_int_40_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_filter_FIR_int_40_load"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb:26 %mul_ln81_1 = mul i25 %sext_ln81_5, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="90" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="32" op_4_bw="0">
<![CDATA[
sw.bb:6 %call_ln19 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_1, i16 %x_n_1, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_dec_40

]]></Node>
<StgValue><ssdm name="call_ln19"/></StgValue>
</operation>

<operation id="91" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="32" op_4_bw="0">
<![CDATA[
sw.bb:21 %call_ln24 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_11, i16 %x_n, i16 %b_FIR_kernel, i32 %H_filter_FIR_kernel

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>

<operation id="92" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
sw.bb:24 %H_filter_FIR_int_40_load = load i32 0

]]></Node>
<StgValue><ssdm name="H_filter_FIR_int_40_load"/></StgValue>
</operation>

<operation id="93" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="32">
<![CDATA[
sw.bb:25 %trunc_ln81 = trunc i32 %H_filter_FIR_int_40_load

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb:26 %mul_ln81_1 = mul i25 %sext_ln81_5, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="95" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
sw.bb:26 %mul_ln81_1 = mul i25 %sext_ln81_5, i25 436

]]></Node>
<StgValue><ssdm name="mul_ln81_1"/></StgValue>
</operation>

<operation id="96" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="25">
<![CDATA[
sw.bb:27 %sext_ln81_6 = sext i25 %mul_ln81_1

]]></Node>
<StgValue><ssdm name="sext_ln81_6"/></StgValue>
</operation>

<operation id="97" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb:28 %add_ln81_2 = add i30 %sext_ln81_6, i30 %trunc_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="98" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb:30 %call_ln81 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_12, i16 %y_3, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_int_40

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="99" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
sw.bb:28 %add_ln81_2 = add i30 %sext_ln81_6, i30 %trunc_ln81

]]></Node>
<StgValue><ssdm name="add_ln81_2"/></StgValue>
</operation>

<operation id="100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="14" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb:29 %y = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %add_ln81_2, i32 16, i32 29

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="101" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="14" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
sw.bb:30 %call_ln81 = call void @FIR_HLS_Pipeline_VITIS_LOOP_83_12, i16 %y_3, i14 %b_FIR_dec_int_40, i32 %H_filter_FIR_int_40

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
sw.bb:31 %store_ln27 = store i2 1, i2 %mod_value

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mod_value_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:32 %br_ln29 = br void %_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0" op_4_bw="14" op_5_bw="0" op_6_bw="14" op_7_bw="0">
<![CDATA[
_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:0 %data_out_load = phi i14 %trunc_ln45, void %sw.bb18, i14 %trunc_ln39, void %sw.bb13, i14 %y_3_loc_load, void %sw.bb8, i14 %y, void %sw.bb

]]></Node>
<StgValue><ssdm name="data_out_load"/></StgValue>
</operation>

<operation id="105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:1 %p_0 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %data_out_load, i2 0

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="106" st_id="18" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="107" st_id="19" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:2 %write_ln50 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="108" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
_ZmlILi16ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE4multERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit:3 %ret_ln51 = ret

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
