

================================================================
== Vivado HLS Report for 'store_output'
================================================================
* Date:           Tue Nov 11 11:22:25 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        flash_attention_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.466 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051| 20.510 us | 20.510 us |  2051|  2051|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2049|     2049|        10|          8|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader" [flash_atten.cpp:125]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten86 = phi i9 [ 0, %0 ], [ %add_ln125, %hls_label_6 ]" [flash_atten.cpp:125]   --->   Operation 14 'phi' 'indvar_flatten86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%b_0 = phi i3 [ 0, %0 ], [ %select_ln131_1, %hls_label_6 ]" [flash_atten.cpp:131]   --->   Operation 15 'phi' 'b_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln126, %hls_label_6 ]" [flash_atten.cpp:126]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t_0 = phi i5 [ 0, %0 ], [ %select_ln130_2, %hls_label_6 ]" [flash_atten.cpp:130]   --->   Operation 17 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%h_0 = phi i3 [ 0, %0 ], [ %h, %hls_label_6 ]"   --->   Operation 18 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i3 %b_0 to i2" [flash_atten.cpp:130]   --->   Operation 19 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln130, i4 0)" [flash_atten.cpp:130]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i5 %t_0 to i6" [flash_atten.cpp:130]   --->   Operation 21 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln130 = add i6 %zext_ln130, %shl_ln" [flash_atten.cpp:130]   --->   Operation 22 'add' 'add_ln130' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln125 = icmp eq i9 %indvar_flatten86, -256" [flash_atten.cpp:125]   --->   Operation 23 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln125 = add i9 1, %indvar_flatten86" [flash_atten.cpp:125]   --->   Operation 24 'add' 'add_ln125' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %1, label %hls_label_6" [flash_atten.cpp:125]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.65ns)   --->   "%b = add i3 1, %b_0" [flash_atten.cpp:125]   --->   Operation 26 'add' 'b' <Predicate = (!icmp_ln125)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln126 = icmp eq i8 %indvar_flatten, 64" [flash_atten.cpp:126]   --->   Operation 27 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.21ns)   --->   "%select_ln131 = select i1 %icmp_ln126, i5 0, i5 %t_0" [flash_atten.cpp:131]   --->   Operation 28 'select' 'select_ln131' <Predicate = (!icmp_ln125)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.98ns)   --->   "%select_ln131_1 = select i1 %icmp_ln126, i3 %b, i3 %b_0" [flash_atten.cpp:131]   --->   Operation 29 'select' 'select_ln131_1' <Predicate = (!icmp_ln125)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i3 %b to i2" [flash_atten.cpp:130]   --->   Operation 30 'trunc' 'trunc_ln130_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln130_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln130_1, i4 0)" [flash_atten.cpp:130]   --->   Operation 31 'bitconcatenate' 'shl_ln130_mid1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_2)   --->   "%select_ln131_2 = select i1 %icmp_ln126, i6 %shl_ln130_mid1, i6 %shl_ln" [flash_atten.cpp:131]   --->   Operation 32 'select' 'select_ln131_2' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%xor_ln131 = xor i1 %icmp_ln126, true" [flash_atten.cpp:131]   --->   Operation 33 'xor' 'xor_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%icmp_ln127 = icmp eq i3 %h_0, -4" [flash_atten.cpp:127]   --->   Operation 34 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln125)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln131 = and i1 %icmp_ln127, %xor_ln131" [flash_atten.cpp:131]   --->   Operation 35 'and' 'and_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%t = add i5 1, %select_ln131" [flash_atten.cpp:126]   --->   Operation 36 'add' 't' <Predicate = (!icmp_ln125)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln130)   --->   "%or_ln130_15 = or i1 %and_ln131, %icmp_ln126" [flash_atten.cpp:130]   --->   Operation 37 'or' 'or_ln130_15' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln130 = select i1 %or_ln130_15, i3 0, i3 %h_0" [flash_atten.cpp:130]   --->   Operation 38 'select' 'select_ln130' <Predicate = (!icmp_ln125)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_2)   --->   "%zext_ln130_1 = zext i5 %t to i6" [flash_atten.cpp:130]   --->   Operation 39 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln130_2 = add i6 %zext_ln130_1, %select_ln131_2" [flash_atten.cpp:130]   --->   Operation 40 'add' 'add_ln130_2' <Predicate = (!icmp_ln125)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_1)   --->   "%select_ln131_3 = select i1 %icmp_ln126, i6 %shl_ln130_mid1, i6 %add_ln130" [flash_atten.cpp:131]   --->   Operation 41 'select' 'select_ln131_3' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_1)   --->   "%select_ln130_1 = select i1 %and_ln131, i6 %add_ln130_2, i6 %select_ln131_3" [flash_atten.cpp:130]   --->   Operation 42 'select' 'select_ln130_1' <Predicate = (!icmp_ln125)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_1)   --->   "%shl_ln130_1_mid2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %select_ln130_1, i2 0)" [flash_atten.cpp:130]   --->   Operation 43 'bitconcatenate' 'shl_ln130_1_mid2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.21ns)   --->   "%select_ln130_2 = select i1 %and_ln131, i5 %t, i5 %select_ln131" [flash_atten.cpp:130]   --->   Operation 44 'select' 'select_ln130_2' <Predicate = (!icmp_ln125)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln130_1)   --->   "%zext_ln130_2 = zext i3 %select_ln130 to i8" [flash_atten.cpp:130]   --->   Operation 45 'zext' 'zext_ln130_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln130_1 = add i8 %zext_ln130_2, %shl_ln130_1_mid2" [flash_atten.cpp:130]   --->   Operation 46 'add' 'add_ln130_1' <Predicate = (!icmp_ln125)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i3 %select_ln130 to i2" [flash_atten.cpp:131]   --->   Operation 47 'trunc' 'trunc_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.91ns)   --->   "%add_ln126_1 = add i8 1, %indvar_flatten" [flash_atten.cpp:126]   --->   Operation 48 'add' 'add_ln126_1' <Predicate = (!icmp_ln125)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%select_ln126 = select i1 %icmp_ln126, i8 1, i8 %add_ln126_1" [flash_atten.cpp:126]   --->   Operation 49 'select' 'select_ln126' <Predicate = (!icmp_ln125)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %select_ln131_1, i4 0)" [flash_atten.cpp:131]   --->   Operation 50 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i7 %tmp_16 to i8" [flash_atten.cpp:130]   --->   Operation 51 'zext' 'zext_ln130_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i5 %select_ln130_2 to i8" [flash_atten.cpp:130]   --->   Operation 52 'zext' 'zext_ln130_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.87ns)   --->   "%add_ln131 = add i8 %zext_ln130_3, %zext_ln130_4" [flash_atten.cpp:131]   --->   Operation 53 'add' 'add_ln131' <Predicate = (!icmp_ln125)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln131, i4 0)" [flash_atten.cpp:131]   --->   Operation 54 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i12 %tmp_17 to i64" [flash_atten.cpp:131]   --->   Operation 55 'zext' 'zext_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%OUT_0_addr = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131" [flash_atten.cpp:131]   --->   Operation 56 'getelementptr' 'OUT_0_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln131 = or i12 %tmp_17, 1" [flash_atten.cpp:131]   --->   Operation 57 'or' 'or_ln131' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i12 %or_ln131 to i64" [flash_atten.cpp:131]   --->   Operation 58 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%OUT_0_addr_1 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_1" [flash_atten.cpp:131]   --->   Operation 59 'getelementptr' 'OUT_0_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%OUT_1_addr = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131" [flash_atten.cpp:131]   --->   Operation 60 'getelementptr' 'OUT_1_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%OUT_1_addr_1 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_1" [flash_atten.cpp:131]   --->   Operation 61 'getelementptr' 'OUT_1_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%OUT_2_addr = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131" [flash_atten.cpp:131]   --->   Operation 62 'getelementptr' 'OUT_2_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%OUT_2_addr_1 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_1" [flash_atten.cpp:131]   --->   Operation 63 'getelementptr' 'OUT_2_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%OUT_3_addr = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131" [flash_atten.cpp:131]   --->   Operation 64 'getelementptr' 'OUT_3_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%OUT_3_addr_1 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_1" [flash_atten.cpp:131]   --->   Operation 65 'getelementptr' 'OUT_3_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%OUT_0_load = load float* %OUT_0_addr, align 16" [flash_atten.cpp:131]   --->   Operation 66 'load' 'OUT_0_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%OUT_1_load = load float* %OUT_1_addr, align 16" [flash_atten.cpp:131]   --->   Operation 67 'load' 'OUT_1_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%OUT_2_load = load float* %OUT_2_addr, align 16" [flash_atten.cpp:131]   --->   Operation 68 'load' 'OUT_2_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%OUT_3_load = load float* %OUT_3_addr, align 16" [flash_atten.cpp:131]   --->   Operation 69 'load' 'OUT_3_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%OUT_0_load_1 = load float* %OUT_0_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 70 'load' 'OUT_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 71 [2/2] (3.25ns)   --->   "%OUT_1_load_1 = load float* %OUT_1_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 71 'load' 'OUT_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%OUT_2_load_1 = load float* %OUT_2_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 72 'load' 'OUT_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%OUT_3_load_1 = load float* %OUT_3_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 73 'load' 'OUT_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 8.46>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln131_1 = or i12 %tmp_17, 2" [flash_atten.cpp:131]   --->   Operation 74 'or' 'or_ln131_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln131_18 = zext i12 %or_ln131_1 to i64" [flash_atten.cpp:131]   --->   Operation 75 'zext' 'zext_ln131_18' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%OUT_0_addr_2 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_18" [flash_atten.cpp:131]   --->   Operation 76 'getelementptr' 'OUT_0_addr_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln131_2 = or i12 %tmp_17, 3" [flash_atten.cpp:131]   --->   Operation 77 'or' 'or_ln131_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln131_19 = zext i12 %or_ln131_2 to i64" [flash_atten.cpp:131]   --->   Operation 78 'zext' 'zext_ln131_19' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%OUT_0_addr_3 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_19" [flash_atten.cpp:131]   --->   Operation 79 'getelementptr' 'OUT_0_addr_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%OUT_1_addr_2 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_18" [flash_atten.cpp:131]   --->   Operation 80 'getelementptr' 'OUT_1_addr_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%OUT_1_addr_3 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_19" [flash_atten.cpp:131]   --->   Operation 81 'getelementptr' 'OUT_1_addr_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%OUT_2_addr_2 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_18" [flash_atten.cpp:131]   --->   Operation 82 'getelementptr' 'OUT_2_addr_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%OUT_2_addr_3 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_19" [flash_atten.cpp:131]   --->   Operation 83 'getelementptr' 'OUT_2_addr_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%OUT_3_addr_2 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_18" [flash_atten.cpp:131]   --->   Operation 84 'getelementptr' 'OUT_3_addr_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%OUT_3_addr_3 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_19" [flash_atten.cpp:131]   --->   Operation 85 'getelementptr' 'OUT_3_addr_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln130_2 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln130_1, i4 0)" [flash_atten.cpp:130]   --->   Operation 86 'bitconcatenate' 'shl_ln130_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (3.25ns)   --->   "%OUT_0_load = load float* %OUT_0_addr, align 16" [flash_atten.cpp:131]   --->   Operation 87 'load' 'OUT_0_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%OUT_1_load = load float* %OUT_1_addr, align 16" [flash_atten.cpp:131]   --->   Operation 88 'load' 'OUT_1_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%OUT_2_load = load float* %OUT_2_addr, align 16" [flash_atten.cpp:131]   --->   Operation 89 'load' 'OUT_2_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%OUT_3_load = load float* %OUT_3_addr, align 16" [flash_atten.cpp:131]   --->   Operation 90 'load' 'OUT_3_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 91 [1/1] (1.95ns)   --->   "%tmp_1 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load, float %OUT_1_load, float %OUT_2_load, float %OUT_3_load, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 91 'mux' 'tmp_1' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i12 %shl_ln130_2 to i64" [flash_atten.cpp:131]   --->   Operation 92 'zext' 'zext_ln131_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%output_data_addr = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_2" [flash_atten.cpp:131]   --->   Operation 93 'getelementptr' 'output_data_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %output_data_addr, align 4" [flash_atten.cpp:131]   --->   Operation 94 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln130 = or i12 %shl_ln130_2, 1" [flash_atten.cpp:130]   --->   Operation 95 'or' 'or_ln130' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%OUT_0_load_1 = load float* %OUT_0_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 96 'load' 'OUT_0_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%OUT_1_load_1 = load float* %OUT_1_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 97 'load' 'OUT_1_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 98 [1/2] (3.25ns)   --->   "%OUT_2_load_1 = load float* %OUT_2_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 98 'load' 'OUT_2_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 99 [1/2] (3.25ns)   --->   "%OUT_3_load_1 = load float* %OUT_3_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 99 'load' 'OUT_3_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 100 [1/1] (1.95ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_1, float %OUT_1_load_1, float %OUT_2_load_1, float %OUT_3_load_1, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 100 'mux' 'tmp_2' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i12 %or_ln130 to i64" [flash_atten.cpp:131]   --->   Operation 101 'zext' 'zext_ln131_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%output_data_addr_1 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_3" [flash_atten.cpp:131]   --->   Operation 102 'getelementptr' 'output_data_addr_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (3.25ns)   --->   "store float %tmp_2, float* %output_data_addr_1, align 4" [flash_atten.cpp:131]   --->   Operation 103 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%OUT_0_load_2 = load float* %OUT_0_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 104 'load' 'OUT_0_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%OUT_1_load_2 = load float* %OUT_1_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 105 'load' 'OUT_1_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%OUT_2_load_2 = load float* %OUT_2_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 106 'load' 'OUT_2_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%OUT_3_load_2 = load float* %OUT_3_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 107 'load' 'OUT_3_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%OUT_0_load_3 = load float* %OUT_0_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 108 'load' 'OUT_0_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 109 [2/2] (3.25ns)   --->   "%OUT_1_load_3 = load float* %OUT_1_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 109 'load' 'OUT_1_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 110 [2/2] (3.25ns)   --->   "%OUT_2_load_3 = load float* %OUT_2_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 110 'load' 'OUT_2_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%OUT_3_load_3 = load float* %OUT_3_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 111 'load' 'OUT_3_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln131_3 = or i12 %tmp_17, 4" [flash_atten.cpp:131]   --->   Operation 112 'or' 'or_ln131_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln131_20 = zext i12 %or_ln131_3 to i64" [flash_atten.cpp:131]   --->   Operation 113 'zext' 'zext_ln131_20' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%OUT_0_addr_4 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_20" [flash_atten.cpp:131]   --->   Operation 114 'getelementptr' 'OUT_0_addr_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln131_4 = or i12 %tmp_17, 5" [flash_atten.cpp:131]   --->   Operation 115 'or' 'or_ln131_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln131_21 = zext i12 %or_ln131_4 to i64" [flash_atten.cpp:131]   --->   Operation 116 'zext' 'zext_ln131_21' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%OUT_0_addr_5 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_21" [flash_atten.cpp:131]   --->   Operation 117 'getelementptr' 'OUT_0_addr_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%OUT_1_addr_4 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_20" [flash_atten.cpp:131]   --->   Operation 118 'getelementptr' 'OUT_1_addr_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%OUT_1_addr_5 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_21" [flash_atten.cpp:131]   --->   Operation 119 'getelementptr' 'OUT_1_addr_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%OUT_2_addr_4 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_20" [flash_atten.cpp:131]   --->   Operation 120 'getelementptr' 'OUT_2_addr_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%OUT_2_addr_5 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_21" [flash_atten.cpp:131]   --->   Operation 121 'getelementptr' 'OUT_2_addr_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%OUT_3_addr_4 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_20" [flash_atten.cpp:131]   --->   Operation 122 'getelementptr' 'OUT_3_addr_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%OUT_3_addr_5 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_21" [flash_atten.cpp:131]   --->   Operation 123 'getelementptr' 'OUT_3_addr_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln130_1 = or i12 %shl_ln130_2, 2" [flash_atten.cpp:130]   --->   Operation 124 'or' 'or_ln130_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%OUT_0_load_2 = load float* %OUT_0_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 125 'load' 'OUT_0_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 126 [1/2] (3.25ns)   --->   "%OUT_1_load_2 = load float* %OUT_1_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 126 'load' 'OUT_1_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 127 [1/2] (3.25ns)   --->   "%OUT_2_load_2 = load float* %OUT_2_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 127 'load' 'OUT_2_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 128 [1/2] (3.25ns)   --->   "%OUT_3_load_2 = load float* %OUT_3_addr_2, align 8" [flash_atten.cpp:131]   --->   Operation 128 'load' 'OUT_3_load_2' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 129 [1/1] (1.95ns)   --->   "%tmp_3 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_2, float %OUT_1_load_2, float %OUT_2_load_2, float %OUT_3_load_2, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 129 'mux' 'tmp_3' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i12 %or_ln130_1 to i64" [flash_atten.cpp:131]   --->   Operation 130 'zext' 'zext_ln131_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%output_data_addr_2 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_4" [flash_atten.cpp:131]   --->   Operation 131 'getelementptr' 'output_data_addr_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (3.25ns)   --->   "store float %tmp_3, float* %output_data_addr_2, align 4" [flash_atten.cpp:131]   --->   Operation 132 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln130_2 = or i12 %shl_ln130_2, 3" [flash_atten.cpp:130]   --->   Operation 133 'or' 'or_ln130_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 134 [1/2] (3.25ns)   --->   "%OUT_0_load_3 = load float* %OUT_0_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 134 'load' 'OUT_0_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 135 [1/2] (3.25ns)   --->   "%OUT_1_load_3 = load float* %OUT_1_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 135 'load' 'OUT_1_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 136 [1/2] (3.25ns)   --->   "%OUT_2_load_3 = load float* %OUT_2_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 136 'load' 'OUT_2_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 137 [1/2] (3.25ns)   --->   "%OUT_3_load_3 = load float* %OUT_3_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 137 'load' 'OUT_3_load_3' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 138 [1/1] (1.95ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_3, float %OUT_1_load_3, float %OUT_2_load_3, float %OUT_3_load_3, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 138 'mux' 'tmp_4' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i12 %or_ln130_2 to i64" [flash_atten.cpp:131]   --->   Operation 139 'zext' 'zext_ln131_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%output_data_addr_3 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_5" [flash_atten.cpp:131]   --->   Operation 140 'getelementptr' 'output_data_addr_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (3.25ns)   --->   "store float %tmp_4, float* %output_data_addr_3, align 4" [flash_atten.cpp:131]   --->   Operation 141 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 142 [2/2] (3.25ns)   --->   "%OUT_0_load_4 = load float* %OUT_0_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 142 'load' 'OUT_0_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 143 [2/2] (3.25ns)   --->   "%OUT_1_load_4 = load float* %OUT_1_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 143 'load' 'OUT_1_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 144 [2/2] (3.25ns)   --->   "%OUT_2_load_4 = load float* %OUT_2_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 144 'load' 'OUT_2_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 145 [2/2] (3.25ns)   --->   "%OUT_3_load_4 = load float* %OUT_3_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 145 'load' 'OUT_3_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 146 [2/2] (3.25ns)   --->   "%OUT_0_load_5 = load float* %OUT_0_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 146 'load' 'OUT_0_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 147 [2/2] (3.25ns)   --->   "%OUT_1_load_5 = load float* %OUT_1_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 147 'load' 'OUT_1_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 148 [2/2] (3.25ns)   --->   "%OUT_2_load_5 = load float* %OUT_2_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 148 'load' 'OUT_2_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 149 [2/2] (3.25ns)   --->   "%OUT_3_load_5 = load float* %OUT_3_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 149 'load' 'OUT_3_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 6 <SV = 5> <Delay = 8.46>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln131_5 = or i12 %tmp_17, 6" [flash_atten.cpp:131]   --->   Operation 150 'or' 'or_ln131_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln131_22 = zext i12 %or_ln131_5 to i64" [flash_atten.cpp:131]   --->   Operation 151 'zext' 'zext_ln131_22' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%OUT_0_addr_6 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_22" [flash_atten.cpp:131]   --->   Operation 152 'getelementptr' 'OUT_0_addr_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln131_6 = or i12 %tmp_17, 7" [flash_atten.cpp:131]   --->   Operation 153 'or' 'or_ln131_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln131_23 = zext i12 %or_ln131_6 to i64" [flash_atten.cpp:131]   --->   Operation 154 'zext' 'zext_ln131_23' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%OUT_0_addr_7 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_23" [flash_atten.cpp:131]   --->   Operation 155 'getelementptr' 'OUT_0_addr_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%OUT_1_addr_6 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_22" [flash_atten.cpp:131]   --->   Operation 156 'getelementptr' 'OUT_1_addr_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%OUT_1_addr_7 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_23" [flash_atten.cpp:131]   --->   Operation 157 'getelementptr' 'OUT_1_addr_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%OUT_2_addr_6 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_22" [flash_atten.cpp:131]   --->   Operation 158 'getelementptr' 'OUT_2_addr_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%OUT_2_addr_7 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_23" [flash_atten.cpp:131]   --->   Operation 159 'getelementptr' 'OUT_2_addr_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%OUT_3_addr_6 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_22" [flash_atten.cpp:131]   --->   Operation 160 'getelementptr' 'OUT_3_addr_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%OUT_3_addr_7 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_23" [flash_atten.cpp:131]   --->   Operation 161 'getelementptr' 'OUT_3_addr_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%or_ln130_3 = or i12 %shl_ln130_2, 4" [flash_atten.cpp:130]   --->   Operation 162 'or' 'or_ln130_3' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 163 [1/2] (3.25ns)   --->   "%OUT_0_load_4 = load float* %OUT_0_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 163 'load' 'OUT_0_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 164 [1/2] (3.25ns)   --->   "%OUT_1_load_4 = load float* %OUT_1_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 164 'load' 'OUT_1_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 165 [1/2] (3.25ns)   --->   "%OUT_2_load_4 = load float* %OUT_2_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 165 'load' 'OUT_2_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 166 [1/2] (3.25ns)   --->   "%OUT_3_load_4 = load float* %OUT_3_addr_4, align 16" [flash_atten.cpp:131]   --->   Operation 166 'load' 'OUT_3_load_4' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 167 [1/1] (1.95ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_4, float %OUT_1_load_4, float %OUT_2_load_4, float %OUT_3_load_4, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 167 'mux' 'tmp_5' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln131_6 = zext i12 %or_ln130_3 to i64" [flash_atten.cpp:131]   --->   Operation 168 'zext' 'zext_ln131_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%output_data_addr_4 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_6" [flash_atten.cpp:131]   --->   Operation 169 'getelementptr' 'output_data_addr_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %output_data_addr_4, align 4" [flash_atten.cpp:131]   --->   Operation 170 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln130_4 = or i12 %shl_ln130_2, 5" [flash_atten.cpp:130]   --->   Operation 171 'or' 'or_ln130_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%OUT_0_load_5 = load float* %OUT_0_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 172 'load' 'OUT_0_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 173 [1/2] (3.25ns)   --->   "%OUT_1_load_5 = load float* %OUT_1_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 173 'load' 'OUT_1_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 174 [1/2] (3.25ns)   --->   "%OUT_2_load_5 = load float* %OUT_2_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 174 'load' 'OUT_2_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 175 [1/2] (3.25ns)   --->   "%OUT_3_load_5 = load float* %OUT_3_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 175 'load' 'OUT_3_load_5' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 176 [1/1] (1.95ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_5, float %OUT_1_load_5, float %OUT_2_load_5, float %OUT_3_load_5, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 176 'mux' 'tmp_6' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln131_7 = zext i12 %or_ln130_4 to i64" [flash_atten.cpp:131]   --->   Operation 177 'zext' 'zext_ln131_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%output_data_addr_5 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_7" [flash_atten.cpp:131]   --->   Operation 178 'getelementptr' 'output_data_addr_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (3.25ns)   --->   "store float %tmp_6, float* %output_data_addr_5, align 4" [flash_atten.cpp:131]   --->   Operation 179 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 180 [2/2] (3.25ns)   --->   "%OUT_0_load_6 = load float* %OUT_0_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 180 'load' 'OUT_0_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%OUT_1_load_6 = load float* %OUT_1_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 181 'load' 'OUT_1_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 182 [2/2] (3.25ns)   --->   "%OUT_2_load_6 = load float* %OUT_2_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 182 'load' 'OUT_2_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 183 [2/2] (3.25ns)   --->   "%OUT_3_load_6 = load float* %OUT_3_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 183 'load' 'OUT_3_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 184 [2/2] (3.25ns)   --->   "%OUT_0_load_7 = load float* %OUT_0_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 184 'load' 'OUT_0_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%OUT_1_load_7 = load float* %OUT_1_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 185 'load' 'OUT_1_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 186 [2/2] (3.25ns)   --->   "%OUT_2_load_7 = load float* %OUT_2_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 186 'load' 'OUT_2_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 187 [2/2] (3.25ns)   --->   "%OUT_3_load_7 = load float* %OUT_3_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 187 'load' 'OUT_3_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 8.46>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%or_ln131_7 = or i12 %tmp_17, 8" [flash_atten.cpp:131]   --->   Operation 188 'or' 'or_ln131_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln131_24 = zext i12 %or_ln131_7 to i64" [flash_atten.cpp:131]   --->   Operation 189 'zext' 'zext_ln131_24' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%OUT_0_addr_8 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_24" [flash_atten.cpp:131]   --->   Operation 190 'getelementptr' 'OUT_0_addr_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln131_8 = or i12 %tmp_17, 9" [flash_atten.cpp:131]   --->   Operation 191 'or' 'or_ln131_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln131_25 = zext i12 %or_ln131_8 to i64" [flash_atten.cpp:131]   --->   Operation 192 'zext' 'zext_ln131_25' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%OUT_0_addr_9 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_25" [flash_atten.cpp:131]   --->   Operation 193 'getelementptr' 'OUT_0_addr_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%OUT_1_addr_8 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_24" [flash_atten.cpp:131]   --->   Operation 194 'getelementptr' 'OUT_1_addr_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%OUT_1_addr_9 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_25" [flash_atten.cpp:131]   --->   Operation 195 'getelementptr' 'OUT_1_addr_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%OUT_2_addr_8 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_24" [flash_atten.cpp:131]   --->   Operation 196 'getelementptr' 'OUT_2_addr_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%OUT_2_addr_9 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_25" [flash_atten.cpp:131]   --->   Operation 197 'getelementptr' 'OUT_2_addr_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%OUT_3_addr_8 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_24" [flash_atten.cpp:131]   --->   Operation 198 'getelementptr' 'OUT_3_addr_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%OUT_3_addr_9 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_25" [flash_atten.cpp:131]   --->   Operation 199 'getelementptr' 'OUT_3_addr_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%or_ln130_5 = or i12 %shl_ln130_2, 6" [flash_atten.cpp:130]   --->   Operation 200 'or' 'or_ln130_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 201 [1/2] (3.25ns)   --->   "%OUT_0_load_6 = load float* %OUT_0_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 201 'load' 'OUT_0_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 202 [1/2] (3.25ns)   --->   "%OUT_1_load_6 = load float* %OUT_1_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 202 'load' 'OUT_1_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 203 [1/2] (3.25ns)   --->   "%OUT_2_load_6 = load float* %OUT_2_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 203 'load' 'OUT_2_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 204 [1/2] (3.25ns)   --->   "%OUT_3_load_6 = load float* %OUT_3_addr_6, align 8" [flash_atten.cpp:131]   --->   Operation 204 'load' 'OUT_3_load_6' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 205 [1/1] (1.95ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_6, float %OUT_1_load_6, float %OUT_2_load_6, float %OUT_3_load_6, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 205 'mux' 'tmp_7' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln131_8 = zext i12 %or_ln130_5 to i64" [flash_atten.cpp:131]   --->   Operation 206 'zext' 'zext_ln131_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%output_data_addr_6 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_8" [flash_atten.cpp:131]   --->   Operation 207 'getelementptr' 'output_data_addr_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (3.25ns)   --->   "store float %tmp_7, float* %output_data_addr_6, align 4" [flash_atten.cpp:131]   --->   Operation 208 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln130_6 = or i12 %shl_ln130_2, 7" [flash_atten.cpp:130]   --->   Operation 209 'or' 'or_ln130_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 210 [1/2] (3.25ns)   --->   "%OUT_0_load_7 = load float* %OUT_0_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 210 'load' 'OUT_0_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 211 [1/2] (3.25ns)   --->   "%OUT_1_load_7 = load float* %OUT_1_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 211 'load' 'OUT_1_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 212 [1/2] (3.25ns)   --->   "%OUT_2_load_7 = load float* %OUT_2_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 212 'load' 'OUT_2_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 213 [1/2] (3.25ns)   --->   "%OUT_3_load_7 = load float* %OUT_3_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 213 'load' 'OUT_3_load_7' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 214 [1/1] (1.95ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_7, float %OUT_1_load_7, float %OUT_2_load_7, float %OUT_3_load_7, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 214 'mux' 'tmp_8' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln131_9 = zext i12 %or_ln130_6 to i64" [flash_atten.cpp:131]   --->   Operation 215 'zext' 'zext_ln131_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%output_data_addr_7 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_9" [flash_atten.cpp:131]   --->   Operation 216 'getelementptr' 'output_data_addr_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (3.25ns)   --->   "store float %tmp_8, float* %output_data_addr_7, align 4" [flash_atten.cpp:131]   --->   Operation 217 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 218 [2/2] (3.25ns)   --->   "%OUT_0_load_8 = load float* %OUT_0_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 218 'load' 'OUT_0_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 219 [2/2] (3.25ns)   --->   "%OUT_1_load_8 = load float* %OUT_1_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 219 'load' 'OUT_1_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 220 [2/2] (3.25ns)   --->   "%OUT_2_load_8 = load float* %OUT_2_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 220 'load' 'OUT_2_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 221 [2/2] (3.25ns)   --->   "%OUT_3_load_8 = load float* %OUT_3_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 221 'load' 'OUT_3_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 222 [2/2] (3.25ns)   --->   "%OUT_0_load_9 = load float* %OUT_0_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 222 'load' 'OUT_0_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 223 [2/2] (3.25ns)   --->   "%OUT_1_load_9 = load float* %OUT_1_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 223 'load' 'OUT_1_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 224 [2/2] (3.25ns)   --->   "%OUT_2_load_9 = load float* %OUT_2_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 224 'load' 'OUT_2_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 225 [2/2] (3.25ns)   --->   "%OUT_3_load_9 = load float* %OUT_3_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 225 'load' 'OUT_3_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 8.46>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln131_9 = or i12 %tmp_17, 10" [flash_atten.cpp:131]   --->   Operation 226 'or' 'or_ln131_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln131_26 = zext i12 %or_ln131_9 to i64" [flash_atten.cpp:131]   --->   Operation 227 'zext' 'zext_ln131_26' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%OUT_0_addr_10 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_26" [flash_atten.cpp:131]   --->   Operation 228 'getelementptr' 'OUT_0_addr_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln131_10 = or i12 %tmp_17, 11" [flash_atten.cpp:131]   --->   Operation 229 'or' 'or_ln131_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln131_27 = zext i12 %or_ln131_10 to i64" [flash_atten.cpp:131]   --->   Operation 230 'zext' 'zext_ln131_27' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%OUT_0_addr_11 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_27" [flash_atten.cpp:131]   --->   Operation 231 'getelementptr' 'OUT_0_addr_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%OUT_1_addr_10 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_26" [flash_atten.cpp:131]   --->   Operation 232 'getelementptr' 'OUT_1_addr_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%OUT_1_addr_11 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_27" [flash_atten.cpp:131]   --->   Operation 233 'getelementptr' 'OUT_1_addr_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%OUT_2_addr_10 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_26" [flash_atten.cpp:131]   --->   Operation 234 'getelementptr' 'OUT_2_addr_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%OUT_2_addr_11 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_27" [flash_atten.cpp:131]   --->   Operation 235 'getelementptr' 'OUT_2_addr_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%OUT_3_addr_10 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_26" [flash_atten.cpp:131]   --->   Operation 236 'getelementptr' 'OUT_3_addr_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%OUT_3_addr_11 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_27" [flash_atten.cpp:131]   --->   Operation 237 'getelementptr' 'OUT_3_addr_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln130_7 = or i12 %shl_ln130_2, 8" [flash_atten.cpp:130]   --->   Operation 238 'or' 'or_ln130_7' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 239 [1/2] (3.25ns)   --->   "%OUT_0_load_8 = load float* %OUT_0_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 239 'load' 'OUT_0_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 240 [1/2] (3.25ns)   --->   "%OUT_1_load_8 = load float* %OUT_1_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 240 'load' 'OUT_1_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 241 [1/2] (3.25ns)   --->   "%OUT_2_load_8 = load float* %OUT_2_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 241 'load' 'OUT_2_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 242 [1/2] (3.25ns)   --->   "%OUT_3_load_8 = load float* %OUT_3_addr_8, align 16" [flash_atten.cpp:131]   --->   Operation 242 'load' 'OUT_3_load_8' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 243 [1/1] (1.95ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_8, float %OUT_1_load_8, float %OUT_2_load_8, float %OUT_3_load_8, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 243 'mux' 'tmp_9' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln131_10 = zext i12 %or_ln130_7 to i64" [flash_atten.cpp:131]   --->   Operation 244 'zext' 'zext_ln131_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%output_data_addr_8 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_10" [flash_atten.cpp:131]   --->   Operation 245 'getelementptr' 'output_data_addr_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (3.25ns)   --->   "store float %tmp_9, float* %output_data_addr_8, align 4" [flash_atten.cpp:131]   --->   Operation 246 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln130_8 = or i12 %shl_ln130_2, 9" [flash_atten.cpp:130]   --->   Operation 247 'or' 'or_ln130_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 248 [1/2] (3.25ns)   --->   "%OUT_0_load_9 = load float* %OUT_0_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 248 'load' 'OUT_0_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 249 [1/2] (3.25ns)   --->   "%OUT_1_load_9 = load float* %OUT_1_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 249 'load' 'OUT_1_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 250 [1/2] (3.25ns)   --->   "%OUT_2_load_9 = load float* %OUT_2_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 250 'load' 'OUT_2_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 251 [1/2] (3.25ns)   --->   "%OUT_3_load_9 = load float* %OUT_3_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 251 'load' 'OUT_3_load_9' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 252 [1/1] (1.95ns)   --->   "%tmp_s = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_9, float %OUT_1_load_9, float %OUT_2_load_9, float %OUT_3_load_9, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 252 'mux' 'tmp_s' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln131_11 = zext i12 %or_ln130_8 to i64" [flash_atten.cpp:131]   --->   Operation 253 'zext' 'zext_ln131_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%output_data_addr_9 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_11" [flash_atten.cpp:131]   --->   Operation 254 'getelementptr' 'output_data_addr_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (3.25ns)   --->   "store float %tmp_s, float* %output_data_addr_9, align 4" [flash_atten.cpp:131]   --->   Operation 255 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 256 [2/2] (3.25ns)   --->   "%OUT_0_load_10 = load float* %OUT_0_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 256 'load' 'OUT_0_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 257 [2/2] (3.25ns)   --->   "%OUT_1_load_10 = load float* %OUT_1_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 257 'load' 'OUT_1_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 258 [2/2] (3.25ns)   --->   "%OUT_2_load_10 = load float* %OUT_2_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 258 'load' 'OUT_2_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 259 [2/2] (3.25ns)   --->   "%OUT_3_load_10 = load float* %OUT_3_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 259 'load' 'OUT_3_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 260 [2/2] (3.25ns)   --->   "%OUT_0_load_11 = load float* %OUT_0_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 260 'load' 'OUT_0_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 261 [2/2] (3.25ns)   --->   "%OUT_1_load_11 = load float* %OUT_1_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 261 'load' 'OUT_1_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 262 [2/2] (3.25ns)   --->   "%OUT_2_load_11 = load float* %OUT_2_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 262 'load' 'OUT_2_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 263 [2/2] (3.25ns)   --->   "%OUT_3_load_11 = load float* %OUT_3_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 263 'load' 'OUT_3_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 8.46>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%or_ln131_11 = or i12 %tmp_17, 12" [flash_atten.cpp:131]   --->   Operation 264 'or' 'or_ln131_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln131_28 = zext i12 %or_ln131_11 to i64" [flash_atten.cpp:131]   --->   Operation 265 'zext' 'zext_ln131_28' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%OUT_0_addr_12 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_28" [flash_atten.cpp:131]   --->   Operation 266 'getelementptr' 'OUT_0_addr_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln131_12 = or i12 %tmp_17, 13" [flash_atten.cpp:131]   --->   Operation 267 'or' 'or_ln131_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln131_29 = zext i12 %or_ln131_12 to i64" [flash_atten.cpp:131]   --->   Operation 268 'zext' 'zext_ln131_29' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%OUT_0_addr_13 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_29" [flash_atten.cpp:131]   --->   Operation 269 'getelementptr' 'OUT_0_addr_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%OUT_1_addr_12 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_28" [flash_atten.cpp:131]   --->   Operation 270 'getelementptr' 'OUT_1_addr_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%OUT_1_addr_13 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_29" [flash_atten.cpp:131]   --->   Operation 271 'getelementptr' 'OUT_1_addr_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%OUT_2_addr_12 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_28" [flash_atten.cpp:131]   --->   Operation 272 'getelementptr' 'OUT_2_addr_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%OUT_2_addr_13 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_29" [flash_atten.cpp:131]   --->   Operation 273 'getelementptr' 'OUT_2_addr_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%OUT_3_addr_12 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_28" [flash_atten.cpp:131]   --->   Operation 274 'getelementptr' 'OUT_3_addr_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%OUT_3_addr_13 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_29" [flash_atten.cpp:131]   --->   Operation 275 'getelementptr' 'OUT_3_addr_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln130_9 = or i12 %shl_ln130_2, 10" [flash_atten.cpp:130]   --->   Operation 276 'or' 'or_ln130_9' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 277 [1/2] (3.25ns)   --->   "%OUT_0_load_10 = load float* %OUT_0_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 277 'load' 'OUT_0_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 278 [1/2] (3.25ns)   --->   "%OUT_1_load_10 = load float* %OUT_1_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 278 'load' 'OUT_1_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 279 [1/2] (3.25ns)   --->   "%OUT_2_load_10 = load float* %OUT_2_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 279 'load' 'OUT_2_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 280 [1/2] (3.25ns)   --->   "%OUT_3_load_10 = load float* %OUT_3_addr_10, align 8" [flash_atten.cpp:131]   --->   Operation 280 'load' 'OUT_3_load_10' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 281 [1/1] (1.95ns)   --->   "%tmp_10 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_10, float %OUT_1_load_10, float %OUT_2_load_10, float %OUT_3_load_10, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 281 'mux' 'tmp_10' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln131_12 = zext i12 %or_ln130_9 to i64" [flash_atten.cpp:131]   --->   Operation 282 'zext' 'zext_ln131_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%output_data_addr_10 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_12" [flash_atten.cpp:131]   --->   Operation 283 'getelementptr' 'output_data_addr_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (3.25ns)   --->   "store float %tmp_10, float* %output_data_addr_10, align 4" [flash_atten.cpp:131]   --->   Operation 284 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%or_ln130_10 = or i12 %shl_ln130_2, 11" [flash_atten.cpp:130]   --->   Operation 285 'or' 'or_ln130_10' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 286 [1/2] (3.25ns)   --->   "%OUT_0_load_11 = load float* %OUT_0_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 286 'load' 'OUT_0_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 287 [1/2] (3.25ns)   --->   "%OUT_1_load_11 = load float* %OUT_1_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 287 'load' 'OUT_1_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 288 [1/2] (3.25ns)   --->   "%OUT_2_load_11 = load float* %OUT_2_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 288 'load' 'OUT_2_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 289 [1/2] (3.25ns)   --->   "%OUT_3_load_11 = load float* %OUT_3_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 289 'load' 'OUT_3_load_11' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 290 [1/1] (1.95ns)   --->   "%tmp_11 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_11, float %OUT_1_load_11, float %OUT_2_load_11, float %OUT_3_load_11, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 290 'mux' 'tmp_11' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln131_13 = zext i12 %or_ln130_10 to i64" [flash_atten.cpp:131]   --->   Operation 291 'zext' 'zext_ln131_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%output_data_addr_11 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_13" [flash_atten.cpp:131]   --->   Operation 292 'getelementptr' 'output_data_addr_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (3.25ns)   --->   "store float %tmp_11, float* %output_data_addr_11, align 4" [flash_atten.cpp:131]   --->   Operation 293 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 294 [2/2] (3.25ns)   --->   "%OUT_0_load_12 = load float* %OUT_0_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 294 'load' 'OUT_0_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 295 [2/2] (3.25ns)   --->   "%OUT_1_load_12 = load float* %OUT_1_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 295 'load' 'OUT_1_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 296 [2/2] (3.25ns)   --->   "%OUT_2_load_12 = load float* %OUT_2_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 296 'load' 'OUT_2_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 297 [2/2] (3.25ns)   --->   "%OUT_3_load_12 = load float* %OUT_3_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 297 'load' 'OUT_3_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 298 [2/2] (3.25ns)   --->   "%OUT_0_load_13 = load float* %OUT_0_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 298 'load' 'OUT_0_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 299 [2/2] (3.25ns)   --->   "%OUT_1_load_13 = load float* %OUT_1_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 299 'load' 'OUT_1_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 300 [2/2] (3.25ns)   --->   "%OUT_2_load_13 = load float* %OUT_2_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 300 'load' 'OUT_2_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 301 [2/2] (3.25ns)   --->   "%OUT_3_load_13 = load float* %OUT_3_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 301 'load' 'OUT_3_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 302 [1/1] (1.65ns)   --->   "%h = add i3 1, %select_ln130" [flash_atten.cpp:127]   --->   Operation 302 'add' 'h' <Predicate = (!icmp_ln125)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.46>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%or_ln131_13 = or i12 %tmp_17, 14" [flash_atten.cpp:131]   --->   Operation 303 'or' 'or_ln131_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln131_30 = zext i12 %or_ln131_13 to i64" [flash_atten.cpp:131]   --->   Operation 304 'zext' 'zext_ln131_30' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%OUT_0_addr_14 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_30" [flash_atten.cpp:131]   --->   Operation 305 'getelementptr' 'OUT_0_addr_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln131_14 = or i12 %tmp_17, 15" [flash_atten.cpp:131]   --->   Operation 306 'or' 'or_ln131_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln131_31 = zext i12 %or_ln131_14 to i64" [flash_atten.cpp:131]   --->   Operation 307 'zext' 'zext_ln131_31' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%OUT_0_addr_15 = getelementptr [1024 x float]* @OUT_0, i64 0, i64 %zext_ln131_31" [flash_atten.cpp:131]   --->   Operation 308 'getelementptr' 'OUT_0_addr_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%OUT_1_addr_14 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_30" [flash_atten.cpp:131]   --->   Operation 309 'getelementptr' 'OUT_1_addr_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%OUT_1_addr_15 = getelementptr [1024 x float]* @OUT_1, i64 0, i64 %zext_ln131_31" [flash_atten.cpp:131]   --->   Operation 310 'getelementptr' 'OUT_1_addr_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%OUT_2_addr_14 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_30" [flash_atten.cpp:131]   --->   Operation 311 'getelementptr' 'OUT_2_addr_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%OUT_2_addr_15 = getelementptr [1024 x float]* @OUT_2, i64 0, i64 %zext_ln131_31" [flash_atten.cpp:131]   --->   Operation 312 'getelementptr' 'OUT_2_addr_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%OUT_3_addr_14 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_30" [flash_atten.cpp:131]   --->   Operation 313 'getelementptr' 'OUT_3_addr_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%OUT_3_addr_15 = getelementptr [1024 x float]* @OUT_3, i64 0, i64 %zext_ln131_31" [flash_atten.cpp:131]   --->   Operation 314 'getelementptr' 'OUT_3_addr_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%or_ln130_11 = or i12 %shl_ln130_2, 12" [flash_atten.cpp:130]   --->   Operation 315 'or' 'or_ln130_11' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 316 [1/2] (3.25ns)   --->   "%OUT_0_load_12 = load float* %OUT_0_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 316 'load' 'OUT_0_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 317 [1/2] (3.25ns)   --->   "%OUT_1_load_12 = load float* %OUT_1_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 317 'load' 'OUT_1_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 318 [1/2] (3.25ns)   --->   "%OUT_2_load_12 = load float* %OUT_2_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 318 'load' 'OUT_2_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 319 [1/2] (3.25ns)   --->   "%OUT_3_load_12 = load float* %OUT_3_addr_12, align 16" [flash_atten.cpp:131]   --->   Operation 319 'load' 'OUT_3_load_12' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 320 [1/1] (1.95ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_12, float %OUT_1_load_12, float %OUT_2_load_12, float %OUT_3_load_12, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 320 'mux' 'tmp_12' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln131_14 = zext i12 %or_ln130_11 to i64" [flash_atten.cpp:131]   --->   Operation 321 'zext' 'zext_ln131_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%output_data_addr_12 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_14" [flash_atten.cpp:131]   --->   Operation 322 'getelementptr' 'output_data_addr_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (3.25ns)   --->   "store float %tmp_12, float* %output_data_addr_12, align 4" [flash_atten.cpp:131]   --->   Operation 323 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln130_12 = or i12 %shl_ln130_2, 13" [flash_atten.cpp:130]   --->   Operation 324 'or' 'or_ln130_12' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 325 [1/2] (3.25ns)   --->   "%OUT_0_load_13 = load float* %OUT_0_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 325 'load' 'OUT_0_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 326 [1/2] (3.25ns)   --->   "%OUT_1_load_13 = load float* %OUT_1_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 326 'load' 'OUT_1_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 327 [1/2] (3.25ns)   --->   "%OUT_2_load_13 = load float* %OUT_2_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 327 'load' 'OUT_2_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 328 [1/2] (3.25ns)   --->   "%OUT_3_load_13 = load float* %OUT_3_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 328 'load' 'OUT_3_load_13' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 329 [1/1] (1.95ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_13, float %OUT_1_load_13, float %OUT_2_load_13, float %OUT_3_load_13, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 329 'mux' 'tmp_13' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln131_15 = zext i12 %or_ln130_12 to i64" [flash_atten.cpp:131]   --->   Operation 330 'zext' 'zext_ln131_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%output_data_addr_13 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_15" [flash_atten.cpp:131]   --->   Operation 331 'getelementptr' 'output_data_addr_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (3.25ns)   --->   "store float %tmp_13, float* %output_data_addr_13, align 4" [flash_atten.cpp:131]   --->   Operation 332 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 333 [2/2] (3.25ns)   --->   "%OUT_0_load_14 = load float* %OUT_0_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 333 'load' 'OUT_0_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 334 [2/2] (3.25ns)   --->   "%OUT_1_load_14 = load float* %OUT_1_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 334 'load' 'OUT_1_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 335 [2/2] (3.25ns)   --->   "%OUT_2_load_14 = load float* %OUT_2_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 335 'load' 'OUT_2_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 336 [2/2] (3.25ns)   --->   "%OUT_3_load_14 = load float* %OUT_3_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 336 'load' 'OUT_3_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 337 [2/2] (3.25ns)   --->   "%OUT_0_load_15 = load float* %OUT_0_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 337 'load' 'OUT_0_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 338 [2/2] (3.25ns)   --->   "%OUT_1_load_15 = load float* %OUT_1_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 338 'load' 'OUT_1_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 339 [2/2] (3.25ns)   --->   "%OUT_2_load_15 = load float* %OUT_2_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 339 'load' 'OUT_2_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 340 [2/2] (3.25ns)   --->   "%OUT_3_load_15 = load float* %OUT_3_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 340 'load' 'OUT_3_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 8.46>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 341 'speclooptripcount' 'empty' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [flash_atten.cpp:127]   --->   Operation 342 'specregionbegin' 'tmp' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [flash_atten.cpp:128]   --->   Operation 343 'specpipeline' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln130_13 = or i12 %shl_ln130_2, 14" [flash_atten.cpp:130]   --->   Operation 344 'or' 'or_ln130_13' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 345 [1/2] (3.25ns)   --->   "%OUT_0_load_14 = load float* %OUT_0_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 345 'load' 'OUT_0_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 346 [1/2] (3.25ns)   --->   "%OUT_1_load_14 = load float* %OUT_1_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 346 'load' 'OUT_1_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 347 [1/2] (3.25ns)   --->   "%OUT_2_load_14 = load float* %OUT_2_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 347 'load' 'OUT_2_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 348 [1/2] (3.25ns)   --->   "%OUT_3_load_14 = load float* %OUT_3_addr_14, align 8" [flash_atten.cpp:131]   --->   Operation 348 'load' 'OUT_3_load_14' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 349 [1/1] (1.95ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_14, float %OUT_1_load_14, float %OUT_2_load_14, float %OUT_3_load_14, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 349 'mux' 'tmp_14' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln131_16 = zext i12 %or_ln130_13 to i64" [flash_atten.cpp:131]   --->   Operation 350 'zext' 'zext_ln131_16' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%output_data_addr_14 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_16" [flash_atten.cpp:131]   --->   Operation 351 'getelementptr' 'output_data_addr_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (3.25ns)   --->   "store float %tmp_14, float* %output_data_addr_14, align 4" [flash_atten.cpp:131]   --->   Operation 352 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln130_14 = or i12 %shl_ln130_2, 15" [flash_atten.cpp:130]   --->   Operation 353 'or' 'or_ln130_14' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 354 [1/2] (3.25ns)   --->   "%OUT_0_load_15 = load float* %OUT_0_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 354 'load' 'OUT_0_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 355 [1/2] (3.25ns)   --->   "%OUT_1_load_15 = load float* %OUT_1_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 355 'load' 'OUT_1_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 356 [1/2] (3.25ns)   --->   "%OUT_2_load_15 = load float* %OUT_2_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 356 'load' 'OUT_2_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 357 [1/2] (3.25ns)   --->   "%OUT_3_load_15 = load float* %OUT_3_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 357 'load' 'OUT_3_load_15' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 358 [1/1] (1.95ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %OUT_0_load_15, float %OUT_1_load_15, float %OUT_2_load_15, float %OUT_3_load_15, i2 %trunc_ln131)" [flash_atten.cpp:131]   --->   Operation 358 'mux' 'tmp_15' <Predicate = (!icmp_ln125)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln131_17 = zext i12 %or_ln130_14 to i64" [flash_atten.cpp:131]   --->   Operation 359 'zext' 'zext_ln131_17' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%output_data_addr_15 = getelementptr [4096 x float]* %output_data, i64 0, i64 %zext_ln131_17" [flash_atten.cpp:131]   --->   Operation 360 'getelementptr' 'output_data_addr_15' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (3.25ns)   --->   "store float %tmp_15, float* %output_data_addr_15, align 4" [flash_atten.cpp:131]   --->   Operation 361 'store' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 362 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [flash_atten.cpp:133]   --->   Operation 362 'specregionend' 'empty_4' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_11 : Operation 363 [1/1] (0.00ns)   --->   "br label %.preheader" [flash_atten.cpp:127]   --->   Operation 363 'br' <Predicate = (!icmp_ln125)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "ret void" [flash_atten.cpp:136]   --->   Operation 364 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten86', flash_atten.cpp:125) with incoming values : ('add_ln125', flash_atten.cpp:125) [9]  (1.77 ns)

 <State 2>: 8.29ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', flash_atten.cpp:126) with incoming values : ('select_ln126', flash_atten.cpp:126) [11]  (0 ns)
	'icmp' operation ('icmp_ln126', flash_atten.cpp:126) [24]  (1.55 ns)
	'select' operation ('select_ln131', flash_atten.cpp:131) [25]  (1.22 ns)
	'add' operation ('t', flash_atten.cpp:126) [35]  (1.78 ns)
	'add' operation ('add_ln130_2', flash_atten.cpp:130) [39]  (1.83 ns)
	'select' operation ('select_ln130_1', flash_atten.cpp:130) [41]  (0 ns)
	'add' operation ('add_ln130_1', flash_atten.cpp:130) [145]  (1.92 ns)

 <State 3>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln131', flash_atten.cpp:131) [45]  (1.87 ns)
	'getelementptr' operation ('OUT_0_addr', flash_atten.cpp:131) [48]  (0 ns)
	'load' operation ('OUT_0_load', flash_atten.cpp:131) on array 'OUT_0' [148]  (3.25 ns)

 <State 4>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load', flash_atten.cpp:131) on array 'OUT_0' [148]  (3.25 ns)
	'mux' operation ('tmp_1', flash_atten.cpp:131) [152]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_1', flash_atten.cpp:131 on array 'output_data' [155]  (3.25 ns)

 <State 5>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_2', flash_atten.cpp:131) on array 'OUT_0' [166]  (3.25 ns)
	'mux' operation ('tmp_3', flash_atten.cpp:131) [170]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_3', flash_atten.cpp:131 on array 'output_data' [173]  (3.25 ns)

 <State 6>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_4', flash_atten.cpp:131) on array 'OUT_0' [184]  (3.25 ns)
	'mux' operation ('tmp_5', flash_atten.cpp:131) [188]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_5', flash_atten.cpp:131 on array 'output_data' [191]  (3.25 ns)

 <State 7>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_6', flash_atten.cpp:131) on array 'OUT_0' [202]  (3.25 ns)
	'mux' operation ('tmp_7', flash_atten.cpp:131) [206]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_7', flash_atten.cpp:131 on array 'output_data' [209]  (3.25 ns)

 <State 8>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_8', flash_atten.cpp:131) on array 'OUT_0' [220]  (3.25 ns)
	'mux' operation ('tmp_9', flash_atten.cpp:131) [224]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_9', flash_atten.cpp:131 on array 'output_data' [227]  (3.25 ns)

 <State 9>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_10', flash_atten.cpp:131) on array 'OUT_0' [238]  (3.25 ns)
	'mux' operation ('tmp_10', flash_atten.cpp:131) [242]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_10', flash_atten.cpp:131 on array 'output_data' [245]  (3.25 ns)

 <State 10>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_12', flash_atten.cpp:131) on array 'OUT_0' [256]  (3.25 ns)
	'mux' operation ('tmp_12', flash_atten.cpp:131) [260]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_12', flash_atten.cpp:131 on array 'output_data' [263]  (3.25 ns)

 <State 11>: 8.47ns
The critical path consists of the following:
	'load' operation ('OUT_0_load_14', flash_atten.cpp:131) on array 'OUT_0' [274]  (3.25 ns)
	'mux' operation ('tmp_14', flash_atten.cpp:131) [278]  (1.96 ns)
	'store' operation ('store_ln131', flash_atten.cpp:131) of variable 'tmp_14', flash_atten.cpp:131 on array 'output_data' [281]  (3.25 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
