   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"stm32f4xx_adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.align	2
  20              		.global	ADC_DeInit
  21              		.thumb
  22              		.thumb_func
  24              	ADC_DeInit:
  25              	.LFB110:
  26              		.file 1 "../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c"
   1:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
   2:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ******************************************************************************
   3:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @file    stm32f4xx_adc.c
   4:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @author  MCD Application Team
   5:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @version V1.0.0
   6:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @date    30-September-2011
   7:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          functionalities of the Analog to Digital Convertor (ADC) peripheral:
   9:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Initialization and Configuration (in addition to ADC multi mode 
  10:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *             selection)
  11:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Analog Watchdog configuration
  12:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Temperature Sensor & Vrefint (Voltage Reference internal) & VBAT
  13:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *             management 
  14:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Regular Channels Configuration
  15:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Regular Channels DMA Configuration
  16:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Injected channels Configuration
  17:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - Interrupts and flags management
  18:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         
  19:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *  @verbatim
  20:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  21:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          ===================================================================
  22:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *                                   How to use this driver
  23:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          ===================================================================
  24:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
  25:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          1.  Enable the ADC interface clock using 
  26:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *                  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADCx, ENABLE); 
  27:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *     
  28:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          2. ADC pins configuration
  29:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *               - Enable the clock for the ADC GPIOs using the following function:
  30:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *                   RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOx, ENABLE);   
  31:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *                - Configure these ADC pins in analog mode using GPIO_Init();  
  32:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  33:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          3. Configure the ADC Prescaler, conversion resolution and data 
  34:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              alignment using the ADC_Init() function.
  35:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          4. Activate the ADC peripheral using ADC_Cmd() function.
  36:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  37:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          Regular channels group configuration
  38:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          ====================================    
  39:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To configure the ADC regular channels group features, use 
  40:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              ADC_Init() and ADC_RegularChannelConfig() functions.
  41:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To activate the continuous mode, use the ADC_continuousModeCmd()
  42:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              function.
  43:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To configurate and activate the Discontinuous mode, use the 
  44:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              ADC_DiscModeChannelCountConfig() and ADC_DiscModeCmd() functions.
  45:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To read the ADC converted values, use the ADC_GetConversionValue()
  46:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              function.
  47:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  48:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          Multi mode ADCs Regular channels configuration
  49:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          ===============================================
  50:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - Refer to "Regular channels group configuration" description to
  51:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              configure the ADC1, ADC2 and ADC3 regular channels.        
  52:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - Select the Multi mode ADC regular channels features (dual or 
  53:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              triple mode) using ADC_CommonInit() function and configure 
  54:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              the DMA mode using ADC_MultiModeDMARequestAfterLastTransferCmd() 
  55:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              functions.        
  56:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - Read the ADCs converted values using the 
  57:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              ADC_GetMultiModeConversionValue() function.
  58:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  59:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          DMA for Regular channels group features configuration
  60:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          ====================================================== 
  61:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - To enable the DMA mode for regular channels group, use the 
  62:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *             ADC_DMACmd() function.
  63:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           - To enable the generation of DMA requests continuously at the end
  64:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *             of the last DMA transfer, use the ADC_DMARequestAfterLastTransferCmd() 
  65:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *             function.
  66:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  67:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          Injected channels group configuration
  68:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          =====================================    
  69:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To configure the ADC Injected channels group features, use 
  70:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              ADC_InjectedChannelConfig() and  ADC_InjectedSequencerLengthConfig()
  71:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              functions.
  72:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To activate the continuous mode, use the ADC_continuousModeCmd()
  73:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              function.
  74:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To activate the Injected Discontinuous mode, use the 
  75:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              ADC_InjectedDiscModeCmd() function.  
  76:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To activate the AutoInjected mode, use the ADC_AutoInjectedConvCmd() 
  77:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              function.        
  78:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            - To read the ADC converted values, use the ADC_GetInjectedConversionValue() 
  79:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *              function.
  80:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  81:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *  @endverbatim
  82:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  83:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ******************************************************************************
  84:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @attention
  85:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  86:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  87:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  88:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  89:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  90:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  91:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  92:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *
  93:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  94:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ******************************************************************************  
  95:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */ 
  96:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
  97:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Includes ------------------------------------------------------------------*/
  98:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #include "stm32f4xx_adc.h"
  99:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #include "stm32f4xx_rcc.h"
 100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
 102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC 
 106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief ADC driver modules
 107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */ 
 109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Private typedef -----------------------------------------------------------*/
 111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Private define ------------------------------------------------------------*/ 
 112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC DISCNUM mask */
 114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR1_DISCNUM_RESET         ((uint32_t)0xFFFF1FFF)
 115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC AWDCH mask */
 117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR1_AWDCH_RESET           ((uint32_t)0xFFFFFFE0)   
 118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC Analog watchdog enable mode mask */
 120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR1_AWDMode_RESET         ((uint32_t)0xFF3FFDFF)   
 121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* CR1 register Mask */
 123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR1_CLEAR_MASK            ((uint32_t)0xFCFFFEFF)
 124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC EXTEN mask */
 126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR2_EXTEN_RESET           ((uint32_t)0xCFFFFFFF)  
 127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC JEXTEN mask */
 129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR2_JEXTEN_RESET          ((uint32_t)0xFFCFFFFF)  
 130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC JEXTSEL mask */
 132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR2_JEXTSEL_RESET         ((uint32_t)0xFFF0FFFF)  
 133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* CR2 register Mask */
 135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR2_CLEAR_MASK            ((uint32_t)0xC0FFF7FD)
 136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC SQx mask */
 138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define SQR3_SQ_SET               ((uint32_t)0x0000001F)  
 139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define SQR2_SQ_SET               ((uint32_t)0x0000001F)  
 140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define SQR1_SQ_SET               ((uint32_t)0x0000001F)  
 141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC L Mask */
 143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define SQR1_L_RESET              ((uint32_t)0xFF0FFFFF) 
 144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC JSQx mask */
 146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define JSQR_JSQ_SET              ((uint32_t)0x0000001F) 
 147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC JL mask */
 149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define JSQR_JL_SET               ((uint32_t)0x00300000) 
 150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define JSQR_JL_RESET             ((uint32_t)0xFFCFFFFF) 
 151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC SMPx mask */
 153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define SMPR1_SMP_SET             ((uint32_t)0x00000007)  
 154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define SMPR2_SMP_SET             ((uint32_t)0x00000007) 
 155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC JDRx registers offset */
 157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define JDR_OFFSET                ((uint8_t)0x28) 
 158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC CDR register base address */
 160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CDR_ADDRESS               ((uint32_t)0x40012308)   
 161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* ADC CCR register Mask */
 163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** #define CR_CLEAR_MASK             ((uint32_t)0xFFFC30E0)  
 164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Private macro -------------------------------------------------------------*/
 166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Private variables ---------------------------------------------------------*/
 167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Private function prototypes -----------------------------------------------*/
 168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /* Private functions ---------------------------------------------------------*/
 169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Private_Functions
 171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */ 
 173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group1 Initialization and Configuration functions
 175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief    Initialization and Configuration functions 
 176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
 177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim    
 178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
 179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                       Initialization and Configuration functions
 180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
 181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provides functions allowing to:
 182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Initialize and configure the ADC Prescaler
 183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - ADC Conversion Resolution (12bit..6bit)
 184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Scan Conversion Mode (multichannels or one channel) for regular group
 185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - ADC Continuous Conversion Mode (Continuous or Single conversion) for 
 186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      regular group
 187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - External trigger Edge and source of regular group, 
 188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Converted data alignment (left or right)
 189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - The number of ADC conversions that will be done using the sequencer for 
 190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      regular channel group
 191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Multi ADC mode selection
 192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Direct memory access mode selection for multi ADC mode  
 193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Delay between 2 sampling phases (used in dual or triple interleaved modes)
 194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    - Enable or disable the ADC peripheral
 195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    
 196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
 197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Deinitializes all ADCs peripherals registers to their default reset 
 202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         values.
 203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  None
 204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_DeInit(void)
 207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
  27              		.loc 1 207 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 14, -4
  35              		.cfi_offset 7, -8
  36 0002 00AF     		add	r7, sp, #0
  37              	.LCFI1:
  38              		.cfi_def_cfa_register 7
 208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Enable all ADCs reset state */
 209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
  39              		.loc 1 209 0
  40 0004 4FF48070 		mov	r0, #256
  41 0008 4FF00101 		mov	r1, #1
  42 000c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Release all ADCs from reset state */
 212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
  43              		.loc 1 212 0
  44 0010 4FF48070 		mov	r0, #256
  45 0014 4FF00001 		mov	r1, #0
  46 0018 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
  47              		.loc 1 213 0
  48 001c 80BD     		pop	{r7, pc}
  49              		.cfi_endproc
  50              	.LFE110:
  52 001e 00BF     		.align	2
  53              		.global	ADC_Init
  54              		.thumb
  55              		.thumb_func
  57              	ADC_Init:
  58              	.LFB111:
 214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Initializes the ADCx peripheral according to the specified parameters 
 217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         in the ADC_InitStruct.
 218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @note   This function is used to configure the global features of the ADC ( 
 219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         Resolution and Data Alignment), however, the rest of the configuration
 220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         parameters are specific to the regular channels group (scan mode 
 221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         activation, continuous mode activation, External trigger source and 
 222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         edge, number of conversion in the regular channels group sequencer).  
 223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
 225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         the configuration information for the specified ADC peripheral.
 226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
 229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
  59              		.loc 1 229 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 16
  62              		@ frame_needed = 1, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  64 0020 80B4     		push	{r7}
  65              	.LCFI2:
  66              		.cfi_def_cfa_offset 4
  67              		.cfi_offset 7, -4
  68 0022 85B0     		sub	sp, sp, #20
  69              	.LCFI3:
  70              		.cfi_def_cfa_offset 24
  71 0024 00AF     		add	r7, sp, #0
  72              	.LCFI4:
  73              		.cfi_def_cfa_register 7
  74 0026 7860     		str	r0, [r7, #4]
  75 0028 3960     		str	r1, [r7, #0]
 230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
  76              		.loc 1 230 0
  77 002a 4FF00003 		mov	r3, #0
  78 002e FB60     		str	r3, [r7, #12]
 231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint8_t tmpreg2 = 0;
  79              		.loc 1 231 0
  80 0030 4FF00003 		mov	r3, #0
  81 0034 FB72     		strb	r3, [r7, #11]
 232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_RESOLUTION(ADC_InitStruct->ADC_Resolution)); 
 235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ScanConvMode));
 236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(ADC_InitStruct->ADC_ContinuousConvMode)); 
 237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_TRIG_EDGE(ADC_InitStruct->ADC_ExternalTrigConvEdge)); 
 238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_TRIG(ADC_InitStruct->ADC_ExternalTrigConv));    
 239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
 240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
 241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /*---------------------------- ADCx CR1 Configuration -----------------*/
 243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADCx CR1 value */
 244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->CR1;
  82              		.loc 1 244 0
  83 0036 7B68     		ldr	r3, [r7, #4]
  84 0038 5B68     		ldr	r3, [r3, #4]
  85 003a FB60     		str	r3, [r7, #12]
 245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear RES and SCAN bits */
 247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= CR1_CLEAR_MASK;
  86              		.loc 1 247 0
  87 003c FB68     		ldr	r3, [r7, #12]
  88 003e 23F04073 		bic	r3, r3, #50331648
  89 0042 23F48073 		bic	r3, r3, #256
  90 0046 FB60     		str	r3, [r7, #12]
 248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Configure ADCx: scan conversion mode and resolution */
 250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set SCAN bit according to ADC_ScanConvMode value */
 251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set RES bit according to ADC_Resolution value */ 
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
  91              		.loc 1 252 0
  92 0048 3B68     		ldr	r3, [r7, #0]
  93 004a 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
  94 004c 4FEA0322 		lsl	r2, r3, #8
 253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                                    ADC_InitStruct->ADC_Resolution);
  95              		.loc 1 253 0
  96 0050 3B68     		ldr	r3, [r7, #0]
  97 0052 1B68     		ldr	r3, [r3, #0]
 252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
  98              		.loc 1 252 0
  99 0054 1343     		orrs	r3, r3, r2
 100 0056 FA68     		ldr	r2, [r7, #12]
 101 0058 1343     		orrs	r3, r3, r2
 102 005a FB60     		str	r3, [r7, #12]
 254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Write to ADCx CR1 */
 255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg1;
 103              		.loc 1 255 0
 104 005c 7B68     		ldr	r3, [r7, #4]
 105 005e FA68     		ldr	r2, [r7, #12]
 106 0060 5A60     		str	r2, [r3, #4]
 256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /*---------------------------- ADCx CR2 Configuration -----------------*/
 257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADCx CR2 value */
 258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->CR2;
 107              		.loc 1 258 0
 108 0062 7B68     		ldr	r3, [r7, #4]
 109 0064 9B68     		ldr	r3, [r3, #8]
 110 0066 FB60     		str	r3, [r7, #12]
 259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
 261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= CR2_CLEAR_MASK;
 111              		.loc 1 261 0
 112 0068 FA68     		ldr	r2, [r7, #12]
 113 006a 4FF2FD73 		movw	r3, #63485
 114 006e CCF2FF03 		movt	r3, 49407
 115 0072 1340     		ands	r3, r3, r2
 116 0074 FB60     		str	r3, [r7, #12]
 262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Configure ADCx: external trigger event and edge, data alignment and 
 264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      continuous conversion mode */
 265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set ALIGN bit according to ADC_DataAlign value */
 266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
 267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
 268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set CONT bit according to ADC_ContinuousConvMode value */
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 117              		.loc 1 269 0
 118 0076 3B68     		ldr	r3, [r7, #0]
 119 0078 1A69     		ldr	r2, [r3, #16]
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConv | 
 120              		.loc 1 270 0
 121 007a 3B68     		ldr	r3, [r7, #0]
 122 007c DB68     		ldr	r3, [r3, #12]
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 123              		.loc 1 269 0
 124 007e 1A43     		orrs	r2, r2, r3
 271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 125              		.loc 1 271 0
 126 0080 3B68     		ldr	r3, [r7, #0]
 127 0082 9B68     		ldr	r3, [r3, #8]
 270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_InitStruct->ADC_ExternalTrigConv | 
 128              		.loc 1 270 0
 129 0084 1A43     		orrs	r2, r2, r3
 272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 130              		.loc 1 272 0
 131 0086 3B68     		ldr	r3, [r7, #0]
 132 0088 5B79     		ldrb	r3, [r3, #5]	@ zero_extendqisi2
 133 008a 4FEA4303 		lsl	r3, r3, #1
 269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 134              		.loc 1 269 0
 135 008e 1343     		orrs	r3, r3, r2
 136 0090 FA68     		ldr	r2, [r7, #12]
 137 0092 1343     		orrs	r3, r3, r2
 138 0094 FB60     		str	r3, [r7, #12]
 273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         
 274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Write to ADCx CR2 */
 275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR2 = tmpreg1;
 139              		.loc 1 275 0
 140 0096 7B68     		ldr	r3, [r7, #4]
 141 0098 FA68     		ldr	r2, [r7, #12]
 142 009a 9A60     		str	r2, [r3, #8]
 276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /*---------------------------- ADCx SQR1 Configuration -----------------*/
 277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADCx SQR1 value */
 278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->SQR1;
 143              		.loc 1 278 0
 144 009c 7B68     		ldr	r3, [r7, #4]
 145 009e DB6A     		ldr	r3, [r3, #44]
 146 00a0 FB60     		str	r3, [r7, #12]
 279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear L bits */
 281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= SQR1_L_RESET;
 147              		.loc 1 281 0
 148 00a2 FB68     		ldr	r3, [r7, #12]
 149 00a4 23F47003 		bic	r3, r3, #15728640
 150 00a8 FB60     		str	r3, [r7, #12]
 282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Configure ADCx: regular channel sequence length */
 284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set L bits according to ADC_NbrOfConversion value */
 285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 151              		.loc 1 285 0
 152 00aa 3B68     		ldr	r3, [r7, #0]
 153 00ac 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 154 00ae 03F1FF33 		add	r3, r3, #-1
 155 00b2 DAB2     		uxtb	r2, r3
 156 00b4 FB7A     		ldrb	r3, [r7, #11]
 157 00b6 1343     		orrs	r3, r3, r2
 158 00b8 FB72     		strb	r3, [r7, #11]
 286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 159              		.loc 1 286 0
 160 00ba FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 161 00bc 4FEA0353 		lsl	r3, r3, #20
 162 00c0 FA68     		ldr	r2, [r7, #12]
 163 00c2 1343     		orrs	r3, r3, r2
 164 00c4 FB60     		str	r3, [r7, #12]
 287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Write to ADCx SQR1 */
 289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->SQR1 = tmpreg1;
 165              		.loc 1 289 0
 166 00c6 7B68     		ldr	r3, [r7, #4]
 167 00c8 FA68     		ldr	r2, [r7, #12]
 168 00ca DA62     		str	r2, [r3, #44]
 290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 169              		.loc 1 290 0
 170 00cc 07F11407 		add	r7, r7, #20
 171 00d0 BD46     		mov	sp, r7
 172 00d2 80BC     		pop	{r7}
 173 00d4 7047     		bx	lr
 174              		.cfi_endproc
 175              	.LFE111:
 177 00d6 00BF     		.align	2
 178              		.global	ADC_StructInit
 179              		.thumb
 180              		.thumb_func
 182              	ADC_StructInit:
 183              	.LFB112:
 291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Fills each ADC_InitStruct member with its default value.
 294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @note   This function is used to initialize the global features of the ADC ( 
 295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         Resolution and Data Alignment), however, the rest of the configuration
 296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         parameters are specific to the regular channels group (scan mode 
 297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         activation, continuous mode activation, External trigger source and 
 298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         edge, number of conversion in the regular channels group sequencer).  
 299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
 300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         be initialized.
 301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
 304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 184              		.loc 1 304 0
 185              		.cfi_startproc
 186              		@ args = 0, pretend = 0, frame = 8
 187              		@ frame_needed = 1, uses_anonymous_args = 0
 188              		@ link register save eliminated.
 189 00d8 80B4     		push	{r7}
 190              	.LCFI5:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 7, -4
 193 00da 83B0     		sub	sp, sp, #12
 194              	.LCFI6:
 195              		.cfi_def_cfa_offset 16
 196 00dc 00AF     		add	r7, sp, #0
 197              	.LCFI7:
 198              		.cfi_def_cfa_register 7
 199 00de 7860     		str	r0, [r7, #4]
 305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_Mode member */
 306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 200              		.loc 1 306 0
 201 00e0 7B68     		ldr	r3, [r7, #4]
 202 00e2 4FF00002 		mov	r2, #0
 203 00e6 1A60     		str	r2, [r3, #0]
 307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* initialize the ADC_ScanConvMode member */
 309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 204              		.loc 1 309 0
 205 00e8 7B68     		ldr	r3, [r7, #4]
 206 00ea 4FF00002 		mov	r2, #0
 207 00ee 1A71     		strb	r2, [r3, #4]
 310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_ContinuousConvMode member */
 312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 208              		.loc 1 312 0
 209 00f0 7B68     		ldr	r3, [r7, #4]
 210 00f2 4FF00002 		mov	r2, #0
 211 00f6 5A71     		strb	r2, [r3, #5]
 313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_ExternalTrigConvEdge member */
 315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 212              		.loc 1 315 0
 213 00f8 7B68     		ldr	r3, [r7, #4]
 214 00fa 4FF00002 		mov	r2, #0
 215 00fe 9A60     		str	r2, [r3, #8]
 316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_ExternalTrigConv member */
 318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 216              		.loc 1 318 0
 217 0100 7B68     		ldr	r3, [r7, #4]
 218 0102 4FF00002 		mov	r2, #0
 219 0106 DA60     		str	r2, [r3, #12]
 319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_DataAlign member */
 321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 220              		.loc 1 321 0
 221 0108 7B68     		ldr	r3, [r7, #4]
 222 010a 4FF00002 		mov	r2, #0
 223 010e 1A61     		str	r2, [r3, #16]
 322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_NbrOfConversion member */
 324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_InitStruct->ADC_NbrOfConversion = 1;
 224              		.loc 1 324 0
 225 0110 7B68     		ldr	r3, [r7, #4]
 226 0112 4FF00102 		mov	r2, #1
 227 0116 1A75     		strb	r2, [r3, #20]
 325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 228              		.loc 1 325 0
 229 0118 07F10C07 		add	r7, r7, #12
 230 011c BD46     		mov	sp, r7
 231 011e 80BC     		pop	{r7}
 232 0120 7047     		bx	lr
 233              		.cfi_endproc
 234              	.LFE112:
 236 0122 00BF     		.align	2
 237              		.global	ADC_CommonInit
 238              		.thumb
 239              		.thumb_func
 241              	ADC_CommonInit:
 242              	.LFB113:
 326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Initializes the ADCs peripherals according to the specified parameters 
 329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         in the ADC_CommonInitStruct.
 330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
 331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         that contains the configuration information for  All ADCs peripherals.
 332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
 335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 243              		.loc 1 335 0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 16
 246              		@ frame_needed = 1, uses_anonymous_args = 0
 247              		@ link register save eliminated.
 248 0124 80B4     		push	{r7}
 249              	.LCFI8:
 250              		.cfi_def_cfa_offset 4
 251              		.cfi_offset 7, -4
 252 0126 85B0     		sub	sp, sp, #20
 253              	.LCFI9:
 254              		.cfi_def_cfa_offset 24
 255 0128 00AF     		add	r7, sp, #0
 256              	.LCFI10:
 257              		.cfi_def_cfa_register 7
 258 012a 7860     		str	r0, [r7, #4]
 336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
 259              		.loc 1 336 0
 260 012c 4FF00003 		mov	r3, #0
 261 0130 FB60     		str	r3, [r7, #12]
 337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_MODE(ADC_CommonInitStruct->ADC_Mode));
 339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
 340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
 341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
 342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /*---------------------------- ADC CCR Configuration -----------------*/
 343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADC CCR value */
 344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADC->CCR;
 262              		.loc 1 344 0
 263 0132 4FF40C53 		mov	r3, #8960
 264 0136 C4F20103 		movt	r3, 16385
 265 013a 5B68     		ldr	r3, [r3, #4]
 266 013c FB60     		str	r3, [r7, #12]
 345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear MULTI, DELAY, DMA and ADCPRE bits */
 347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= CR_CLEAR_MASK;
 267              		.loc 1 347 0
 268 013e FA68     		ldr	r2, [r7, #12]
 269 0140 43F2E003 		movw	r3, #12512
 270 0144 CFF6FC73 		movt	r3, 65532
 271 0148 1340     		ands	r3, r3, r2
 272 014a FB60     		str	r3, [r7, #12]
 348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Configure ADCx: Multi mode, Delay between two sampling time, ADC prescaler,
 350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      and DMA access mode for multimode */
 351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set MULTI bits according to ADC_Mode value */
 352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set ADCPRE bits according to ADC_Prescaler value */
 353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set DMA bits according to ADC_DMAAccessMode value */
 354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 273              		.loc 1 355 0
 274 014c 7B68     		ldr	r3, [r7, #4]
 275 014e 1A68     		ldr	r2, [r3, #0]
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_Prescaler | 
 276              		.loc 1 356 0
 277 0150 7B68     		ldr	r3, [r7, #4]
 278 0152 5B68     		ldr	r3, [r3, #4]
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 279              		.loc 1 355 0
 280 0154 1A43     		orrs	r2, r2, r3
 357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_DMAAccessMode | 
 281              		.loc 1 357 0
 282 0156 7B68     		ldr	r3, [r7, #4]
 283 0158 9B68     		ldr	r3, [r3, #8]
 356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_Prescaler | 
 284              		.loc 1 356 0
 285 015a 1A43     		orrs	r2, r2, r3
 358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 286              		.loc 1 358 0
 287 015c 7B68     		ldr	r3, [r7, #4]
 288 015e DB68     		ldr	r3, [r3, #12]
 355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 289              		.loc 1 355 0
 290 0160 1343     		orrs	r3, r3, r2
 291 0162 FA68     		ldr	r2, [r7, #12]
 292 0164 1343     		orrs	r3, r3, r2
 293 0166 FB60     		str	r3, [r7, #12]
 359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                         
 360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Write to ADC CCR */
 361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC->CCR = tmpreg1;
 294              		.loc 1 361 0
 295 0168 4FF40C53 		mov	r3, #8960
 296 016c C4F20103 		movt	r3, 16385
 297 0170 FA68     		ldr	r2, [r7, #12]
 298 0172 5A60     		str	r2, [r3, #4]
 362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 299              		.loc 1 362 0
 300 0174 07F11407 		add	r7, r7, #20
 301 0178 BD46     		mov	sp, r7
 302 017a 80BC     		pop	{r7}
 303 017c 7047     		bx	lr
 304              		.cfi_endproc
 305              	.LFE113:
 307 017e 00BF     		.align	2
 308              		.global	ADC_CommonStructInit
 309              		.thumb
 310              		.thumb_func
 312              	ADC_CommonStructInit:
 313              	.LFB114:
 363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Fills each ADC_CommonInitStruct member with its default value.
 366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
 367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         which will be initialized.
 368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
 371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 314              		.loc 1 371 0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 8
 317              		@ frame_needed = 1, uses_anonymous_args = 0
 318              		@ link register save eliminated.
 319 0180 80B4     		push	{r7}
 320              	.LCFI11:
 321              		.cfi_def_cfa_offset 4
 322              		.cfi_offset 7, -4
 323 0182 83B0     		sub	sp, sp, #12
 324              	.LCFI12:
 325              		.cfi_def_cfa_offset 16
 326 0184 00AF     		add	r7, sp, #0
 327              	.LCFI13:
 328              		.cfi_def_cfa_register 7
 329 0186 7860     		str	r0, [r7, #4]
 372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_Mode member */
 373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 330              		.loc 1 373 0
 331 0188 7B68     		ldr	r3, [r7, #4]
 332 018a 4FF00002 		mov	r2, #0
 333 018e 1A60     		str	r2, [r3, #0]
 374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* initialize the ADC_Prescaler member */
 376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 334              		.loc 1 376 0
 335 0190 7B68     		ldr	r3, [r7, #4]
 336 0192 4FF00002 		mov	r2, #0
 337 0196 5A60     		str	r2, [r3, #4]
 377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_DMAAccessMode member */
 379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 338              		.loc 1 379 0
 339 0198 7B68     		ldr	r3, [r7, #4]
 340 019a 4FF00002 		mov	r2, #0
 341 019e 9A60     		str	r2, [r3, #8]
 380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Initialize the ADC_TwoSamplingDelay member */
 382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 342              		.loc 1 382 0
 343 01a0 7B68     		ldr	r3, [r7, #4]
 344 01a2 4FF00002 		mov	r2, #0
 345 01a6 DA60     		str	r2, [r3, #12]
 383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 346              		.loc 1 383 0
 347 01a8 07F10C07 		add	r7, r7, #12
 348 01ac BD46     		mov	sp, r7
 349 01ae 80BC     		pop	{r7}
 350 01b0 7047     		bx	lr
 351              		.cfi_endproc
 352              	.LFE114:
 354 01b2 00BF     		.align	2
 355              		.global	ADC_Cmd
 356              		.thumb
 357              		.thumb_func
 359              	ADC_Cmd:
 360              	.LFB115:
 384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the specified ADC peripheral.
 387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the ADCx peripheral. 
 389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 361              		.loc 1 393 0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 1, uses_anonymous_args = 0
 365              		@ link register save eliminated.
 366 01b4 80B4     		push	{r7}
 367              	.LCFI14:
 368              		.cfi_def_cfa_offset 4
 369              		.cfi_offset 7, -4
 370 01b6 83B0     		sub	sp, sp, #12
 371              	.LCFI15:
 372              		.cfi_def_cfa_offset 16
 373 01b8 00AF     		add	r7, sp, #0
 374              	.LCFI16:
 375              		.cfi_def_cfa_register 7
 376 01ba 7860     		str	r0, [r7, #4]
 377 01bc 0B46     		mov	r3, r1
 378 01be FB70     		strb	r3, [r7, #3]
 394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 379              		.loc 1 397 0
 380 01c0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 381 01c2 002B     		cmp	r3, #0
 382 01c4 06D0     		beq	.L7
 398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the ADON bit to wake up the ADC from power down mode */
 400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 383              		.loc 1 400 0
 384 01c6 7B68     		ldr	r3, [r7, #4]
 385 01c8 9B68     		ldr	r3, [r3, #8]
 386 01ca 43F00102 		orr	r2, r3, #1
 387 01ce 7B68     		ldr	r3, [r7, #4]
 388 01d0 9A60     		str	r2, [r3, #8]
 389 01d2 05E0     		b	.L6
 390              	.L7:
 401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC peripheral */
 405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 391              		.loc 1 405 0
 392 01d4 7B68     		ldr	r3, [r7, #4]
 393 01d6 9B68     		ldr	r3, [r3, #8]
 394 01d8 23F00102 		bic	r2, r3, #1
 395 01dc 7B68     		ldr	r3, [r7, #4]
 396 01de 9A60     		str	r2, [r3, #8]
 397              	.L6:
 406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 398              		.loc 1 407 0
 399 01e0 07F10C07 		add	r7, r7, #12
 400 01e4 BD46     		mov	sp, r7
 401 01e6 80BC     		pop	{r7}
 402 01e8 7047     		bx	lr
 403              		.cfi_endproc
 404              	.LFE115:
 406 01ea 00BF     		.align	2
 407              		.global	ADC_AnalogWatchdogCmd
 408              		.thumb
 409              		.thumb_func
 411              	ADC_AnalogWatchdogCmd:
 412              	.LFB116:
 408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @}
 410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group2 Analog Watchdog configuration functions
 413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief    Analog Watchdog configuration functions 
 414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
 415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim   
 416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
 417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                     Analog Watchdog configuration functions
 418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
 419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provides functions allowing to configure the Analog Watchdog
 421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   (AWD) feature in the ADC.
 422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   A typical configuration Analog Watchdog is done following these steps :
 424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    1. the ADC guarded channel(s) is (are) selected using the 
 425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       ADC_AnalogWatchdogSingleChannelConfig() function.
 426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    2. The Analog watchdog lower and higher threshold are configured using the  
 427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      ADC_AnalogWatchdogThresholdsConfig() function.
 428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    3. The Analog watchdog is enabled and configured to enable the check, on one
 429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       or more channels, using the  ADC_AnalogWatchdogCmd() function.
 430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
 432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the analog watchdog on single/all regular or 
 437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         injected channels
 438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_AnalogWatchdog: the ADC analog watchdog configuration.
 440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         This parameter can be one of the following values:
 441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_SingleRegEnable: Analog watchdog on a single regular channel
 442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_SingleInjecEnable: Analog watchdog on a single injected chan
 443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_SingleRegOrInjecEnable: Analog watchdog on a single regular 
 444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_AllRegEnable: Analog watchdog on all regular channel
 445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_AllInjecEnable: Analog watchdog on all injected channel
 446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and inj
 447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
 448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None	  
 449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
 451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 413              		.loc 1 451 0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 16
 416              		@ frame_needed = 1, uses_anonymous_args = 0
 417              		@ link register save eliminated.
 418 01ec 80B4     		push	{r7}
 419              	.LCFI17:
 420              		.cfi_def_cfa_offset 4
 421              		.cfi_offset 7, -4
 422 01ee 85B0     		sub	sp, sp, #20
 423              	.LCFI18:
 424              		.cfi_def_cfa_offset 24
 425 01f0 00AF     		add	r7, sp, #0
 426              	.LCFI19:
 427              		.cfi_def_cfa_register 7
 428 01f2 7860     		str	r0, [r7, #4]
 429 01f4 3960     		str	r1, [r7, #0]
 452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
 430              		.loc 1 452 0
 431 01f6 4FF00003 		mov	r3, #0
 432 01fa FB60     		str	r3, [r7, #12]
 453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
 456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
 458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR1;
 433              		.loc 1 458 0
 434 01fc 7B68     		ldr	r3, [r7, #4]
 435 01fe 5B68     		ldr	r3, [r3, #4]
 436 0200 FB60     		str	r3, [r7, #12]
 459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear AWDEN, JAWDEN and AWDSGL bits */
 461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg &= CR1_AWDMode_RESET;
 437              		.loc 1 461 0
 438 0202 FB68     		ldr	r3, [r7, #12]
 439 0204 23F44003 		bic	r3, r3, #12582912
 440 0208 23F40073 		bic	r3, r3, #512
 441 020c FB60     		str	r3, [r7, #12]
 462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the analog watchdog enable mode */
 464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg |= ADC_AnalogWatchdog;
 442              		.loc 1 464 0
 443 020e FA68     		ldr	r2, [r7, #12]
 444 0210 3B68     		ldr	r3, [r7, #0]
 445 0212 1343     		orrs	r3, r3, r2
 446 0214 FB60     		str	r3, [r7, #12]
 465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
 467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg;
 447              		.loc 1 467 0
 448 0216 7B68     		ldr	r3, [r7, #4]
 449 0218 FA68     		ldr	r2, [r7, #12]
 450 021a 5A60     		str	r2, [r3, #4]
 468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 451              		.loc 1 468 0
 452 021c 07F11407 		add	r7, r7, #20
 453 0220 BD46     		mov	sp, r7
 454 0222 80BC     		pop	{r7}
 455 0224 7047     		bx	lr
 456              		.cfi_endproc
 457              	.LFE116:
 459 0226 00BF     		.align	2
 460              		.global	ADC_AnalogWatchdogThresholdsConfig
 461              		.thumb
 462              		.thumb_func
 464              	ADC_AnalogWatchdogThresholdsConfig:
 465              	.LFB117:
 469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures the high and low thresholds of the analog watchdog.
 472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  HighThreshold: the ADC analog watchdog High threshold value.
 474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter must be a 12-bit value.
 475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  LowThreshold:  the ADC analog watchdog Low threshold value.
 476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter must be a 12-bit value.
 477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
 480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                                         uint16_t LowThreshold)
 481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 466              		.loc 1 481 0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 8
 469              		@ frame_needed = 1, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 471 0228 80B4     		push	{r7}
 472              	.LCFI20:
 473              		.cfi_def_cfa_offset 4
 474              		.cfi_offset 7, -4
 475 022a 83B0     		sub	sp, sp, #12
 476              	.LCFI21:
 477              		.cfi_def_cfa_offset 16
 478 022c 00AF     		add	r7, sp, #0
 479              	.LCFI22:
 480              		.cfi_def_cfa_register 7
 481 022e 7860     		str	r0, [r7, #4]
 482 0230 1346     		mov	r3, r2
 483 0232 0A46     		mov	r2, r1	@ movhi
 484 0234 7A80     		strh	r2, [r7, #2]	@ movhi
 485 0236 3B80     		strh	r3, [r7, #0]	@ movhi
 482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_THRESHOLD(HighThreshold));
 485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_THRESHOLD(LowThreshold));
 486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the ADCx high threshold */
 488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->HTR = HighThreshold;
 486              		.loc 1 488 0
 487 0238 7A88     		ldrh	r2, [r7, #2]
 488 023a 7B68     		ldr	r3, [r7, #4]
 489 023c 5A62     		str	r2, [r3, #36]
 489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the ADCx low threshold */
 491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->LTR = LowThreshold;
 490              		.loc 1 491 0
 491 023e 3A88     		ldrh	r2, [r7, #0]
 492 0240 7B68     		ldr	r3, [r7, #4]
 493 0242 9A62     		str	r2, [r3, #40]
 492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 494              		.loc 1 492 0
 495 0244 07F10C07 		add	r7, r7, #12
 496 0248 BD46     		mov	sp, r7
 497 024a 80BC     		pop	{r7}
 498 024c 7047     		bx	lr
 499              		.cfi_endproc
 500              	.LFE117:
 502 024e 00BF     		.align	2
 503              		.global	ADC_AnalogWatchdogSingleChannelConfig
 504              		.thumb
 505              		.thumb_func
 507              	ADC_AnalogWatchdogSingleChannelConfig:
 508              	.LFB118:
 493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures the analog watchdog guarded single channel
 496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_Channel: the ADC channel to configure for the analog watchdog. 
 498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
 499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_0: ADC Channel0 selected
 500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_1: ADC Channel1 selected
 501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_2: ADC Channel2 selected
 502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_3: ADC Channel3 selected
 503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_4: ADC Channel4 selected
 504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_5: ADC Channel5 selected
 505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_6: ADC Channel6 selected
 506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_7: ADC Channel7 selected
 507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_8: ADC Channel8 selected
 508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_9: ADC Channel9 selected
 509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_10: ADC Channel10 selected
 510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_11: ADC Channel11 selected
 511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_12: ADC Channel12 selected
 512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_13: ADC Channel13 selected
 513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_14: ADC Channel14 selected
 514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_15: ADC Channel15 selected
 515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_16: ADC Channel16 selected
 516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_17: ADC Channel17 selected
 517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_18: ADC Channel18 selected
 518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
 521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 509              		.loc 1 521 0
 510              		.cfi_startproc
 511              		@ args = 0, pretend = 0, frame = 16
 512              		@ frame_needed = 1, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 514 0250 80B4     		push	{r7}
 515              	.LCFI23:
 516              		.cfi_def_cfa_offset 4
 517              		.cfi_offset 7, -4
 518 0252 85B0     		sub	sp, sp, #20
 519              	.LCFI24:
 520              		.cfi_def_cfa_offset 24
 521 0254 00AF     		add	r7, sp, #0
 522              	.LCFI25:
 523              		.cfi_def_cfa_register 7
 524 0256 7860     		str	r0, [r7, #4]
 525 0258 0B46     		mov	r3, r1
 526 025a FB70     		strb	r3, [r7, #3]
 522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
 527              		.loc 1 522 0
 528 025c 4FF00003 		mov	r3, #0
 529 0260 FB60     		str	r3, [r7, #12]
 523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CHANNEL(ADC_Channel));
 526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
 528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR1;
 530              		.loc 1 528 0
 531 0262 7B68     		ldr	r3, [r7, #4]
 532 0264 5B68     		ldr	r3, [r3, #4]
 533 0266 FB60     		str	r3, [r7, #12]
 529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the Analog watchdog channel select bits */
 531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg &= CR1_AWDCH_RESET;
 534              		.loc 1 531 0
 535 0268 FB68     		ldr	r3, [r7, #12]
 536 026a 23F01F03 		bic	r3, r3, #31
 537 026e FB60     		str	r3, [r7, #12]
 532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the Analog watchdog channel */
 534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg |= ADC_Channel;
 538              		.loc 1 534 0
 539 0270 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 540 0272 FA68     		ldr	r2, [r7, #12]
 541 0274 1343     		orrs	r3, r3, r2
 542 0276 FB60     		str	r3, [r7, #12]
 535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
 537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg;
 543              		.loc 1 537 0
 544 0278 7B68     		ldr	r3, [r7, #4]
 545 027a FA68     		ldr	r2, [r7, #12]
 546 027c 5A60     		str	r2, [r3, #4]
 538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 547              		.loc 1 538 0
 548 027e 07F11407 		add	r7, r7, #20
 549 0282 BD46     		mov	sp, r7
 550 0284 80BC     		pop	{r7}
 551 0286 7047     		bx	lr
 552              		.cfi_endproc
 553              	.LFE118:
 555              		.align	2
 556              		.global	ADC_TempSensorVrefintCmd
 557              		.thumb
 558              		.thumb_func
 560              	ADC_TempSensorVrefintCmd:
 561              	.LFB119:
 539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @}
 541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group3 Temperature Sensor, Vrefint (Voltage Reference internal) 
 544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *            and VBAT (Voltage BATtery) management functions
 545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief   Temperature Sensor, Vrefint and VBAT management functions 
 546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
 547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim   
 548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
 549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                Temperature Sensor, Vrefint and VBAT management functions
 550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
 551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provides functions allowing to enable/ disable the internal 
 553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   connections between the ADC and the Temperature Sensor, the Vrefint and the
 554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Vbat sources.
 555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      
 556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   A typical configuration to get the Temperature sensor and Vrefint channels 
 557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   voltages is done following these steps :
 558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    1. Enable the internal connection of Temperature sensor and Vrefint sources 
 559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       with the ADC channels using ADC_TempSensorVrefintCmd() function. 
 560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    2. Select the ADC_Channel_TempSensor and/or ADC_Channel_Vrefint using 
 561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       ADC_RegularChannelConfig() or  ADC_InjectedChannelConfig() functions 
 562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    3. Get the voltage values, using ADC_GetConversionValue() or  
 563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       ADC_GetInjectedConversionValue().
 564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   A typical configuration to get the VBAT channel voltage is done following 
 566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   these steps :
 567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    1. Enable the internal connection of VBAT source with the ADC channel using 
 568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       ADC_VBATCmd() function. 
 569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    2. Select the ADC_Channel_Vbat using ADC_RegularChannelConfig() or  
 570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       ADC_InjectedChannelConfig() functions 
 571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    3. Get the voltage value, using ADC_GetConversionValue() or  
 572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       ADC_GetInjectedConversionValue().
 573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  
 574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
 575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the temperature sensor and Vrefint channels.
 581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the temperature sensor and Vrefint channels.
 582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
 586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 562              		.loc 1 586 0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 8
 565              		@ frame_needed = 1, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 567 0288 80B4     		push	{r7}
 568              	.LCFI26:
 569              		.cfi_def_cfa_offset 4
 570              		.cfi_offset 7, -4
 571 028a 83B0     		sub	sp, sp, #12
 572              	.LCFI27:
 573              		.cfi_def_cfa_offset 16
 574 028c 00AF     		add	r7, sp, #0
 575              	.LCFI28:
 576              		.cfi_def_cfa_register 7
 577 028e 0346     		mov	r3, r0
 578 0290 FB71     		strb	r3, [r7, #7]
 587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 579              		.loc 1 589 0
 580 0292 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 581 0294 002B     		cmp	r3, #0
 582 0296 0CD0     		beq	.L13
 590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the temperature sensor and Vrefint channel*/
 592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 583              		.loc 1 592 0
 584 0298 4FF40C53 		mov	r3, #8960
 585 029c C4F20103 		movt	r3, 16385
 586 02a0 4FF40C52 		mov	r2, #8960
 587 02a4 C4F20102 		movt	r2, 16385
 588 02a8 5268     		ldr	r2, [r2, #4]
 589 02aa 42F40002 		orr	r2, r2, #8388608
 590 02ae 5A60     		str	r2, [r3, #4]
 591 02b0 0BE0     		b	.L12
 592              	.L13:
 593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the temperature sensor and Vrefint channel*/
 597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 593              		.loc 1 597 0
 594 02b2 4FF40C53 		mov	r3, #8960
 595 02b6 C4F20103 		movt	r3, 16385
 596 02ba 4FF40C52 		mov	r2, #8960
 597 02be C4F20102 		movt	r2, 16385
 598 02c2 5268     		ldr	r2, [r2, #4]
 599 02c4 22F40002 		bic	r2, r2, #8388608
 600 02c8 5A60     		str	r2, [r3, #4]
 601              	.L12:
 598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 602              		.loc 1 599 0
 603 02ca 07F10C07 		add	r7, r7, #12
 604 02ce BD46     		mov	sp, r7
 605 02d0 80BC     		pop	{r7}
 606 02d2 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE119:
 610              		.align	2
 611              		.global	ADC_VBATCmd
 612              		.thumb
 613              		.thumb_func
 615              	ADC_VBATCmd:
 616              	.LFB120:
 600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the VBAT (Voltage Battery) channel.
 603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the VBAT channel.
 604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_VBATCmd(FunctionalState NewState)                             
 608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 617              		.loc 1 608 0
 618              		.cfi_startproc
 619              		@ args = 0, pretend = 0, frame = 8
 620              		@ frame_needed = 1, uses_anonymous_args = 0
 621              		@ link register save eliminated.
 622 02d4 80B4     		push	{r7}
 623              	.LCFI29:
 624              		.cfi_def_cfa_offset 4
 625              		.cfi_offset 7, -4
 626 02d6 83B0     		sub	sp, sp, #12
 627              	.LCFI30:
 628              		.cfi_def_cfa_offset 16
 629 02d8 00AF     		add	r7, sp, #0
 630              	.LCFI31:
 631              		.cfi_def_cfa_register 7
 632 02da 0346     		mov	r3, r0
 633 02dc FB71     		strb	r3, [r7, #7]
 609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 634              		.loc 1 611 0
 635 02de FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 636 02e0 002B     		cmp	r3, #0
 637 02e2 0CD0     		beq	.L16
 612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the VBAT channel*/
 614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 638              		.loc 1 614 0
 639 02e4 4FF40C53 		mov	r3, #8960
 640 02e8 C4F20103 		movt	r3, 16385
 641 02ec 4FF40C52 		mov	r2, #8960
 642 02f0 C4F20102 		movt	r2, 16385
 643 02f4 5268     		ldr	r2, [r2, #4]
 644 02f6 42F48002 		orr	r2, r2, #4194304
 645 02fa 5A60     		str	r2, [r3, #4]
 646 02fc 0BE0     		b	.L15
 647              	.L16:
 615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the VBAT channel*/
 619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 648              		.loc 1 619 0
 649 02fe 4FF40C53 		mov	r3, #8960
 650 0302 C4F20103 		movt	r3, 16385
 651 0306 4FF40C52 		mov	r2, #8960
 652 030a C4F20102 		movt	r2, 16385
 653 030e 5268     		ldr	r2, [r2, #4]
 654 0310 22F48002 		bic	r2, r2, #4194304
 655 0314 5A60     		str	r2, [r3, #4]
 656              	.L15:
 620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 657              		.loc 1 621 0
 658 0316 07F10C07 		add	r7, r7, #12
 659 031a BD46     		mov	sp, r7
 660 031c 80BC     		pop	{r7}
 661 031e 7047     		bx	lr
 662              		.cfi_endproc
 663              	.LFE120:
 665              		.align	2
 666              		.global	ADC_RegularChannelConfig
 667              		.thumb
 668              		.thumb_func
 670              	ADC_RegularChannelConfig:
 671              	.LFB121:
 622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @}
 625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group4 Regular Channels Configuration functions
 628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief   Regular Channels Configuration functions 
 629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
 630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim   
 631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
 632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                   Regular Channels Configuration functions
 633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
 634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provides functions allowing to manage the ADC's regular channels,
 636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   it is composed of 2 sub sections : 
 637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   1. Configuration and management functions for regular channels: This subsection 
 639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      provides functions allowing to configure the ADC regular channels :    
 640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - Configure the rank in the regular group sequencer for each channel
 641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - Configure the sampling time for each channel
 642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - select the conversion Trigger for regular channels
 643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - select the desired EOC event behavior configuration
 644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - Activate the continuous Mode  (*)
 645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - Activate the Discontinuous Mode 
 646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      Please Note that the following features for regular channels are configurated
 647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      using the ADC_Init() function : 
 648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - scan mode activation 
 649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - continuous mode activation (**) 
 650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - External trigger source  
 651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - External trigger edge 
 652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****           - number of conversion in the regular channels group sequencer.
 653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      
 654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      @note (*) and (**) are performing the same configuration
 655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      
 656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   2. Get the conversion data: This subsection provides an important function in 
 657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      the ADC peripheral since it returns the converted data of the current 
 658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      regular channel. When the Conversion value is read, the EOC Flag is 
 659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      automatically cleared.
 660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      
 661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      @note For multi ADC mode, the last ADC1, ADC2 and ADC3 regular conversions 
 662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****            results data (in the selected multi mode) can be returned in the same 
 663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****            time using ADC_GetMultiModeConversionValue() function. 
 664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****        
 665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
 667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
 668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures for the selected ADC regular channel its corresponding
 671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         rank in the sequencer and its sample time.
 672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_Channel: the ADC channel to configure. 
 674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
 675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_0: ADC Channel0 selected
 676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_1: ADC Channel1 selected
 677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_2: ADC Channel2 selected
 678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_3: ADC Channel3 selected
 679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_4: ADC Channel4 selected
 680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_5: ADC Channel5 selected
 681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_6: ADC Channel6 selected
 682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_7: ADC Channel7 selected
 683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_8: ADC Channel8 selected
 684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_9: ADC Channel9 selected
 685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_10: ADC Channel10 selected
 686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_11: ADC Channel11 selected
 687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_12: ADC Channel12 selected
 688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_13: ADC Channel13 selected
 689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_14: ADC Channel14 selected
 690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_15: ADC Channel15 selected
 691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_16: ADC Channel16 selected
 692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_17: ADC Channel17 selected
 693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_18: ADC Channel18 selected                       
 694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  Rank: The rank in the regular group sequencer.
 695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter must be between 1 to 16.
 696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_SampleTime: The sample time value to be set for the selected channel. 
 697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
 698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
 699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
 700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
 701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_56Cycles: Sample time equal to 56 cycles	
 702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_84Cycles: Sample time equal to 84 cycles	
 703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_112Cycles: Sample time equal to 112 cycles	
 704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
 705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
 706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_Sam
 709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 672              		.loc 1 709 0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 16
 675              		@ frame_needed = 1, uses_anonymous_args = 0
 676              		@ link register save eliminated.
 677 0320 80B4     		push	{r7}
 678              	.LCFI32:
 679              		.cfi_def_cfa_offset 4
 680              		.cfi_offset 7, -4
 681 0322 85B0     		sub	sp, sp, #20
 682              	.LCFI33:
 683              		.cfi_def_cfa_offset 24
 684 0324 00AF     		add	r7, sp, #0
 685              	.LCFI34:
 686              		.cfi_def_cfa_register 7
 687 0326 7860     		str	r0, [r7, #4]
 688 0328 F970     		strb	r1, [r7, #3]
 689 032a BA70     		strb	r2, [r7, #2]
 690 032c 7B70     		strb	r3, [r7, #1]
 710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0, tmpreg2 = 0;
 691              		.loc 1 710 0
 692 032e 4FF00003 		mov	r3, #0
 693 0332 FB60     		str	r3, [r7, #12]
 694 0334 4FF00003 		mov	r3, #0
 695 0338 BB60     		str	r3, [r7, #8]
 711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CHANNEL(ADC_Channel));
 714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_REGULAR_RANK(Rank));
 715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
 716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
 718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (ADC_Channel > ADC_Channel_9)
 696              		.loc 1 718 0
 697 033a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 698 033c 092B     		cmp	r3, #9
 699 033e 27D9     		bls	.L19
 719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
 721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR1;
 700              		.loc 1 721 0
 701 0340 7B68     		ldr	r3, [r7, #4]
 702 0342 DB68     		ldr	r3, [r3, #12]
 703 0344 FB60     		str	r3, [r7, #12]
 722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 704              		.loc 1 724 0
 705 0346 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 706 0348 1346     		mov	r3, r2
 707 034a 4FEA4303 		lsl	r3, r3, #1
 708 034e 9B18     		adds	r3, r3, r2
 709 0350 A3F11E03 		sub	r3, r3, #30
 710 0354 4FF00702 		mov	r2, #7
 711 0358 02FA03F3 		lsl	r3, r2, r3
 712 035c BB60     		str	r3, [r7, #8]
 725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 726:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
 727:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 713              		.loc 1 727 0
 714 035e BB68     		ldr	r3, [r7, #8]
 715 0360 6FEA0303 		mvn	r3, r3
 716 0364 FA68     		ldr	r2, [r7, #12]
 717 0366 1340     		ands	r3, r3, r2
 718 0368 FB60     		str	r3, [r7, #12]
 728:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 729:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 730:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 719              		.loc 1 730 0
 720 036a 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 721 036c FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 722 036e 1346     		mov	r3, r2
 723 0370 4FEA4303 		lsl	r3, r3, #1
 724 0374 9B18     		adds	r3, r3, r2
 725 0376 A3F11E03 		sub	r3, r3, #30
 726 037a 01FA03F3 		lsl	r3, r1, r3
 727 037e BB60     		str	r3, [r7, #8]
 731:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 732:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the new sample time */
 733:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 728              		.loc 1 733 0
 729 0380 FA68     		ldr	r2, [r7, #12]
 730 0382 BB68     		ldr	r3, [r7, #8]
 731 0384 1343     		orrs	r3, r3, r2
 732 0386 FB60     		str	r3, [r7, #12]
 734:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 735:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
 736:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SMPR1 = tmpreg1;
 733              		.loc 1 736 0
 734 0388 7B68     		ldr	r3, [r7, #4]
 735 038a FA68     		ldr	r2, [r7, #12]
 736 038c DA60     		str	r2, [r3, #12]
 737 038e 22E0     		b	.L20
 738              	.L19:
 737:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 738:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else /* ADC_Channel include in ADC_Channel_[0..9] */
 739:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 740:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
 741:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR2;
 739              		.loc 1 741 0
 740 0390 7B68     		ldr	r3, [r7, #4]
 741 0392 1B69     		ldr	r3, [r3, #16]
 742 0394 FB60     		str	r3, [r7, #12]
 742:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 743:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 744:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 743              		.loc 1 744 0
 744 0396 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 745 0398 1346     		mov	r3, r2
 746 039a 4FEA4303 		lsl	r3, r3, #1
 747 039e 9B18     		adds	r3, r3, r2
 748 03a0 4FF00702 		mov	r2, #7
 749 03a4 02FA03F3 		lsl	r3, r2, r3
 750 03a8 BB60     		str	r3, [r7, #8]
 745:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 746:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
 747:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 751              		.loc 1 747 0
 752 03aa BB68     		ldr	r3, [r7, #8]
 753 03ac 6FEA0303 		mvn	r3, r3
 754 03b0 FA68     		ldr	r2, [r7, #12]
 755 03b2 1340     		ands	r3, r3, r2
 756 03b4 FB60     		str	r3, [r7, #12]
 748:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 749:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 750:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 757              		.loc 1 750 0
 758 03b6 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 759 03b8 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 760 03ba 1346     		mov	r3, r2
 761 03bc 4FEA4303 		lsl	r3, r3, #1
 762 03c0 9B18     		adds	r3, r3, r2
 763 03c2 01FA03F3 		lsl	r3, r1, r3
 764 03c6 BB60     		str	r3, [r7, #8]
 751:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 752:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the new sample time */
 753:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 765              		.loc 1 753 0
 766 03c8 FA68     		ldr	r2, [r7, #12]
 767 03ca BB68     		ldr	r3, [r7, #8]
 768 03cc 1343     		orrs	r3, r3, r2
 769 03ce FB60     		str	r3, [r7, #12]
 754:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 755:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
 756:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SMPR2 = tmpreg1;
 770              		.loc 1 756 0
 771 03d0 7B68     		ldr	r3, [r7, #4]
 772 03d2 FA68     		ldr	r2, [r7, #12]
 773 03d4 1A61     		str	r2, [r3, #16]
 774              	.L20:
 757:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 758:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* For Rank 1 to 6 */
 759:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (Rank < 7)
 775              		.loc 1 759 0
 776 03d6 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 777 03d8 062B     		cmp	r3, #6
 778 03da 27D8     		bhi	.L21
 760:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 761:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
 762:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SQR3;
 779              		.loc 1 762 0
 780 03dc 7B68     		ldr	r3, [r7, #4]
 781 03de 5B6B     		ldr	r3, [r3, #52]
 782 03e0 FB60     		str	r3, [r7, #12]
 763:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 764:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 765:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 783              		.loc 1 765 0
 784 03e2 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 785 03e4 03F1FF32 		add	r2, r3, #-1
 786 03e8 1346     		mov	r3, r2
 787 03ea 4FEA8303 		lsl	r3, r3, #2
 788 03ee 9B18     		adds	r3, r3, r2
 789 03f0 4FF01F02 		mov	r2, #31
 790 03f4 02FA03F3 		lsl	r3, r2, r3
 791 03f8 BB60     		str	r3, [r7, #8]
 766:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 767:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old SQx bits for the selected rank */
 768:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 792              		.loc 1 768 0
 793 03fa BB68     		ldr	r3, [r7, #8]
 794 03fc 6FEA0303 		mvn	r3, r3
 795 0400 FA68     		ldr	r2, [r7, #12]
 796 0402 1340     		ands	r3, r3, r2
 797 0404 FB60     		str	r3, [r7, #12]
 769:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 770:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 771:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 798              		.loc 1 771 0
 799 0406 F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 800 0408 BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 801 040a 03F1FF32 		add	r2, r3, #-1
 802 040e 1346     		mov	r3, r2
 803 0410 4FEA8303 		lsl	r3, r3, #2
 804 0414 9B18     		adds	r3, r3, r2
 805 0416 01FA03F3 		lsl	r3, r1, r3
 806 041a BB60     		str	r3, [r7, #8]
 772:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 773:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the SQx bits for the selected rank */
 774:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 807              		.loc 1 774 0
 808 041c FA68     		ldr	r2, [r7, #12]
 809 041e BB68     		ldr	r3, [r7, #8]
 810 0420 1343     		orrs	r3, r3, r2
 811 0422 FB60     		str	r3, [r7, #12]
 775:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 776:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
 777:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SQR3 = tmpreg1;
 812              		.loc 1 777 0
 813 0424 7B68     		ldr	r3, [r7, #4]
 814 0426 FA68     		ldr	r2, [r7, #12]
 815 0428 5A63     		str	r2, [r3, #52]
 816 042a 51E0     		b	.L18
 817              	.L21:
 778:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 779:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* For Rank 7 to 12 */
 780:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else if (Rank < 13)
 818              		.loc 1 780 0
 819 042c BB78     		ldrb	r3, [r7, #2]	@ zero_extendqisi2
 820 042e 0C2B     		cmp	r3, #12
 821 0430 27D8     		bhi	.L23
 781:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 782:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
 783:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SQR2;
 822              		.loc 1 783 0
 823 0432 7B68     		ldr	r3, [r7, #4]
 824 0434 1B6B     		ldr	r3, [r3, #48]
 825 0436 FB60     		str	r3, [r7, #12]
 784:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 785:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 786:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 826              		.loc 1 786 0
 827 0438 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 828 043a 1346     		mov	r3, r2
 829 043c 4FEA8303 		lsl	r3, r3, #2
 830 0440 9B18     		adds	r3, r3, r2
 831 0442 A3F12303 		sub	r3, r3, #35
 832 0446 4FF01F02 		mov	r2, #31
 833 044a 02FA03F3 		lsl	r3, r2, r3
 834 044e BB60     		str	r3, [r7, #8]
 787:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 788:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old SQx bits for the selected rank */
 789:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 835              		.loc 1 789 0
 836 0450 BB68     		ldr	r3, [r7, #8]
 837 0452 6FEA0303 		mvn	r3, r3
 838 0456 FA68     		ldr	r2, [r7, #12]
 839 0458 1340     		ands	r3, r3, r2
 840 045a FB60     		str	r3, [r7, #12]
 790:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 791:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 792:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 841              		.loc 1 792 0
 842 045c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 843 045e BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 844 0460 1346     		mov	r3, r2
 845 0462 4FEA8303 		lsl	r3, r3, #2
 846 0466 9B18     		adds	r3, r3, r2
 847 0468 A3F12303 		sub	r3, r3, #35
 848 046c 01FA03F3 		lsl	r3, r1, r3
 849 0470 BB60     		str	r3, [r7, #8]
 793:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 794:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the SQx bits for the selected rank */
 795:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 850              		.loc 1 795 0
 851 0472 FA68     		ldr	r2, [r7, #12]
 852 0474 BB68     		ldr	r3, [r7, #8]
 853 0476 1343     		orrs	r3, r3, r2
 854 0478 FB60     		str	r3, [r7, #12]
 796:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 797:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
 798:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SQR2 = tmpreg1;
 855              		.loc 1 798 0
 856 047a 7B68     		ldr	r3, [r7, #4]
 857 047c FA68     		ldr	r2, [r7, #12]
 858 047e 1A63     		str	r2, [r3, #48]
 859 0480 26E0     		b	.L18
 860              	.L23:
 799:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 800:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* For Rank 13 to 16 */
 801:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 802:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 803:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
 804:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SQR1;
 861              		.loc 1 804 0
 862 0482 7B68     		ldr	r3, [r7, #4]
 863 0484 DB6A     		ldr	r3, [r3, #44]
 864 0486 FB60     		str	r3, [r7, #12]
 805:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 806:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
 807:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 865              		.loc 1 807 0
 866 0488 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 867 048a 1346     		mov	r3, r2
 868 048c 4FEA8303 		lsl	r3, r3, #2
 869 0490 9B18     		adds	r3, r3, r2
 870 0492 A3F14103 		sub	r3, r3, #65
 871 0496 4FF01F02 		mov	r2, #31
 872 049a 02FA03F3 		lsl	r3, r2, r3
 873 049e BB60     		str	r3, [r7, #8]
 808:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 809:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old SQx bits for the selected rank */
 810:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 874              		.loc 1 810 0
 875 04a0 BB68     		ldr	r3, [r7, #8]
 876 04a2 6FEA0303 		mvn	r3, r3
 877 04a6 FA68     		ldr	r2, [r7, #12]
 878 04a8 1340     		ands	r3, r3, r2
 879 04aa FB60     		str	r3, [r7, #12]
 811:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 812:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
 813:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 880              		.loc 1 813 0
 881 04ac F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 882 04ae BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 883 04b0 1346     		mov	r3, r2
 884 04b2 4FEA8303 		lsl	r3, r3, #2
 885 04b6 9B18     		adds	r3, r3, r2
 886 04b8 A3F14103 		sub	r3, r3, #65
 887 04bc 01FA03F3 		lsl	r3, r1, r3
 888 04c0 BB60     		str	r3, [r7, #8]
 814:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 815:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the SQx bits for the selected rank */
 816:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 889              		.loc 1 816 0
 890 04c2 FA68     		ldr	r2, [r7, #12]
 891 04c4 BB68     		ldr	r3, [r7, #8]
 892 04c6 1343     		orrs	r3, r3, r2
 893 04c8 FB60     		str	r3, [r7, #12]
 817:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
 818:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
 819:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SQR1 = tmpreg1;
 894              		.loc 1 819 0
 895 04ca 7B68     		ldr	r3, [r7, #4]
 896 04cc FA68     		ldr	r2, [r7, #12]
 897 04ce DA62     		str	r2, [r3, #44]
 898              	.L18:
 820:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 821:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 899              		.loc 1 821 0
 900 04d0 07F11407 		add	r7, r7, #20
 901 04d4 BD46     		mov	sp, r7
 902 04d6 80BC     		pop	{r7}
 903 04d8 7047     		bx	lr
 904              		.cfi_endproc
 905              	.LFE121:
 907 04da 00BF     		.align	2
 908              		.global	ADC_SoftwareStartConv
 909              		.thumb
 910              		.thumb_func
 912              	ADC_SoftwareStartConv:
 913              	.LFB122:
 822:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 823:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 824:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables the selected ADC software start conversion of the regular channels.
 825:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 826:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 827:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 828:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
 829:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 914              		.loc 1 829 0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 8
 917              		@ frame_needed = 1, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 919 04dc 80B4     		push	{r7}
 920              	.LCFI35:
 921              		.cfi_def_cfa_offset 4
 922              		.cfi_offset 7, -4
 923 04de 83B0     		sub	sp, sp, #12
 924              	.LCFI36:
 925              		.cfi_def_cfa_offset 16
 926 04e0 00AF     		add	r7, sp, #0
 927              	.LCFI37:
 928              		.cfi_def_cfa_register 7
 929 04e2 7860     		str	r0, [r7, #4]
 830:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 831:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 832:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 833:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Enable the selected ADC conversion for regular group */
 834:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 930              		.loc 1 834 0
 931 04e4 7B68     		ldr	r3, [r7, #4]
 932 04e6 9B68     		ldr	r3, [r3, #8]
 933 04e8 43F08042 		orr	r2, r3, #1073741824
 934 04ec 7B68     		ldr	r3, [r7, #4]
 935 04ee 9A60     		str	r2, [r3, #8]
 835:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 936              		.loc 1 835 0
 937 04f0 07F10C07 		add	r7, r7, #12
 938 04f4 BD46     		mov	sp, r7
 939 04f6 80BC     		pop	{r7}
 940 04f8 7047     		bx	lr
 941              		.cfi_endproc
 942              	.LFE122:
 944 04fa 00BF     		.align	2
 945              		.global	ADC_GetSoftwareStartConvStatus
 946              		.thumb
 947              		.thumb_func
 949              	ADC_GetSoftwareStartConvStatus:
 950              	.LFB123:
 836:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 837:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 838:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Gets the selected ADC Software start regular conversion Status.
 839:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 840:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The new state of ADC software start conversion (SET or RESET).
 841:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 842:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
 843:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 951              		.loc 1 843 0
 952              		.cfi_startproc
 953              		@ args = 0, pretend = 0, frame = 16
 954              		@ frame_needed = 1, uses_anonymous_args = 0
 955              		@ link register save eliminated.
 956 04fc 80B4     		push	{r7}
 957              	.LCFI38:
 958              		.cfi_def_cfa_offset 4
 959              		.cfi_offset 7, -4
 960 04fe 85B0     		sub	sp, sp, #20
 961              	.LCFI39:
 962              		.cfi_def_cfa_offset 24
 963 0500 00AF     		add	r7, sp, #0
 964              	.LCFI40:
 965              		.cfi_def_cfa_register 7
 966 0502 7860     		str	r0, [r7, #4]
 844:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   FlagStatus bitstatus = RESET;
 967              		.loc 1 844 0
 968 0504 4FF00003 		mov	r3, #0
 969 0508 FB73     		strb	r3, [r7, #15]
 845:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 846:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 847:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 848:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the status of SWSTART bit */
 849:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 970              		.loc 1 849 0
 971 050a 7B68     		ldr	r3, [r7, #4]
 972 050c 9B68     		ldr	r3, [r3, #8]
 973 050e 03F48003 		and	r3, r3, #4194304
 974 0512 002B     		cmp	r3, #0
 975 0514 03D0     		beq	.L26
 850:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 851:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* SWSTART bit is set */
 852:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = SET;
 976              		.loc 1 852 0
 977 0516 4FF00103 		mov	r3, #1
 978 051a FB73     		strb	r3, [r7, #15]
 979 051c 02E0     		b	.L27
 980              	.L26:
 853:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 854:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 855:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 856:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* SWSTART bit is reset */
 857:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 981              		.loc 1 857 0
 982 051e 4FF00003 		mov	r3, #0
 983 0522 FB73     		strb	r3, [r7, #15]
 984              	.L27:
 858:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 859:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 860:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Return the SWSTART bit status */
 861:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return  bitstatus;
 985              		.loc 1 861 0
 986 0524 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 862:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 987              		.loc 1 862 0
 988 0526 1846     		mov	r0, r3
 989 0528 07F11407 		add	r7, r7, #20
 990 052c BD46     		mov	sp, r7
 991 052e 80BC     		pop	{r7}
 992 0530 7047     		bx	lr
 993              		.cfi_endproc
 994              	.LFE123:
 996 0532 00BF     		.align	2
 997              		.global	ADC_EOCOnEachRegularChannelCmd
 998              		.thumb
 999              		.thumb_func
 1001              	ADC_EOCOnEachRegularChannelCmd:
 1002              	.LFB124:
 863:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 864:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 865:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 866:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the EOC on each regular channel conversion
 867:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 868:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC EOC flag rising
 869:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 870:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 871:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 872:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 873:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1003              		.loc 1 873 0
 1004              		.cfi_startproc
 1005              		@ args = 0, pretend = 0, frame = 8
 1006              		@ frame_needed = 1, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 1008 0534 80B4     		push	{r7}
 1009              	.LCFI41:
 1010              		.cfi_def_cfa_offset 4
 1011              		.cfi_offset 7, -4
 1012 0536 83B0     		sub	sp, sp, #12
 1013              	.LCFI42:
 1014              		.cfi_def_cfa_offset 16
 1015 0538 00AF     		add	r7, sp, #0
 1016              	.LCFI43:
 1017              		.cfi_def_cfa_register 7
 1018 053a 7860     		str	r0, [r7, #4]
 1019 053c 0B46     		mov	r3, r1
 1020 053e FB70     		strb	r3, [r7, #3]
 874:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 875:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 876:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 877:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 878:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1021              		.loc 1 878 0
 1022 0540 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1023 0542 002B     		cmp	r3, #0
 1024 0544 06D0     		beq	.L29
 879:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 880:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC EOC rising on each regular channel conversion */
 881:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 1025              		.loc 1 881 0
 1026 0546 7B68     		ldr	r3, [r7, #4]
 1027 0548 9B68     		ldr	r3, [r3, #8]
 1028 054a 43F48062 		orr	r2, r3, #1024
 1029 054e 7B68     		ldr	r3, [r7, #4]
 1030 0550 9A60     		str	r2, [r3, #8]
 1031 0552 05E0     		b	.L28
 1032              	.L29:
 882:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 883:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 884:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 885:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC EOC rising on each regular channel conversion */
 886:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 1033              		.loc 1 886 0
 1034 0554 7B68     		ldr	r3, [r7, #4]
 1035 0556 9B68     		ldr	r3, [r3, #8]
 1036 0558 23F48062 		bic	r2, r3, #1024
 1037 055c 7B68     		ldr	r3, [r7, #4]
 1038 055e 9A60     		str	r2, [r3, #8]
 1039              	.L28:
 887:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 888:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1040              		.loc 1 888 0
 1041 0560 07F10C07 		add	r7, r7, #12
 1042 0564 BD46     		mov	sp, r7
 1043 0566 80BC     		pop	{r7}
 1044 0568 7047     		bx	lr
 1045              		.cfi_endproc
 1046              	.LFE124:
 1048 056a 00BF     		.align	2
 1049              		.global	ADC_ContinuousModeCmd
 1050              		.thumb
 1051              		.thumb_func
 1053              	ADC_ContinuousModeCmd:
 1054              	.LFB125:
 889:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 890:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 891:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the ADC continuous conversion mode 
 892:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 893:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC continuous conversion mode
 894:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 895:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 896:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 897:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 898:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1055              		.loc 1 898 0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 8
 1058              		@ frame_needed = 1, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
 1060 056c 80B4     		push	{r7}
 1061              	.LCFI44:
 1062              		.cfi_def_cfa_offset 4
 1063              		.cfi_offset 7, -4
 1064 056e 83B0     		sub	sp, sp, #12
 1065              	.LCFI45:
 1066              		.cfi_def_cfa_offset 16
 1067 0570 00AF     		add	r7, sp, #0
 1068              	.LCFI46:
 1069              		.cfi_def_cfa_register 7
 1070 0572 7860     		str	r0, [r7, #4]
 1071 0574 0B46     		mov	r3, r1
 1072 0576 FB70     		strb	r3, [r7, #3]
 899:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 900:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 901:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 902:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 903:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1073              		.loc 1 903 0
 1074 0578 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1075 057a 002B     		cmp	r3, #0
 1076 057c 06D0     		beq	.L32
 904:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 905:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC continuous conversion mode */
 906:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 1077              		.loc 1 906 0
 1078 057e 7B68     		ldr	r3, [r7, #4]
 1079 0580 9B68     		ldr	r3, [r3, #8]
 1080 0582 43F00202 		orr	r2, r3, #2
 1081 0586 7B68     		ldr	r3, [r7, #4]
 1082 0588 9A60     		str	r2, [r3, #8]
 1083 058a 05E0     		b	.L31
 1084              	.L32:
 907:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 908:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 909:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 910:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC continuous conversion mode */
 911:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 1085              		.loc 1 911 0
 1086 058c 7B68     		ldr	r3, [r7, #4]
 1087 058e 9B68     		ldr	r3, [r3, #8]
 1088 0590 23F00202 		bic	r2, r3, #2
 1089 0594 7B68     		ldr	r3, [r7, #4]
 1090 0596 9A60     		str	r2, [r3, #8]
 1091              	.L31:
 912:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 913:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1092              		.loc 1 913 0
 1093 0598 07F10C07 		add	r7, r7, #12
 1094 059c BD46     		mov	sp, r7
 1095 059e 80BC     		pop	{r7}
 1096 05a0 7047     		bx	lr
 1097              		.cfi_endproc
 1098              	.LFE125:
 1100 05a2 00BF     		.align	2
 1101              		.global	ADC_DiscModeChannelCountConfig
 1102              		.thumb
 1103              		.thumb_func
 1105              	ADC_DiscModeChannelCountConfig:
 1106              	.LFB126:
 914:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 915:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 916:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures the discontinuous mode for the selected ADC regular group 
 917:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         channel.
 918:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 919:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  Number: specifies the discontinuous mode regular channel count value.
 920:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This number must be between 1 and 8.
 921:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 922:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 923:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
 924:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1107              		.loc 1 924 0
 1108              		.cfi_startproc
 1109              		@ args = 0, pretend = 0, frame = 16
 1110              		@ frame_needed = 1, uses_anonymous_args = 0
 1111              		@ link register save eliminated.
 1112 05a4 80B4     		push	{r7}
 1113              	.LCFI47:
 1114              		.cfi_def_cfa_offset 4
 1115              		.cfi_offset 7, -4
 1116 05a6 85B0     		sub	sp, sp, #20
 1117              	.LCFI48:
 1118              		.cfi_def_cfa_offset 24
 1119 05a8 00AF     		add	r7, sp, #0
 1120              	.LCFI49:
 1121              		.cfi_def_cfa_register 7
 1122 05aa 7860     		str	r0, [r7, #4]
 1123 05ac 0B46     		mov	r3, r1
 1124 05ae FB70     		strb	r3, [r7, #3]
 925:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
 1125              		.loc 1 925 0
 1126 05b0 4FF00003 		mov	r3, #0
 1127 05b4 FB60     		str	r3, [r7, #12]
 926:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg2 = 0;
 1128              		.loc 1 926 0
 1129 05b6 4FF00003 		mov	r3, #0
 1130 05ba BB60     		str	r3, [r7, #8]
 927:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 928:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 929:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 930:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
 931:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 932:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
 933:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->CR1;
 1131              		.loc 1 933 0
 1132 05bc 7B68     		ldr	r3, [r7, #4]
 1133 05be 5B68     		ldr	r3, [r3, #4]
 1134 05c0 FB60     		str	r3, [r7, #12]
 934:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 935:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the old discontinuous mode channel count */
 936:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= CR1_DISCNUM_RESET;
 1135              		.loc 1 936 0
 1136 05c2 FB68     		ldr	r3, [r7, #12]
 1137 05c4 23F46043 		bic	r3, r3, #57344
 1138 05c8 FB60     		str	r3, [r7, #12]
 937:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 938:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the discontinuous mode channel count */
 939:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg2 = Number - 1;
 1139              		.loc 1 939 0
 1140 05ca FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1141 05cc 03F1FF33 		add	r3, r3, #-1
 1142 05d0 BB60     		str	r3, [r7, #8]
 940:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= tmpreg2 << 13;
 1143              		.loc 1 940 0
 1144 05d2 BB68     		ldr	r3, [r7, #8]
 1145 05d4 4FEA4333 		lsl	r3, r3, #13
 1146 05d8 FA68     		ldr	r2, [r7, #12]
 1147 05da 1343     		orrs	r3, r3, r2
 1148 05dc FB60     		str	r3, [r7, #12]
 941:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 942:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
 943:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR1 = tmpreg1;
 1149              		.loc 1 943 0
 1150 05de 7B68     		ldr	r3, [r7, #4]
 1151 05e0 FA68     		ldr	r2, [r7, #12]
 1152 05e2 5A60     		str	r2, [r3, #4]
 944:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1153              		.loc 1 944 0
 1154 05e4 07F11407 		add	r7, r7, #20
 1155 05e8 BD46     		mov	sp, r7
 1156 05ea 80BC     		pop	{r7}
 1157 05ec 7047     		bx	lr
 1158              		.cfi_endproc
 1159              	.LFE126:
 1161 05ee 00BF     		.align	2
 1162              		.global	ADC_DiscModeCmd
 1163              		.thumb
 1164              		.thumb_func
 1166              	ADC_DiscModeCmd:
 1167              	.LFB127:
 945:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 946:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 947:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the discontinuous mode on regular group channel 
 948:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         for the specified ADC
 949:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 950:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC discontinuous mode on 
 951:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         regular group channel.
 952:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
 953:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
 954:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 955:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
 956:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1168              		.loc 1 956 0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 8
 1171              		@ frame_needed = 1, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 1173 05f0 80B4     		push	{r7}
 1174              	.LCFI50:
 1175              		.cfi_def_cfa_offset 4
 1176              		.cfi_offset 7, -4
 1177 05f2 83B0     		sub	sp, sp, #12
 1178              	.LCFI51:
 1179              		.cfi_def_cfa_offset 16
 1180 05f4 00AF     		add	r7, sp, #0
 1181              	.LCFI52:
 1182              		.cfi_def_cfa_register 7
 1183 05f6 7860     		str	r0, [r7, #4]
 1184 05f8 0B46     		mov	r3, r1
 1185 05fa FB70     		strb	r3, [r7, #3]
 957:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 958:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 959:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 960:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 961:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1186              		.loc 1 961 0
 1187 05fc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1188 05fe 002B     		cmp	r3, #0
 1189 0600 06D0     		beq	.L36
 962:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 963:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC regular discontinuous mode */
 964:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 1190              		.loc 1 964 0
 1191 0602 7B68     		ldr	r3, [r7, #4]
 1192 0604 5B68     		ldr	r3, [r3, #4]
 1193 0606 43F40062 		orr	r2, r3, #2048
 1194 060a 7B68     		ldr	r3, [r7, #4]
 1195 060c 5A60     		str	r2, [r3, #4]
 1196 060e 05E0     		b	.L35
 1197              	.L36:
 965:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 966:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
 967:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
 968:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC regular discontinuous mode */
 969:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 1198              		.loc 1 969 0
 1199 0610 7B68     		ldr	r3, [r7, #4]
 1200 0612 5B68     		ldr	r3, [r3, #4]
 1201 0614 23F40062 		bic	r2, r3, #2048
 1202 0618 7B68     		ldr	r3, [r7, #4]
 1203 061a 5A60     		str	r2, [r3, #4]
 1204              	.L35:
 970:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
 971:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1205              		.loc 1 971 0
 1206 061c 07F10C07 		add	r7, r7, #12
 1207 0620 BD46     		mov	sp, r7
 1208 0622 80BC     		pop	{r7}
 1209 0624 7047     		bx	lr
 1210              		.cfi_endproc
 1211              	.LFE127:
 1213 0626 00BF     		.align	2
 1214              		.global	ADC_GetConversionValue
 1215              		.thumb
 1216              		.thumb_func
 1218              	ADC_GetConversionValue:
 1219              	.LFB128:
 972:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 973:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 974:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Returns the last ADCx conversion result data for regular channel.
 975:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
 976:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The Data conversion value.
 977:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 978:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
 979:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1220              		.loc 1 979 0
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 8
 1223              		@ frame_needed = 1, uses_anonymous_args = 0
 1224              		@ link register save eliminated.
 1225 0628 80B4     		push	{r7}
 1226              	.LCFI53:
 1227              		.cfi_def_cfa_offset 4
 1228              		.cfi_offset 7, -4
 1229 062a 83B0     		sub	sp, sp, #12
 1230              	.LCFI54:
 1231              		.cfi_def_cfa_offset 16
 1232 062c 00AF     		add	r7, sp, #0
 1233              	.LCFI55:
 1234              		.cfi_def_cfa_register 7
 1235 062e 7860     		str	r0, [r7, #4]
 980:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
 981:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
 982:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
 983:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Return the selected ADC conversion value */
 984:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return (uint16_t) ADCx->DR;
 1236              		.loc 1 984 0
 1237 0630 7B68     		ldr	r3, [r7, #4]
 1238 0632 DB6C     		ldr	r3, [r3, #76]
 1239 0634 9BB2     		uxth	r3, r3
 985:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1240              		.loc 1 985 0
 1241 0636 1846     		mov	r0, r3
 1242 0638 07F10C07 		add	r7, r7, #12
 1243 063c BD46     		mov	sp, r7
 1244 063e 80BC     		pop	{r7}
 1245 0640 7047     		bx	lr
 1246              		.cfi_endproc
 1247              	.LFE128:
 1249 0642 00BF     		.align	2
 1250              		.global	ADC_GetMultiModeConversionValue
 1251              		.thumb
 1252              		.thumb_func
 1254              	ADC_GetMultiModeConversionValue:
 1255              	.LFB129:
 986:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
 987:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
 988:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Returns the last ADC1, ADC2 and ADC3 regular conversions results 
 989:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         data in the selected multi mode.
 990:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  None  
 991:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The Data conversion value.
 992:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @note   In dual mode, the value returned by this function is as following
 993:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           Data[15:0] : these bits contain the regular data of ADC1.
 994:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           Data[31:16]: these bits contain the regular data of ADC2.
 995:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @note   In triple mode, the value returned by this function is as following
 996:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           Data[15:0] : these bits contain alternatively the regular data of ADC1, ADC3 and ADC2
 997:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3
 998:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
 999:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** uint32_t ADC_GetMultiModeConversionValue(void)
1000:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1256              		.loc 1 1000 0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 1, uses_anonymous_args = 0
 1260              		@ link register save eliminated.
 1261 0644 80B4     		push	{r7}
 1262              	.LCFI56:
 1263              		.cfi_def_cfa_offset 4
 1264              		.cfi_offset 7, -4
 1265 0646 00AF     		add	r7, sp, #0
 1266              	.LCFI57:
 1267              		.cfi_def_cfa_register 7
1001:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Return the multi mode conversion value */
1002:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return (*(__IO uint32_t *) CDR_ADDRESS);
 1268              		.loc 1 1002 0
 1269 0648 42F20833 		movw	r3, #8968
 1270 064c C4F20103 		movt	r3, 16385
 1271 0650 1B68     		ldr	r3, [r3, #0]
1003:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1272              		.loc 1 1003 0
 1273 0652 1846     		mov	r0, r3
 1274 0654 BD46     		mov	sp, r7
 1275 0656 80BC     		pop	{r7}
 1276 0658 7047     		bx	lr
 1277              		.cfi_endproc
 1278              	.LFE129:
 1280 065a 00BF     		.align	2
 1281              		.global	ADC_DMACmd
 1282              		.thumb
 1283              		.thumb_func
 1285              	ADC_DMACmd:
 1286              	.LFB130:
1004:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1005:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @}
1006:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1007:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1008:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group5 Regular Channels DMA Configuration functions
1009:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief   Regular Channels DMA Configuration functions 
1010:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
1011:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim   
1012:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
1013:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                    Regular Channels DMA Configuration functions
1014:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
1015:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1016:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provides functions allowing to configure the DMA for ADC regular 
1017:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   channels.
1018:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Since converted regular channel values are stored into a unique data register, 
1019:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   it is useful to use DMA for conversion of more than one regular channel. This 
1020:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   avoids the loss of the data already stored in the ADC Data register. 
1021:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1022:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   When the DMA mode is enabled (using the ADC_DMACmd() function), after each
1023:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   conversion of a regular channel, a DMA request is generated.
1024:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1025:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Depending on the "DMA disable selection for Independent ADC mode" 
1026:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   configuration (using the ADC_DMARequestAfterLastTransferCmd() function), 
1027:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   at the end of the last DMA transfer, two possibilities are allowed:
1028:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   - No new DMA request is issued to the DMA controller (feature DISABLED) 
1029:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   - Requests can continue to be generated (feature ENABLED).
1030:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1031:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Depending on the "DMA disable selection for multi ADC mode" configuration 
1032:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   (using the void ADC_MultiModeDMARequestAfterLastTransferCmd() function), 
1033:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   at the end of the last DMA transfer, two possibilities are allowed:
1034:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   - No new DMA request is issued to the DMA controller (feature DISABLED) 
1035:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   - Requests can continue to be generated (feature ENABLED).
1036:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1037:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
1038:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
1039:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1040:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1041:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  /**
1042:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the specified ADC DMA request.
1043:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1044:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC DMA transfer.
1045:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1046:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1047:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1048:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1049:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1287              		.loc 1 1049 0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 8
 1290              		@ frame_needed = 1, uses_anonymous_args = 0
 1291              		@ link register save eliminated.
 1292 065c 80B4     		push	{r7}
 1293              	.LCFI58:
 1294              		.cfi_def_cfa_offset 4
 1295              		.cfi_offset 7, -4
 1296 065e 83B0     		sub	sp, sp, #12
 1297              	.LCFI59:
 1298              		.cfi_def_cfa_offset 16
 1299 0660 00AF     		add	r7, sp, #0
 1300              	.LCFI60:
 1301              		.cfi_def_cfa_register 7
 1302 0662 7860     		str	r0, [r7, #4]
 1303 0664 0B46     		mov	r3, r1
 1304 0666 FB70     		strb	r3, [r7, #3]
1050:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1051:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1052:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1053:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1305              		.loc 1 1053 0
 1306 0668 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1307 066a 002B     		cmp	r3, #0
 1308 066c 06D0     		beq	.L41
1054:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1055:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC DMA request */
1056:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 1309              		.loc 1 1056 0
 1310 066e 7B68     		ldr	r3, [r7, #4]
 1311 0670 9B68     		ldr	r3, [r3, #8]
 1312 0672 43F48072 		orr	r2, r3, #256
 1313 0676 7B68     		ldr	r3, [r7, #4]
 1314 0678 9A60     		str	r2, [r3, #8]
 1315 067a 05E0     		b	.L40
 1316              	.L41:
1057:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1058:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1059:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1060:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC DMA request */
1061:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 1317              		.loc 1 1061 0
 1318 067c 7B68     		ldr	r3, [r7, #4]
 1319 067e 9B68     		ldr	r3, [r3, #8]
 1320 0680 23F48072 		bic	r2, r3, #256
 1321 0684 7B68     		ldr	r3, [r7, #4]
 1322 0686 9A60     		str	r2, [r3, #8]
 1323              	.L40:
1062:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1063:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1324              		.loc 1 1063 0
 1325 0688 07F10C07 		add	r7, r7, #12
 1326 068c BD46     		mov	sp, r7
 1327 068e 80BC     		pop	{r7}
 1328 0690 7047     		bx	lr
 1329              		.cfi_endproc
 1330              	.LFE130:
 1332 0692 00BF     		.align	2
 1333              		.global	ADC_DMARequestAfterLastTransferCmd
 1334              		.thumb
 1335              		.thumb_func
 1337              	ADC_DMARequestAfterLastTransferCmd:
 1338              	.LFB131:
1064:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1065:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1066:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the ADC DMA request after last transfer (Single-ADC mode)  
1067:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1068:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC DMA request after last transfer.
1069:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1070:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1071:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1072:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1073:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1339              		.loc 1 1073 0
 1340              		.cfi_startproc
 1341              		@ args = 0, pretend = 0, frame = 8
 1342              		@ frame_needed = 1, uses_anonymous_args = 0
 1343              		@ link register save eliminated.
 1344 0694 80B4     		push	{r7}
 1345              	.LCFI61:
 1346              		.cfi_def_cfa_offset 4
 1347              		.cfi_offset 7, -4
 1348 0696 83B0     		sub	sp, sp, #12
 1349              	.LCFI62:
 1350              		.cfi_def_cfa_offset 16
 1351 0698 00AF     		add	r7, sp, #0
 1352              	.LCFI63:
 1353              		.cfi_def_cfa_register 7
 1354 069a 7860     		str	r0, [r7, #4]
 1355 069c 0B46     		mov	r3, r1
 1356 069e FB70     		strb	r3, [r7, #3]
1074:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1075:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1076:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1077:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1357              		.loc 1 1077 0
 1358 06a0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1359 06a2 002B     		cmp	r3, #0
 1360 06a4 06D0     		beq	.L44
1078:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1079:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC DMA request after last transfer */
1080:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 1361              		.loc 1 1080 0
 1362 06a6 7B68     		ldr	r3, [r7, #4]
 1363 06a8 9B68     		ldr	r3, [r3, #8]
 1364 06aa 43F40072 		orr	r2, r3, #512
 1365 06ae 7B68     		ldr	r3, [r7, #4]
 1366 06b0 9A60     		str	r2, [r3, #8]
 1367 06b2 05E0     		b	.L43
 1368              	.L44:
1081:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1082:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1083:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1084:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC DMA request after last transfer */
1085:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 1369              		.loc 1 1085 0
 1370 06b4 7B68     		ldr	r3, [r7, #4]
 1371 06b6 9B68     		ldr	r3, [r3, #8]
 1372 06b8 23F40072 		bic	r2, r3, #512
 1373 06bc 7B68     		ldr	r3, [r7, #4]
 1374 06be 9A60     		str	r2, [r3, #8]
 1375              	.L43:
1086:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1087:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1376              		.loc 1 1087 0
 1377 06c0 07F10C07 		add	r7, r7, #12
 1378 06c4 BD46     		mov	sp, r7
 1379 06c6 80BC     		pop	{r7}
 1380 06c8 7047     		bx	lr
 1381              		.cfi_endproc
 1382              	.LFE131:
 1384 06ca 00BF     		.align	2
 1385              		.global	ADC_MultiModeDMARequestAfterLastTransferCmd
 1386              		.thumb
 1387              		.thumb_func
 1389              	ADC_MultiModeDMARequestAfterLastTransferCmd:
 1390              	.LFB132:
1088:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1089:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1090:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the ADC DMA request after last transfer in multi ADC mode       
1091:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC DMA request after last transfer.
1092:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1093:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @note   if Enabled, DMA requests are issued as long as data are converted and 
1094:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         DMA mode for multi ADC mode (selected using ADC_CommonInit() function 
1095:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
1096:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
1097:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1098:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1099:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
1100:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1391              		.loc 1 1100 0
 1392              		.cfi_startproc
 1393              		@ args = 0, pretend = 0, frame = 8
 1394              		@ frame_needed = 1, uses_anonymous_args = 0
 1395              		@ link register save eliminated.
 1396 06cc 80B4     		push	{r7}
 1397              	.LCFI64:
 1398              		.cfi_def_cfa_offset 4
 1399              		.cfi_offset 7, -4
 1400 06ce 83B0     		sub	sp, sp, #12
 1401              	.LCFI65:
 1402              		.cfi_def_cfa_offset 16
 1403 06d0 00AF     		add	r7, sp, #0
 1404              	.LCFI66:
 1405              		.cfi_def_cfa_register 7
 1406 06d2 0346     		mov	r3, r0
 1407 06d4 FB71     		strb	r3, [r7, #7]
1101:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1102:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1103:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1408              		.loc 1 1103 0
 1409 06d6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1410 06d8 002B     		cmp	r3, #0
 1411 06da 0CD0     		beq	.L47
1104:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1105:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC DMA request after last transfer */
1106:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 1412              		.loc 1 1106 0
 1413 06dc 4FF40C53 		mov	r3, #8960
 1414 06e0 C4F20103 		movt	r3, 16385
 1415 06e4 4FF40C52 		mov	r2, #8960
 1416 06e8 C4F20102 		movt	r2, 16385
 1417 06ec 5268     		ldr	r2, [r2, #4]
 1418 06ee 42F40052 		orr	r2, r2, #8192
 1419 06f2 5A60     		str	r2, [r3, #4]
 1420 06f4 0BE0     		b	.L46
 1421              	.L47:
1107:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1108:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1109:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1110:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC DMA request after last transfer */
1111:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 1422              		.loc 1 1111 0
 1423 06f6 4FF40C53 		mov	r3, #8960
 1424 06fa C4F20103 		movt	r3, 16385
 1425 06fe 4FF40C52 		mov	r2, #8960
 1426 0702 C4F20102 		movt	r2, 16385
 1427 0706 5268     		ldr	r2, [r2, #4]
 1428 0708 22F40052 		bic	r2, r2, #8192
 1429 070c 5A60     		str	r2, [r3, #4]
 1430              	.L46:
1112:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1113:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1431              		.loc 1 1113 0
 1432 070e 07F10C07 		add	r7, r7, #12
 1433 0712 BD46     		mov	sp, r7
 1434 0714 80BC     		pop	{r7}
 1435 0716 7047     		bx	lr
 1436              		.cfi_endproc
 1437              	.LFE132:
 1439              		.align	2
 1440              		.global	ADC_InjectedChannelConfig
 1441              		.thumb
 1442              		.thumb_func
 1444              	ADC_InjectedChannelConfig:
 1445              	.LFB133:
1114:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1115:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @}
1116:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1117:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1118:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group6 Injected channels Configuration functions
1119:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief   Injected channels Configuration functions 
1120:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
1121:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim   
1122:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
1123:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                      Injected channels Configuration functions
1124:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
1125:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1126:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provide functions allowing to configure the ADC Injected channels,
1127:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   it is composed of 2 sub sections : 
1128:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
1129:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   1. Configuration functions for Injected channels: This subsection provides 
1130:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      functions allowing to configure the ADC injected channels :    
1131:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - Configure the rank in the injected group sequencer for each channel
1132:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - Configure the sampling time for each channel    
1133:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - Activate the Auto injected Mode  
1134:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - Activate the Discontinuous Mode 
1135:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - scan mode activation  
1136:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - External/software trigger source   
1137:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - External trigger edge 
1138:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     - injected channels sequencer.
1139:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     
1140:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****    2. Get the Specified Injected channel conversion data: This subsection 
1141:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       provides an important function in the ADC peripheral since it returns the 
1142:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       converted data of the specific injected channel.
1143:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1144:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
1145:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
1146:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */ 
1147:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1148:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures for the selected ADC injected channel its corresponding
1149:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         rank in the sequencer and its sample time.
1150:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1151:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_Channel: the ADC channel to configure. 
1152:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1153:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_0: ADC Channel0 selected
1154:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_1: ADC Channel1 selected
1155:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_2: ADC Channel2 selected
1156:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_3: ADC Channel3 selected
1157:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_4: ADC Channel4 selected
1158:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_5: ADC Channel5 selected
1159:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_6: ADC Channel6 selected
1160:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_7: ADC Channel7 selected
1161:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_8: ADC Channel8 selected
1162:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_9: ADC Channel9 selected
1163:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_10: ADC Channel10 selected
1164:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_11: ADC Channel11 selected
1165:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_12: ADC Channel12 selected
1166:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_13: ADC Channel13 selected
1167:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_14: ADC Channel14 selected
1168:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_15: ADC Channel15 selected
1169:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_16: ADC Channel16 selected
1170:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_17: ADC Channel17 selected
1171:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_Channel_18: ADC Channel18 selected                       
1172:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  Rank: The rank in the injected group sequencer. 
1173:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter must be between 1 to 4.
1174:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_SampleTime: The sample time value to be set for the selected channel. 
1175:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1176:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_3Cycles: Sample time equal to 3 cycles
1177:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_15Cycles: Sample time equal to 15 cycles
1178:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_28Cycles: Sample time equal to 28 cycles
1179:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_56Cycles: Sample time equal to 56 cycles	
1180:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_84Cycles: Sample time equal to 84 cycles	
1181:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_112Cycles: Sample time equal to 112 cycles	
1182:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
1183:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
1184:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1185:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1186:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_Sa
1187:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1446              		.loc 1 1187 0
 1447              		.cfi_startproc
 1448              		@ args = 0, pretend = 0, frame = 24
 1449              		@ frame_needed = 1, uses_anonymous_args = 0
 1450              		@ link register save eliminated.
 1451 0718 80B4     		push	{r7}
 1452              	.LCFI67:
 1453              		.cfi_def_cfa_offset 4
 1454              		.cfi_offset 7, -4
 1455 071a 87B0     		sub	sp, sp, #28
 1456              	.LCFI68:
 1457              		.cfi_def_cfa_offset 32
 1458 071c 00AF     		add	r7, sp, #0
 1459              	.LCFI69:
 1460              		.cfi_def_cfa_register 7
 1461 071e 7860     		str	r0, [r7, #4]
 1462 0720 F970     		strb	r1, [r7, #3]
 1463 0722 BA70     		strb	r2, [r7, #2]
 1464 0724 7B70     		strb	r3, [r7, #1]
1188:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 1465              		.loc 1 1188 0
 1466 0726 4FF00003 		mov	r3, #0
 1467 072a 7B61     		str	r3, [r7, #20]
 1468 072c 4FF00003 		mov	r3, #0
 1469 0730 3B61     		str	r3, [r7, #16]
 1470 0732 4FF00003 		mov	r3, #0
 1471 0736 FB60     		str	r3, [r7, #12]
1189:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1190:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1191:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CHANNEL(ADC_Channel));
1192:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_RANK(Rank));
1193:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
1194:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
1195:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (ADC_Channel > ADC_Channel_9)
 1472              		.loc 1 1195 0
 1473 0738 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1474 073a 092B     		cmp	r3, #9
 1475 073c 27D9     		bls	.L50
1196:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1197:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
1198:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR1;
 1476              		.loc 1 1198 0
 1477 073e 7B68     		ldr	r3, [r7, #4]
 1478 0740 DB68     		ldr	r3, [r3, #12]
 1479 0742 7B61     		str	r3, [r7, #20]
1199:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
1200:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 1480              		.loc 1 1200 0
 1481 0744 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1482 0746 1346     		mov	r3, r2
 1483 0748 4FEA4303 		lsl	r3, r3, #1
 1484 074c 9B18     		adds	r3, r3, r2
 1485 074e A3F11E03 		sub	r3, r3, #30
 1486 0752 4FF00702 		mov	r2, #7
 1487 0756 02FA03F3 		lsl	r3, r2, r3
 1488 075a 3B61     		str	r3, [r7, #16]
1201:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
1202:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 1489              		.loc 1 1202 0
 1490 075c 3B69     		ldr	r3, [r7, #16]
 1491 075e 6FEA0303 		mvn	r3, r3
 1492 0762 7A69     		ldr	r2, [r7, #20]
 1493 0764 1340     		ands	r3, r3, r2
 1494 0766 7B61     		str	r3, [r7, #20]
1203:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
1204:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 1495              		.loc 1 1204 0
 1496 0768 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 1497 076a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1498 076c 1346     		mov	r3, r2
 1499 076e 4FEA4303 		lsl	r3, r3, #1
 1500 0772 9B18     		adds	r3, r3, r2
 1501 0774 A3F11E03 		sub	r3, r3, #30
 1502 0778 01FA03F3 		lsl	r3, r1, r3
 1503 077c 3B61     		str	r3, [r7, #16]
1205:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the new sample time */
1206:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 1504              		.loc 1 1206 0
 1505 077e 7A69     		ldr	r2, [r7, #20]
 1506 0780 3B69     		ldr	r3, [r7, #16]
 1507 0782 1343     		orrs	r3, r3, r2
 1508 0784 7B61     		str	r3, [r7, #20]
1207:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
1208:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SMPR1 = tmpreg1;
 1509              		.loc 1 1208 0
 1510 0786 7B68     		ldr	r3, [r7, #4]
 1511 0788 7A69     		ldr	r2, [r7, #20]
 1512 078a DA60     		str	r2, [r3, #12]
 1513 078c 22E0     		b	.L51
 1514              	.L50:
1209:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1210:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else /* ADC_Channel include in ADC_Channel_[0..9] */
1211:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1212:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Get the old register value */
1213:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 = ADCx->SMPR2;
 1515              		.loc 1 1213 0
 1516 078e 7B68     		ldr	r3, [r7, #4]
 1517 0790 1B69     		ldr	r3, [r3, #16]
 1518 0792 7B61     		str	r3, [r7, #20]
1214:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to clear */
1215:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 1519              		.loc 1 1215 0
 1520 0794 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1521 0796 1346     		mov	r3, r2
 1522 0798 4FEA4303 		lsl	r3, r3, #1
 1523 079c 9B18     		adds	r3, r3, r2
 1524 079e 4FF00702 		mov	r2, #7
 1525 07a2 02FA03F3 		lsl	r3, r2, r3
 1526 07a6 3B61     		str	r3, [r7, #16]
1216:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Clear the old sample time */
1217:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 &= ~tmpreg2;
 1527              		.loc 1 1217 0
 1528 07a8 3B69     		ldr	r3, [r7, #16]
 1529 07aa 6FEA0303 		mvn	r3, r3
 1530 07ae 7A69     		ldr	r2, [r7, #20]
 1531 07b0 1340     		ands	r3, r3, r2
 1532 07b2 7B61     		str	r3, [r7, #20]
1218:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Calculate the mask to set */
1219:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 1533              		.loc 1 1219 0
 1534 07b4 7978     		ldrb	r1, [r7, #1]	@ zero_extendqisi2
 1535 07b6 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1536 07b8 1346     		mov	r3, r2
 1537 07ba 4FEA4303 		lsl	r3, r3, #1
 1538 07be 9B18     		adds	r3, r3, r2
 1539 07c0 01FA03F3 		lsl	r3, r1, r3
 1540 07c4 3B61     		str	r3, [r7, #16]
1220:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Set the new sample time */
1221:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     tmpreg1 |= tmpreg2;
 1541              		.loc 1 1221 0
 1542 07c6 7A69     		ldr	r2, [r7, #20]
 1543 07c8 3B69     		ldr	r3, [r7, #16]
 1544 07ca 1343     		orrs	r3, r3, r2
 1545 07cc 7B61     		str	r3, [r7, #20]
1222:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Store the new register value */
1223:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->SMPR2 = tmpreg1;
 1546              		.loc 1 1223 0
 1547 07ce 7B68     		ldr	r3, [r7, #4]
 1548 07d0 7A69     		ldr	r2, [r7, #20]
 1549 07d2 1A61     		str	r2, [r3, #16]
 1550              	.L51:
1224:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1225:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Rank configuration */
1226:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
1227:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->JSQR;
 1551              		.loc 1 1227 0
 1552 07d4 7B68     		ldr	r3, [r7, #4]
 1553 07d6 9B6B     		ldr	r3, [r3, #56]
 1554 07d8 7B61     		str	r3, [r7, #20]
1228:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get JL value: Number = JL+1 */
1229:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 1555              		.loc 1 1229 0
 1556 07da 7B69     		ldr	r3, [r7, #20]
 1557 07dc 03F44013 		and	r3, r3, #3145728
 1558 07e0 4FEA1353 		lsr	r3, r3, #20
 1559 07e4 FB60     		str	r3, [r7, #12]
1230:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
1231:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 1560              		.loc 1 1231 0
 1561 07e6 FB68     		ldr	r3, [r7, #12]
 1562 07e8 DBB2     		uxtb	r3, r3
 1563 07ea 6FEA0303 		mvn	r3, r3
 1564 07ee DAB2     		uxtb	r2, r3
 1565 07f0 BB78     		ldrb	r3, [r7, #2]
 1566 07f2 D318     		adds	r3, r2, r3
 1567 07f4 DBB2     		uxtb	r3, r3
 1568 07f6 03F10303 		add	r3, r3, #3
 1569 07fa DBB2     		uxtb	r3, r3
 1570 07fc 1A46     		mov	r2, r3
 1571 07fe 1346     		mov	r3, r2
 1572 0800 4FEA8303 		lsl	r3, r3, #2
 1573 0804 9B18     		adds	r3, r3, r2
 1574 0806 4FF01F02 		mov	r2, #31
 1575 080a 02FA03F3 		lsl	r3, r2, r3
 1576 080e 3B61     		str	r3, [r7, #16]
1232:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the old JSQx bits for the selected rank */
1233:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= ~tmpreg2;
 1577              		.loc 1 1233 0
 1578 0810 3B69     		ldr	r3, [r7, #16]
 1579 0812 6FEA0303 		mvn	r3, r3
 1580 0816 7A69     		ldr	r2, [r7, #20]
 1581 0818 1340     		ands	r3, r3, r2
 1582 081a 7B61     		str	r3, [r7, #20]
1234:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
1235:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 1583              		.loc 1 1235 0
 1584 081c F978     		ldrb	r1, [r7, #3]	@ zero_extendqisi2
 1585 081e FB68     		ldr	r3, [r7, #12]
 1586 0820 DBB2     		uxtb	r3, r3
 1587 0822 6FEA0303 		mvn	r3, r3
 1588 0826 DAB2     		uxtb	r2, r3
 1589 0828 BB78     		ldrb	r3, [r7, #2]
 1590 082a D318     		adds	r3, r2, r3
 1591 082c DBB2     		uxtb	r3, r3
 1592 082e 03F10303 		add	r3, r3, #3
 1593 0832 DBB2     		uxtb	r3, r3
 1594 0834 1A46     		mov	r2, r3
 1595 0836 1346     		mov	r3, r2
 1596 0838 4FEA8303 		lsl	r3, r3, #2
 1597 083c 9B18     		adds	r3, r3, r2
 1598 083e 01FA03F3 		lsl	r3, r1, r3
 1599 0842 3B61     		str	r3, [r7, #16]
1236:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the JSQx bits for the selected rank */
1237:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= tmpreg2;
 1600              		.loc 1 1237 0
 1601 0844 7A69     		ldr	r2, [r7, #20]
 1602 0846 3B69     		ldr	r3, [r7, #16]
 1603 0848 1343     		orrs	r3, r3, r2
 1604 084a 7B61     		str	r3, [r7, #20]
1238:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
1239:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->JSQR = tmpreg1;
 1605              		.loc 1 1239 0
 1606 084c 7B68     		ldr	r3, [r7, #4]
 1607 084e 7A69     		ldr	r2, [r7, #20]
 1608 0850 9A63     		str	r2, [r3, #56]
1240:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1609              		.loc 1 1240 0
 1610 0852 07F11C07 		add	r7, r7, #28
 1611 0856 BD46     		mov	sp, r7
 1612 0858 80BC     		pop	{r7}
 1613 085a 7047     		bx	lr
 1614              		.cfi_endproc
 1615              	.LFE133:
 1617              		.align	2
 1618              		.global	ADC_InjectedSequencerLengthConfig
 1619              		.thumb
 1620              		.thumb_func
 1622              	ADC_InjectedSequencerLengthConfig:
 1623              	.LFB134:
1241:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1242:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1243:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures the sequencer length for injected channels
1244:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1245:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  Length: The sequencer length. 
1246:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter must be a number between 1 to 4.
1247:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1248:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1249:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
1250:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1624              		.loc 1 1250 0
 1625              		.cfi_startproc
 1626              		@ args = 0, pretend = 0, frame = 16
 1627              		@ frame_needed = 1, uses_anonymous_args = 0
 1628              		@ link register save eliminated.
 1629 085c 80B4     		push	{r7}
 1630              	.LCFI70:
 1631              		.cfi_def_cfa_offset 4
 1632              		.cfi_offset 7, -4
 1633 085e 85B0     		sub	sp, sp, #20
 1634              	.LCFI71:
 1635              		.cfi_def_cfa_offset 24
 1636 0860 00AF     		add	r7, sp, #0
 1637              	.LCFI72:
 1638              		.cfi_def_cfa_register 7
 1639 0862 7860     		str	r0, [r7, #4]
 1640 0864 0B46     		mov	r3, r1
 1641 0866 FB70     		strb	r3, [r7, #3]
1251:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg1 = 0;
 1642              		.loc 1 1251 0
 1643 0868 4FF00003 		mov	r3, #0
 1644 086c FB60     		str	r3, [r7, #12]
1252:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg2 = 0;
 1645              		.loc 1 1252 0
 1646 086e 4FF00003 		mov	r3, #0
 1647 0872 BB60     		str	r3, [r7, #8]
1253:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1254:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1255:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_LENGTH(Length));
1256:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1257:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
1258:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 = ADCx->JSQR;
 1648              		.loc 1 1258 0
 1649 0874 7B68     		ldr	r3, [r7, #4]
 1650 0876 9B6B     		ldr	r3, [r3, #56]
 1651 0878 FB60     		str	r3, [r7, #12]
1259:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1260:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the old injected sequence length JL bits */
1261:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 &= JSQR_JL_RESET;
 1652              		.loc 1 1261 0
 1653 087a FB68     		ldr	r3, [r7, #12]
 1654 087c 23F44013 		bic	r3, r3, #3145728
 1655 0880 FB60     		str	r3, [r7, #12]
1262:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1263:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the injected sequence length JL bits */
1264:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg2 = Length - 1; 
 1656              		.loc 1 1264 0
 1657 0882 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1658 0884 03F1FF33 		add	r3, r3, #-1
 1659 0888 BB60     		str	r3, [r7, #8]
1265:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg1 |= tmpreg2 << 20;
 1660              		.loc 1 1265 0
 1661 088a BB68     		ldr	r3, [r7, #8]
 1662 088c 4FEA0353 		lsl	r3, r3, #20
 1663 0890 FA68     		ldr	r2, [r7, #12]
 1664 0892 1343     		orrs	r3, r3, r2
 1665 0894 FB60     		str	r3, [r7, #12]
1266:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1267:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
1268:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->JSQR = tmpreg1;
 1666              		.loc 1 1268 0
 1667 0896 7B68     		ldr	r3, [r7, #4]
 1668 0898 FA68     		ldr	r2, [r7, #12]
 1669 089a 9A63     		str	r2, [r3, #56]
1269:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1670              		.loc 1 1269 0
 1671 089c 07F11407 		add	r7, r7, #20
 1672 08a0 BD46     		mov	sp, r7
 1673 08a2 80BC     		pop	{r7}
 1674 08a4 7047     		bx	lr
 1675              		.cfi_endproc
 1676              	.LFE134:
 1678 08a6 00BF     		.align	2
 1679              		.global	ADC_SetInjectedOffset
 1680              		.thumb
 1681              		.thumb_func
 1683              	ADC_SetInjectedOffset:
 1684              	.LFB135:
1270:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1271:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1272:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Set the injected channels conversion value offset
1273:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1274:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_InjectedChannel: the ADC injected channel to set its offset. 
1275:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1276:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_1: Injected Channel1 selected
1277:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_2: Injected Channel2 selected
1278:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
1279:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
1280:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  Offset: the offset value for the selected ADC injected channel
1281:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter must be a 12bit value.
1282:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1283:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1284:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
1285:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1685              		.loc 1 1285 0
 1686              		.cfi_startproc
 1687              		@ args = 0, pretend = 0, frame = 16
 1688              		@ frame_needed = 1, uses_anonymous_args = 0
 1689              		@ link register save eliminated.
 1690 08a8 80B4     		push	{r7}
 1691              	.LCFI73:
 1692              		.cfi_def_cfa_offset 4
 1693              		.cfi_offset 7, -4
 1694 08aa 85B0     		sub	sp, sp, #20
 1695              	.LCFI74:
 1696              		.cfi_def_cfa_offset 24
 1697 08ac 00AF     		add	r7, sp, #0
 1698              	.LCFI75:
 1699              		.cfi_def_cfa_register 7
 1700 08ae 7860     		str	r0, [r7, #4]
 1701 08b0 1346     		mov	r3, r2
 1702 08b2 0A46     		mov	r2, r1
 1703 08b4 FA70     		strb	r2, [r7, #3]
 1704 08b6 3B80     		strh	r3, [r7, #0]	@ movhi
1286:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     __IO uint32_t tmp = 0;
 1705              		.loc 1 1286 0
 1706 08b8 4FF00003 		mov	r3, #0
 1707 08bc FB60     		str	r3, [r7, #12]
1287:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1288:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1289:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
1290:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_OFFSET(Offset));
1291:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1292:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmp = (uint32_t)ADCx;
 1708              		.loc 1 1292 0
 1709 08be 7B68     		ldr	r3, [r7, #4]
 1710 08c0 FB60     		str	r3, [r7, #12]
1293:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmp += ADC_InjectedChannel;
 1711              		.loc 1 1293 0
 1712 08c2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 1713 08c4 FB68     		ldr	r3, [r7, #12]
 1714 08c6 D318     		adds	r3, r2, r3
 1715 08c8 FB60     		str	r3, [r7, #12]
1294:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1295:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the selected injected channel data offset */
1296:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *(__IO uint32_t *) tmp = (uint32_t)Offset;
 1716              		.loc 1 1296 0
 1717 08ca FB68     		ldr	r3, [r7, #12]
 1718 08cc 3A88     		ldrh	r2, [r7, #0]
 1719 08ce 1A60     		str	r2, [r3, #0]
1297:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1720              		.loc 1 1297 0
 1721 08d0 07F11407 		add	r7, r7, #20
 1722 08d4 BD46     		mov	sp, r7
 1723 08d6 80BC     		pop	{r7}
 1724 08d8 7047     		bx	lr
 1725              		.cfi_endproc
 1726              	.LFE135:
 1728 08da 00BF     		.align	2
 1729              		.global	ADC_ExternalTrigInjectedConvConfig
 1730              		.thumb
 1731              		.thumb_func
 1733              	ADC_ExternalTrigInjectedConvConfig:
 1734              	.LFB136:
1298:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1299:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  /**
1300:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures the ADCx external trigger for injected channels conversion.
1301:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1302:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_ExternalTrigInjecConv: specifies the ADC trigger to start injected conversion.
1303:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:                    
1304:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T1_CC4: Timer1 capture compare4 selected 
1305:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T1_TRGO: Timer1 TRGO event selected 
1306:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T2_CC1: Timer2 capture compare1 selected 
1307:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T2_TRGO: Timer2 TRGO event selected 
1308:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T3_CC2: Timer3 capture compare2 selected 
1309:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T3_CC4: Timer3 capture compare4 selected 
1310:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_CC1: Timer4 capture compare1 selected             
1311:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_CC2: Timer4 capture compare2 selected 
1312:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_CC3: Timer4 capture compare3 selected             
1313:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T4_TRGO: Timer4 TRGO event selected 
1314:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T5_CC4: Timer5 capture compare4 selected             
1315:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T5_TRGO: Timer5 TRGO event selected                  
1316:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T8_CC2: Timer8 capture compare2 selected
1317:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T8_CC3: Timer8 capture compare3 selected             
1318:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected 
1319:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected  
1320:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1321:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1322:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
1323:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1735              		.loc 1 1323 0
 1736              		.cfi_startproc
 1737              		@ args = 0, pretend = 0, frame = 16
 1738              		@ frame_needed = 1, uses_anonymous_args = 0
 1739              		@ link register save eliminated.
 1740 08dc 80B4     		push	{r7}
 1741              	.LCFI76:
 1742              		.cfi_def_cfa_offset 4
 1743              		.cfi_offset 7, -4
 1744 08de 85B0     		sub	sp, sp, #20
 1745              	.LCFI77:
 1746              		.cfi_def_cfa_offset 24
 1747 08e0 00AF     		add	r7, sp, #0
 1748              	.LCFI78:
 1749              		.cfi_def_cfa_register 7
 1750 08e2 7860     		str	r0, [r7, #4]
 1751 08e4 3960     		str	r1, [r7, #0]
1324:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
 1752              		.loc 1 1324 0
 1753 08e6 4FF00003 		mov	r3, #0
 1754 08ea FB60     		str	r3, [r7, #12]
1325:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1326:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1327:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
1328:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1329:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
1330:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR2;
 1755              		.loc 1 1330 0
 1756 08ec 7B68     		ldr	r3, [r7, #4]
 1757 08ee 9B68     		ldr	r3, [r3, #8]
 1758 08f0 FB60     		str	r3, [r7, #12]
1331:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1332:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the old external event selection for injected group */
1333:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg &= CR2_JEXTSEL_RESET;
 1759              		.loc 1 1333 0
 1760 08f2 FB68     		ldr	r3, [r7, #12]
 1761 08f4 23F47023 		bic	r3, r3, #983040
 1762 08f8 FB60     		str	r3, [r7, #12]
1334:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1335:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the external event selection for injected group */
1336:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg |= ADC_ExternalTrigInjecConv;
 1763              		.loc 1 1336 0
 1764 08fa FA68     		ldr	r2, [r7, #12]
 1765 08fc 3B68     		ldr	r3, [r7, #0]
 1766 08fe 1343     		orrs	r3, r3, r2
 1767 0900 FB60     		str	r3, [r7, #12]
1337:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1338:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
1339:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR2 = tmpreg;
 1768              		.loc 1 1339 0
 1769 0902 7B68     		ldr	r3, [r7, #4]
 1770 0904 FA68     		ldr	r2, [r7, #12]
 1771 0906 9A60     		str	r2, [r3, #8]
1340:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1772              		.loc 1 1340 0
 1773 0908 07F11407 		add	r7, r7, #20
 1774 090c BD46     		mov	sp, r7
 1775 090e 80BC     		pop	{r7}
 1776 0910 7047     		bx	lr
 1777              		.cfi_endproc
 1778              	.LFE136:
 1780 0912 00BF     		.align	2
 1781              		.global	ADC_ExternalTrigInjectedConvEdgeConfig
 1782              		.thumb
 1783              		.thumb_func
 1785              	ADC_ExternalTrigInjectedConvEdgeConfig:
 1786              	.LFB137:
1341:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1342:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1343:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Configures the ADCx external trigger edge for injected channels conversion.
1344:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1345:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_ExternalTrigInjecConvEdge: specifies the ADC external trigger edge
1346:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         to start injected conversion. 
1347:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1348:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_None: external trigger disabled for 
1349:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *                                                     injected conversion
1350:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_Rising: detection on rising edge
1351:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_Falling: detection on falling edge
1352:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising 
1353:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *                                                               and falling edge
1354:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1355:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1356:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEd
1357:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1787              		.loc 1 1357 0
 1788              		.cfi_startproc
 1789              		@ args = 0, pretend = 0, frame = 16
 1790              		@ frame_needed = 1, uses_anonymous_args = 0
 1791              		@ link register save eliminated.
 1792 0914 80B4     		push	{r7}
 1793              	.LCFI79:
 1794              		.cfi_def_cfa_offset 4
 1795              		.cfi_offset 7, -4
 1796 0916 85B0     		sub	sp, sp, #20
 1797              	.LCFI80:
 1798              		.cfi_def_cfa_offset 24
 1799 0918 00AF     		add	r7, sp, #0
 1800              	.LCFI81:
 1801              		.cfi_def_cfa_register 7
 1802 091a 7860     		str	r0, [r7, #4]
 1803 091c 3960     		str	r1, [r7, #0]
1358:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t tmpreg = 0;
 1804              		.loc 1 1358 0
 1805 091e 4FF00003 		mov	r3, #0
 1806 0922 FB60     		str	r3, [r7, #12]
1359:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1360:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1361:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
1362:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the old register value */
1363:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg = ADCx->CR2;
 1807              		.loc 1 1363 0
 1808 0924 7B68     		ldr	r3, [r7, #4]
 1809 0926 9B68     		ldr	r3, [r3, #8]
 1810 0928 FB60     		str	r3, [r7, #12]
1364:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the old external trigger edge for injected group */
1365:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg &= CR2_JEXTEN_RESET;
 1811              		.loc 1 1365 0
 1812 092a FB68     		ldr	r3, [r7, #12]
 1813 092c 23F44013 		bic	r3, r3, #3145728
 1814 0930 FB60     		str	r3, [r7, #12]
1366:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Set the new external trigger edge for injected group */
1367:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmpreg |= ADC_ExternalTrigInjecConvEdge;
 1815              		.loc 1 1367 0
 1816 0932 FA68     		ldr	r2, [r7, #12]
 1817 0934 3B68     		ldr	r3, [r7, #0]
 1818 0936 1343     		orrs	r3, r3, r2
 1819 0938 FB60     		str	r3, [r7, #12]
1368:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Store the new register value */
1369:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR2 = tmpreg;
 1820              		.loc 1 1369 0
 1821 093a 7B68     		ldr	r3, [r7, #4]
 1822 093c FA68     		ldr	r2, [r7, #12]
 1823 093e 9A60     		str	r2, [r3, #8]
1370:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1824              		.loc 1 1370 0
 1825 0940 07F11407 		add	r7, r7, #20
 1826 0944 BD46     		mov	sp, r7
 1827 0946 80BC     		pop	{r7}
 1828 0948 7047     		bx	lr
 1829              		.cfi_endproc
 1830              	.LFE137:
 1832 094a 00BF     		.align	2
 1833              		.global	ADC_SoftwareStartInjectedConv
 1834              		.thumb
 1835              		.thumb_func
 1837              	ADC_SoftwareStartInjectedConv:
 1838              	.LFB138:
1371:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1372:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1373:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables the selected ADC software start conversion of the injected channels.
1374:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1375:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1376:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1377:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
1378:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1839              		.loc 1 1378 0
 1840              		.cfi_startproc
 1841              		@ args = 0, pretend = 0, frame = 8
 1842              		@ frame_needed = 1, uses_anonymous_args = 0
 1843              		@ link register save eliminated.
 1844 094c 80B4     		push	{r7}
 1845              	.LCFI82:
 1846              		.cfi_def_cfa_offset 4
 1847              		.cfi_offset 7, -4
 1848 094e 83B0     		sub	sp, sp, #12
 1849              	.LCFI83:
 1850              		.cfi_def_cfa_offset 16
 1851 0950 00AF     		add	r7, sp, #0
 1852              	.LCFI84:
 1853              		.cfi_def_cfa_register 7
 1854 0952 7860     		str	r0, [r7, #4]
1379:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1380:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1381:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Enable the selected ADC conversion for injected group */
1382:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 1855              		.loc 1 1382 0
 1856 0954 7B68     		ldr	r3, [r7, #4]
 1857 0956 9B68     		ldr	r3, [r3, #8]
 1858 0958 43F48002 		orr	r2, r3, #4194304
 1859 095c 7B68     		ldr	r3, [r7, #4]
 1860 095e 9A60     		str	r2, [r3, #8]
1383:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1861              		.loc 1 1383 0
 1862 0960 07F10C07 		add	r7, r7, #12
 1863 0964 BD46     		mov	sp, r7
 1864 0966 80BC     		pop	{r7}
 1865 0968 7047     		bx	lr
 1866              		.cfi_endproc
 1867              	.LFE138:
 1869 096a 00BF     		.align	2
 1870              		.global	ADC_GetSoftwareStartInjectedConvCmdStatus
 1871              		.thumb
 1872              		.thumb_func
 1874              	ADC_GetSoftwareStartInjectedConvCmdStatus:
 1875              	.LFB139:
1384:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1385:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1386:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Gets the selected ADC Software start injected conversion Status.
1387:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1388:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The new state of ADC software start injected conversion (SET or RESET).
1389:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1390:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
1391:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1876              		.loc 1 1391 0
 1877              		.cfi_startproc
 1878              		@ args = 0, pretend = 0, frame = 16
 1879              		@ frame_needed = 1, uses_anonymous_args = 0
 1880              		@ link register save eliminated.
 1881 096c 80B4     		push	{r7}
 1882              	.LCFI85:
 1883              		.cfi_def_cfa_offset 4
 1884              		.cfi_offset 7, -4
 1885 096e 85B0     		sub	sp, sp, #20
 1886              	.LCFI86:
 1887              		.cfi_def_cfa_offset 24
 1888 0970 00AF     		add	r7, sp, #0
 1889              	.LCFI87:
 1890              		.cfi_def_cfa_register 7
 1891 0972 7860     		str	r0, [r7, #4]
1392:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   FlagStatus bitstatus = RESET;
 1892              		.loc 1 1392 0
 1893 0974 4FF00003 		mov	r3, #0
 1894 0978 FB73     		strb	r3, [r7, #15]
1393:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1394:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1395:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1396:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the status of JSWSTART bit */
1397:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 1895              		.loc 1 1397 0
 1896 097a 7B68     		ldr	r3, [r7, #4]
 1897 097c 9B68     		ldr	r3, [r3, #8]
 1898 097e 03F48003 		and	r3, r3, #4194304
 1899 0982 002B     		cmp	r3, #0
 1900 0984 03D0     		beq	.L58
1398:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1399:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* JSWSTART bit is set */
1400:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = SET;
 1901              		.loc 1 1400 0
 1902 0986 4FF00103 		mov	r3, #1
 1903 098a FB73     		strb	r3, [r7, #15]
 1904 098c 02E0     		b	.L59
 1905              	.L58:
1401:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1402:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1403:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1404:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* JSWSTART bit is reset */
1405:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 1906              		.loc 1 1405 0
 1907 098e 4FF00003 		mov	r3, #0
 1908 0992 FB73     		strb	r3, [r7, #15]
 1909              	.L59:
1406:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1407:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Return the JSWSTART bit status */
1408:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return  bitstatus;
 1910              		.loc 1 1408 0
 1911 0994 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1409:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1912              		.loc 1 1409 0
 1913 0996 1846     		mov	r0, r3
 1914 0998 07F11407 		add	r7, r7, #20
 1915 099c BD46     		mov	sp, r7
 1916 099e 80BC     		pop	{r7}
 1917 09a0 7047     		bx	lr
 1918              		.cfi_endproc
 1919              	.LFE139:
 1921 09a2 00BF     		.align	2
 1922              		.global	ADC_AutoInjectedConvCmd
 1923              		.thumb
 1924              		.thumb_func
 1926              	ADC_AutoInjectedConvCmd:
 1927              	.LFB140:
1410:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1411:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1412:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the selected ADC automatic injected group 
1413:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         conversion after regular one.
1414:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1415:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC auto injected conversion
1416:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1417:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1418:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1419:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1420:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1928              		.loc 1 1420 0
 1929              		.cfi_startproc
 1930              		@ args = 0, pretend = 0, frame = 8
 1931              		@ frame_needed = 1, uses_anonymous_args = 0
 1932              		@ link register save eliminated.
 1933 09a4 80B4     		push	{r7}
 1934              	.LCFI88:
 1935              		.cfi_def_cfa_offset 4
 1936              		.cfi_offset 7, -4
 1937 09a6 83B0     		sub	sp, sp, #12
 1938              	.LCFI89:
 1939              		.cfi_def_cfa_offset 16
 1940 09a8 00AF     		add	r7, sp, #0
 1941              	.LCFI90:
 1942              		.cfi_def_cfa_register 7
 1943 09aa 7860     		str	r0, [r7, #4]
 1944 09ac 0B46     		mov	r3, r1
 1945 09ae FB70     		strb	r3, [r7, #3]
1421:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1422:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1423:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1424:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1946              		.loc 1 1424 0
 1947 09b0 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1948 09b2 002B     		cmp	r3, #0
 1949 09b4 06D0     		beq	.L61
1425:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1426:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC automatic injected group conversion */
1427:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 1950              		.loc 1 1427 0
 1951 09b6 7B68     		ldr	r3, [r7, #4]
 1952 09b8 5B68     		ldr	r3, [r3, #4]
 1953 09ba 43F48062 		orr	r2, r3, #1024
 1954 09be 7B68     		ldr	r3, [r7, #4]
 1955 09c0 5A60     		str	r2, [r3, #4]
 1956 09c2 05E0     		b	.L60
 1957              	.L61:
1428:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1429:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1430:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1431:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC automatic injected group conversion */
1432:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 1958              		.loc 1 1432 0
 1959 09c4 7B68     		ldr	r3, [r7, #4]
 1960 09c6 5B68     		ldr	r3, [r3, #4]
 1961 09c8 23F48062 		bic	r2, r3, #1024
 1962 09cc 7B68     		ldr	r3, [r7, #4]
 1963 09ce 5A60     		str	r2, [r3, #4]
 1964              	.L60:
1433:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1434:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 1965              		.loc 1 1434 0
 1966 09d0 07F10C07 		add	r7, r7, #12
 1967 09d4 BD46     		mov	sp, r7
 1968 09d6 80BC     		pop	{r7}
 1969 09d8 7047     		bx	lr
 1970              		.cfi_endproc
 1971              	.LFE140:
 1973 09da 00BF     		.align	2
 1974              		.global	ADC_InjectedDiscModeCmd
 1975              		.thumb
 1976              		.thumb_func
 1978              	ADC_InjectedDiscModeCmd:
 1979              	.LFB141:
1435:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1436:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1437:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the discontinuous mode for injected group 
1438:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         channel for the specified ADC
1439:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1440:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the selected ADC discontinuous mode on injected
1441:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *         group channel.
1442:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1443:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1444:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1445:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
1446:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 1980              		.loc 1 1446 0
 1981              		.cfi_startproc
 1982              		@ args = 0, pretend = 0, frame = 8
 1983              		@ frame_needed = 1, uses_anonymous_args = 0
 1984              		@ link register save eliminated.
 1985 09dc 80B4     		push	{r7}
 1986              	.LCFI91:
 1987              		.cfi_def_cfa_offset 4
 1988              		.cfi_offset 7, -4
 1989 09de 83B0     		sub	sp, sp, #12
 1990              	.LCFI92:
 1991              		.cfi_def_cfa_offset 16
 1992 09e0 00AF     		add	r7, sp, #0
 1993              	.LCFI93:
 1994              		.cfi_def_cfa_register 7
 1995 09e2 7860     		str	r0, [r7, #4]
 1996 09e4 0B46     		mov	r3, r1
 1997 09e6 FB70     		strb	r3, [r7, #3]
1447:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1448:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1449:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1450:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 1998              		.loc 1 1450 0
 1999 09e8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2000 09ea 002B     		cmp	r3, #0
 2001 09ec 06D0     		beq	.L64
1451:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1452:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC injected discontinuous mode */
1453:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 2002              		.loc 1 1453 0
 2003 09ee 7B68     		ldr	r3, [r7, #4]
 2004 09f0 5B68     		ldr	r3, [r3, #4]
 2005 09f2 43F48052 		orr	r2, r3, #4096
 2006 09f6 7B68     		ldr	r3, [r7, #4]
 2007 09f8 5A60     		str	r2, [r3, #4]
 2008 09fa 05E0     		b	.L63
 2009              	.L64:
1454:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1455:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1456:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1457:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC injected discontinuous mode */
1458:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 2010              		.loc 1 1458 0
 2011 09fc 7B68     		ldr	r3, [r7, #4]
 2012 09fe 5B68     		ldr	r3, [r3, #4]
 2013 0a00 23F48052 		bic	r2, r3, #4096
 2014 0a04 7B68     		ldr	r3, [r7, #4]
 2015 0a06 5A60     		str	r2, [r3, #4]
 2016              	.L63:
1459:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1460:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 2017              		.loc 1 1460 0
 2018 0a08 07F10C07 		add	r7, r7, #12
 2019 0a0c BD46     		mov	sp, r7
 2020 0a0e 80BC     		pop	{r7}
 2021 0a10 7047     		bx	lr
 2022              		.cfi_endproc
 2023              	.LFE141:
 2025 0a12 00BF     		.align	2
 2026              		.global	ADC_GetInjectedConversionValue
 2027              		.thumb
 2028              		.thumb_func
 2030              	ADC_GetInjectedConversionValue:
 2031              	.LFB142:
1461:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1462:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1463:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Returns the ADC injected channel conversion result
1464:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1465:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_InjectedChannel: the converted ADC injected channel.
1466:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1467:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_1: Injected Channel1 selected
1468:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_2: Injected Channel2 selected
1469:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
1470:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
1471:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The Data conversion value.
1472:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1473:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
1474:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 2032              		.loc 1 1474 0
 2033              		.cfi_startproc
 2034              		@ args = 0, pretend = 0, frame = 16
 2035              		@ frame_needed = 1, uses_anonymous_args = 0
 2036              		@ link register save eliminated.
 2037 0a14 80B4     		push	{r7}
 2038              	.LCFI94:
 2039              		.cfi_def_cfa_offset 4
 2040              		.cfi_offset 7, -4
 2041 0a16 85B0     		sub	sp, sp, #20
 2042              	.LCFI95:
 2043              		.cfi_def_cfa_offset 24
 2044 0a18 00AF     		add	r7, sp, #0
 2045              	.LCFI96:
 2046              		.cfi_def_cfa_register 7
 2047 0a1a 7860     		str	r0, [r7, #4]
 2048 0a1c 0B46     		mov	r3, r1
 2049 0a1e FB70     		strb	r3, [r7, #3]
1475:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   __IO uint32_t tmp = 0;
 2050              		.loc 1 1475 0
 2051 0a20 4FF00003 		mov	r3, #0
 2052 0a24 FB60     		str	r3, [r7, #12]
1476:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1477:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1478:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1479:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
1480:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1481:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmp = (uint32_t)ADCx;
 2053              		.loc 1 1481 0
 2054 0a26 7B68     		ldr	r3, [r7, #4]
 2055 0a28 FB60     		str	r3, [r7, #12]
1482:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   tmp += ADC_InjectedChannel + JDR_OFFSET;
 2056              		.loc 1 1482 0
 2057 0a2a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 2058 0a2c FB68     		ldr	r3, [r7, #12]
 2059 0a2e D318     		adds	r3, r2, r3
 2060 0a30 03F12803 		add	r3, r3, #40
 2061 0a34 FB60     		str	r3, [r7, #12]
1483:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1484:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Returns the selected injected channel conversion data value */
1485:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return (uint16_t) (*(__IO uint32_t*)  tmp); 
 2062              		.loc 1 1485 0
 2063 0a36 FB68     		ldr	r3, [r7, #12]
 2064 0a38 1B68     		ldr	r3, [r3, #0]
 2065 0a3a 9BB2     		uxth	r3, r3
1486:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 2066              		.loc 1 1486 0
 2067 0a3c 1846     		mov	r0, r3
 2068 0a3e 07F11407 		add	r7, r7, #20
 2069 0a42 BD46     		mov	sp, r7
 2070 0a44 80BC     		pop	{r7}
 2071 0a46 7047     		bx	lr
 2072              		.cfi_endproc
 2073              	.LFE142:
 2075              		.align	2
 2076              		.global	ADC_ITConfig
 2077              		.thumb
 2078              		.thumb_func
 2080              	ADC_ITConfig:
 2081              	.LFB143:
1487:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1488:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @}
1489:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1490:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1491:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /** @defgroup ADC_Group7 Interrupts and flags management functions
1492:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *  @brief   Interrupts and flags management functions
1493:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  *
1494:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @verbatim   
1495:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================
1496:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                    Interrupts and flags management functions
1497:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****  ===============================================================================  
1498:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1499:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   This section provides functions allowing to configure the ADC Interrupts and 
1500:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   to get the status and clear flags and Interrupts pending bits.
1501:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1502:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Each ADC provides 4 Interrupts sources and 6 Flags which can be divided into 
1503:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   3 groups:
1504:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1505:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   I. Flags and Interrupts for ADC regular channels
1506:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   =================================================
1507:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Flags :
1508:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ---------- 
1509:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      1. ADC_FLAG_OVR : Overrun detection when regular converted data are lost
1510:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1511:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      2. ADC_FLAG_EOC : Regular channel end of conversion ==> to indicate (depending 
1512:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****               on EOCS bit, managed by ADC_EOCOnEachRegularChannelCmd() ) the end of:
1513:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                ==> a regular CHANNEL conversion 
1514:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                ==> sequence of regular GROUP conversions .
1515:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1516:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      3. ADC_FLAG_STRT: Regular channel start ==> to indicate when regular CHANNEL 
1517:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****               conversion starts.
1518:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1519:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Interrupts :
1520:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ------------
1521:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      1. ADC_IT_OVR : specifies the interrupt source for Overrun detection event.  
1522:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      2. ADC_IT_EOC : specifies the interrupt source for Regular channel end of 
1523:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                      conversion event.
1524:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1525:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1526:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   II. Flags and Interrupts for ADC Injected channels
1527:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   =================================================
1528:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Flags :
1529:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ---------- 
1530:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      1. ADC_FLAG_JEOC : Injected channel end of conversion ==> to indicate at 
1531:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                the end of injected GROUP conversion  
1532:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****               
1533:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      2. ADC_FLAG_JSTRT: Injected channel start ==> to indicate hardware when 
1534:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                injected GROUP conversion starts.
1535:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1536:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Interrupts :
1537:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ------------
1538:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      1. ADC_IT_JEOC : specifies the interrupt source for Injected channel end of 
1539:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                       conversion event.     
1540:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1541:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   III. General Flags and Interrupts for the ADC
1542:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ================================================= 
1543:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Flags :
1544:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ---------- 
1545:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      1. ADC_FLAG_AWD: Analog watchdog ==> to indicate if the converted voltage 
1546:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****               crosses the programmed thresholds values.
1547:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****               
1548:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   Interrupts :
1549:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ------------
1550:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      1. ADC_IT_AWD : specifies the interrupt source for Analog watchdog event. 
1551:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1552:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1553:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   The user should identify which mode will be used in his application to manage 
1554:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   the ADC controller events: Polling mode or Interrupt mode.
1555:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   
1556:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   In the Polling Mode it is advised to use the following functions:
1557:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       - ADC_GetFlagStatus() : to check if flags events occur. 
1558:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       - ADC_ClearFlag()     : to clear the flags events.
1559:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****       
1560:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   In the Interrupt Mode it is advised to use the following functions:
1561:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      - ADC_ITConfig()          : to enable or disable the interrupt source.
1562:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      - ADC_GetITStatus()       : to check if Interrupt occurs.
1563:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****      - ADC_ClearITPendingBit() : to clear the Interrupt pending Bit 
1564:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****                                  (corresponding Flag). 
1565:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** @endverbatim
1566:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @{
1567:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */ 
1568:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1569:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Enables or disables the specified ADC interrupts.
1570:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1571:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_IT: specifies the ADC interrupt sources to be enabled or disabled. 
1572:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1573:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_EOC: End of conversion interrupt mask
1574:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
1575:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
1576:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_OVR: Overrun interrupt enable                       
1577:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  NewState: new state of the specified ADC interrupts.
1578:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be: ENABLE or DISABLE.
1579:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1580:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1581:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
1582:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 2082              		.loc 1 1582 0
 2083              		.cfi_startproc
 2084              		@ args = 0, pretend = 0, frame = 16
 2085              		@ frame_needed = 1, uses_anonymous_args = 0
 2086              		@ link register save eliminated.
 2087 0a48 80B4     		push	{r7}
 2088              	.LCFI97:
 2089              		.cfi_def_cfa_offset 4
 2090              		.cfi_offset 7, -4
 2091 0a4a 85B0     		sub	sp, sp, #20
 2092              	.LCFI98:
 2093              		.cfi_def_cfa_offset 24
 2094 0a4c 00AF     		add	r7, sp, #0
 2095              	.LCFI99:
 2096              		.cfi_def_cfa_register 7
 2097 0a4e 7860     		str	r0, [r7, #4]
 2098 0a50 1346     		mov	r3, r2
 2099 0a52 0A46     		mov	r2, r1	@ movhi
 2100 0a54 7A80     		strh	r2, [r7, #2]	@ movhi
 2101 0a56 7B70     		strb	r3, [r7, #1]
1583:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t itmask = 0;
 2102              		.loc 1 1583 0
 2103 0a58 4FF00003 		mov	r3, #0
 2104 0a5c FB60     		str	r3, [r7, #12]
1584:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1585:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1586:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1587:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_IT(ADC_IT)); 
1588:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1589:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADC IT index */
1590:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   itmask = (uint8_t)ADC_IT;
 2105              		.loc 1 1590 0
 2106 0a5e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2107 0a60 DBB2     		uxtb	r3, r3
 2108 0a62 FB60     		str	r3, [r7, #12]
1591:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   itmask = (uint32_t)0x01 << itmask;    
 2109              		.loc 1 1591 0
 2110 0a64 FB68     		ldr	r3, [r7, #12]
 2111 0a66 4FF00102 		mov	r2, #1
 2112 0a6a 02FA03F3 		lsl	r3, r2, r3
 2113 0a6e FB60     		str	r3, [r7, #12]
1592:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1593:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (NewState != DISABLE)
 2114              		.loc 1 1593 0
 2115 0a70 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 2116 0a72 002B     		cmp	r3, #0
 2117 0a74 07D0     		beq	.L68
1594:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1595:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Enable the selected ADC interrupts */
1596:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 |= itmask;
 2118              		.loc 1 1596 0
 2119 0a76 7B68     		ldr	r3, [r7, #4]
 2120 0a78 5B68     		ldr	r3, [r3, #4]
 2121 0a7a 1A46     		mov	r2, r3
 2122 0a7c FB68     		ldr	r3, [r7, #12]
 2123 0a7e 1A43     		orrs	r2, r2, r3
 2124 0a80 7B68     		ldr	r3, [r7, #4]
 2125 0a82 5A60     		str	r2, [r3, #4]
 2126 0a84 08E0     		b	.L67
 2127              	.L68:
1597:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1598:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1599:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1600:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* Disable the selected ADC interrupts */
1601:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     ADCx->CR1 &= (~(uint32_t)itmask);
 2128              		.loc 1 1601 0
 2129 0a86 7B68     		ldr	r3, [r7, #4]
 2130 0a88 5B68     		ldr	r3, [r3, #4]
 2131 0a8a 1A46     		mov	r2, r3
 2132 0a8c FB68     		ldr	r3, [r7, #12]
 2133 0a8e 6FEA0303 		mvn	r3, r3
 2134 0a92 1A40     		ands	r2, r2, r3
 2135 0a94 7B68     		ldr	r3, [r7, #4]
 2136 0a96 5A60     		str	r2, [r3, #4]
 2137              	.L67:
1602:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1603:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 2138              		.loc 1 1603 0
 2139 0a98 07F11407 		add	r7, r7, #20
 2140 0a9c BD46     		mov	sp, r7
 2141 0a9e 80BC     		pop	{r7}
 2142 0aa0 7047     		bx	lr
 2143              		.cfi_endproc
 2144              	.LFE143:
 2146 0aa2 00BF     		.align	2
 2147              		.global	ADC_GetFlagStatus
 2148              		.thumb
 2149              		.thumb_func
 2151              	ADC_GetFlagStatus:
 2152              	.LFB144:
1604:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1605:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1606:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Checks whether the specified ADC flag is set or not.
1607:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1608:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_FLAG: specifies the flag to check. 
1609:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1610:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_AWD: Analog watchdog flag
1611:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_EOC: End of conversion flag
1612:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JEOC: End of injected group conversion flag
1613:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
1614:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
1615:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_OVR: Overrun flag                                                 
1616:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The new state of ADC_FLAG (SET or RESET).
1617:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1618:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
1619:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 2153              		.loc 1 1619 0
 2154              		.cfi_startproc
 2155              		@ args = 0, pretend = 0, frame = 16
 2156              		@ frame_needed = 1, uses_anonymous_args = 0
 2157              		@ link register save eliminated.
 2158 0aa4 80B4     		push	{r7}
 2159              	.LCFI100:
 2160              		.cfi_def_cfa_offset 4
 2161              		.cfi_offset 7, -4
 2162 0aa6 85B0     		sub	sp, sp, #20
 2163              	.LCFI101:
 2164              		.cfi_def_cfa_offset 24
 2165 0aa8 00AF     		add	r7, sp, #0
 2166              	.LCFI102:
 2167              		.cfi_def_cfa_register 7
 2168 0aaa 7860     		str	r0, [r7, #4]
 2169 0aac 0B46     		mov	r3, r1
 2170 0aae FB70     		strb	r3, [r7, #3]
1620:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   FlagStatus bitstatus = RESET;
 2171              		.loc 1 1620 0
 2172 0ab0 4FF00003 		mov	r3, #0
 2173 0ab4 FB73     		strb	r3, [r7, #15]
1621:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1622:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1623:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
1624:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1625:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the status of the specified ADC flag */
1626:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 2174              		.loc 1 1626 0
 2175 0ab6 7B68     		ldr	r3, [r7, #4]
 2176 0ab8 1B68     		ldr	r3, [r3, #0]
 2177 0aba 1A46     		mov	r2, r3
 2178 0abc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2179 0abe 1340     		ands	r3, r3, r2
 2180 0ac0 002B     		cmp	r3, #0
 2181 0ac2 03D0     		beq	.L71
1627:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1628:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* ADC_FLAG is set */
1629:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = SET;
 2182              		.loc 1 1629 0
 2183 0ac4 4FF00103 		mov	r3, #1
 2184 0ac8 FB73     		strb	r3, [r7, #15]
 2185 0aca 02E0     		b	.L72
 2186              	.L71:
1630:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1631:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1632:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1633:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* ADC_FLAG is reset */
1634:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 2187              		.loc 1 1634 0
 2188 0acc 4FF00003 		mov	r3, #0
 2189 0ad0 FB73     		strb	r3, [r7, #15]
 2190              	.L72:
1635:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1636:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Return the ADC_FLAG status */
1637:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return  bitstatus;
 2191              		.loc 1 1637 0
 2192 0ad2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1638:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 2193              		.loc 1 1638 0
 2194 0ad4 1846     		mov	r0, r3
 2195 0ad6 07F11407 		add	r7, r7, #20
 2196 0ada BD46     		mov	sp, r7
 2197 0adc 80BC     		pop	{r7}
 2198 0ade 7047     		bx	lr
 2199              		.cfi_endproc
 2200              	.LFE144:
 2202              		.align	2
 2203              		.global	ADC_ClearFlag
 2204              		.thumb
 2205              		.thumb_func
 2207              	ADC_ClearFlag:
 2208              	.LFB145:
1639:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1640:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1641:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Clears the ADCx's pending flags.
1642:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1643:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_FLAG: specifies the flag to clear. 
1644:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be any combination of the following values:
1645:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_AWD: Analog watchdog flag
1646:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_EOC: End of conversion flag
1647:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JEOC: End of injected group conversion flag
1648:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
1649:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
1650:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_FLAG_OVR: Overrun flag                          
1651:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1652:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1653:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
1654:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 2209              		.loc 1 1654 0
 2210              		.cfi_startproc
 2211              		@ args = 0, pretend = 0, frame = 8
 2212              		@ frame_needed = 1, uses_anonymous_args = 0
 2213              		@ link register save eliminated.
 2214 0ae0 80B4     		push	{r7}
 2215              	.LCFI103:
 2216              		.cfi_def_cfa_offset 4
 2217              		.cfi_offset 7, -4
 2218 0ae2 83B0     		sub	sp, sp, #12
 2219              	.LCFI104:
 2220              		.cfi_def_cfa_offset 16
 2221 0ae4 00AF     		add	r7, sp, #0
 2222              	.LCFI105:
 2223              		.cfi_def_cfa_register 7
 2224 0ae6 7860     		str	r0, [r7, #4]
 2225 0ae8 0B46     		mov	r3, r1
 2226 0aea FB70     		strb	r3, [r7, #3]
1655:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1656:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1657:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
1658:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1659:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the selected ADC flags */
1660:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->SR = ~(uint32_t)ADC_FLAG;
 2227              		.loc 1 1660 0
 2228 0aec FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2229 0aee 6FEA0302 		mvn	r2, r3
 2230 0af2 7B68     		ldr	r3, [r7, #4]
 2231 0af4 1A60     		str	r2, [r3, #0]
1661:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 2232              		.loc 1 1661 0
 2233 0af6 07F10C07 		add	r7, r7, #12
 2234 0afa BD46     		mov	sp, r7
 2235 0afc 80BC     		pop	{r7}
 2236 0afe 7047     		bx	lr
 2237              		.cfi_endproc
 2238              	.LFE145:
 2240              		.align	2
 2241              		.global	ADC_GetITStatus
 2242              		.thumb
 2243              		.thumb_func
 2245              	ADC_GetITStatus:
 2246              	.LFB146:
1662:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1663:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1664:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Checks whether the specified ADC interrupt has occurred or not.
1665:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx:   where x can be 1, 2 or 3 to select the ADC peripheral.
1666:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_IT: specifies the ADC interrupt source to check. 
1667:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1668:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_EOC: End of conversion interrupt mask
1669:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
1670:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
1671:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_OVR: Overrun interrupt mask                        
1672:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval The new state of ADC_IT (SET or RESET).
1673:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1674:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
1675:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 2247              		.loc 1 1675 0
 2248              		.cfi_startproc
 2249              		@ args = 0, pretend = 0, frame = 24
 2250              		@ frame_needed = 1, uses_anonymous_args = 0
 2251              		@ link register save eliminated.
 2252 0b00 80B4     		push	{r7}
 2253              	.LCFI106:
 2254              		.cfi_def_cfa_offset 4
 2255              		.cfi_offset 7, -4
 2256 0b02 87B0     		sub	sp, sp, #28
 2257              	.LCFI107:
 2258              		.cfi_def_cfa_offset 32
 2259 0b04 00AF     		add	r7, sp, #0
 2260              	.LCFI108:
 2261              		.cfi_def_cfa_register 7
 2262 0b06 7860     		str	r0, [r7, #4]
 2263 0b08 0B46     		mov	r3, r1
 2264 0b0a 7B80     		strh	r3, [r7, #2]	@ movhi
1676:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ITStatus bitstatus = RESET;
 2265              		.loc 1 1676 0
 2266 0b0c 4FF00003 		mov	r3, #0
 2267 0b10 FB75     		strb	r3, [r7, #23]
1677:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint32_t itmask = 0, enablestatus = 0;
 2268              		.loc 1 1677 0
 2269 0b12 4FF00003 		mov	r3, #0
 2270 0b16 3B61     		str	r3, [r7, #16]
 2271 0b18 4FF00003 		mov	r3, #0
 2272 0b1c FB60     		str	r3, [r7, #12]
1678:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1679:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1680:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1681:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_IT(ADC_IT));
1682:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1683:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADC IT index */
1684:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   itmask = ADC_IT >> 8;
 2273              		.loc 1 1684 0
 2274 0b1e 7B88     		ldrh	r3, [r7, #2]
 2275 0b20 4FEA1323 		lsr	r3, r3, #8
 2276 0b24 9BB2     		uxth	r3, r3
 2277 0b26 3B61     		str	r3, [r7, #16]
1685:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1686:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADC_IT enable bit status */
1687:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 2278              		.loc 1 1687 0
 2279 0b28 7B68     		ldr	r3, [r7, #4]
 2280 0b2a 5B68     		ldr	r3, [r3, #4]
 2281 0b2c 1A46     		mov	r2, r3
 2282 0b2e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2283 0b30 DBB2     		uxtb	r3, r3
 2284 0b32 4FF00101 		mov	r1, #1
 2285 0b36 01FA03F3 		lsl	r3, r1, r3
 2286 0b3a 1340     		ands	r3, r3, r2
 2287 0b3c FB60     		str	r3, [r7, #12]
1688:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1689:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the status of the specified ADC interrupt */
1690:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 2288              		.loc 1 1690 0
 2289 0b3e 7B68     		ldr	r3, [r7, #4]
 2290 0b40 1B68     		ldr	r3, [r3, #0]
 2291 0b42 1A46     		mov	r2, r3
 2292 0b44 3B69     		ldr	r3, [r7, #16]
 2293 0b46 1340     		ands	r3, r3, r2
 2294 0b48 002B     		cmp	r3, #0
 2295 0b4a 06D0     		beq	.L75
 2296              		.loc 1 1690 0 is_stmt 0 discriminator 1
 2297 0b4c FB68     		ldr	r3, [r7, #12]
 2298 0b4e 002B     		cmp	r3, #0
 2299 0b50 03D0     		beq	.L75
1691:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1692:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* ADC_IT is set */
1693:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = SET;
 2300              		.loc 1 1693 0 is_stmt 1
 2301 0b52 4FF00103 		mov	r3, #1
 2302 0b56 FB75     		strb	r3, [r7, #23]
 2303 0b58 02E0     		b	.L76
 2304              	.L75:
1694:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1695:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   else
1696:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   {
1697:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     /* ADC_IT is reset */
1698:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****     bitstatus = RESET;
 2305              		.loc 1 1698 0
 2306 0b5a 4FF00003 		mov	r3, #0
 2307 0b5e FB75     		strb	r3, [r7, #23]
 2308              	.L76:
1699:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   }
1700:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Return the ADC_IT status */
1701:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   return  bitstatus;
 2309              		.loc 1 1701 0
 2310 0b60 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1702:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }
 2311              		.loc 1 1702 0
 2312 0b62 1846     		mov	r0, r3
 2313 0b64 07F11C07 		add	r7, r7, #28
 2314 0b68 BD46     		mov	sp, r7
 2315 0b6a 80BC     		pop	{r7}
 2316 0b6c 7047     		bx	lr
 2317              		.cfi_endproc
 2318              	.LFE146:
 2320 0b6e 00BF     		.align	2
 2321              		.global	ADC_ClearITPendingBit
 2322              		.thumb
 2323              		.thumb_func
 2325              	ADC_ClearITPendingBit:
 2326              	.LFB147:
1703:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** 
1704:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** /**
1705:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @brief  Clears the ADCx's interrupt pending bits.
1706:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
1707:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @param  ADC_IT: specifies the ADC interrupt pending bit to clear.
1708:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *          This parameter can be one of the following values:
1709:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_EOC: End of conversion interrupt mask
1710:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
1711:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
1712:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   *            @arg ADC_IT_OVR: Overrun interrupt mask                         
1713:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   * @retval None
1714:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   */
1715:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
1716:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** {
 2327              		.loc 1 1716 0
 2328              		.cfi_startproc
 2329              		@ args = 0, pretend = 0, frame = 16
 2330              		@ frame_needed = 1, uses_anonymous_args = 0
 2331              		@ link register save eliminated.
 2332 0b70 80B4     		push	{r7}
 2333              	.LCFI109:
 2334              		.cfi_def_cfa_offset 4
 2335              		.cfi_offset 7, -4
 2336 0b72 85B0     		sub	sp, sp, #20
 2337              	.LCFI110:
 2338              		.cfi_def_cfa_offset 24
 2339 0b74 00AF     		add	r7, sp, #0
 2340              	.LCFI111:
 2341              		.cfi_def_cfa_register 7
 2342 0b76 7860     		str	r0, [r7, #4]
 2343 0b78 0B46     		mov	r3, r1
 2344 0b7a 7B80     		strh	r3, [r7, #2]	@ movhi
1717:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   uint8_t itmask = 0;
 2345              		.loc 1 1717 0
 2346 0b7c 4FF00003 		mov	r3, #0
 2347 0b80 FB73     		strb	r3, [r7, #15]
1718:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Check the parameters */
1719:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_ALL_PERIPH(ADCx));
1720:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   assert_param(IS_ADC_IT(ADC_IT)); 
1721:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Get the ADC IT index */
1722:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   itmask = (uint8_t)(ADC_IT >> 8);
 2348              		.loc 1 1722 0
 2349 0b82 7B88     		ldrh	r3, [r7, #2]
 2350 0b84 4FEA1323 		lsr	r3, r3, #8
 2351 0b88 9BB2     		uxth	r3, r3
 2352 0b8a FB73     		strb	r3, [r7, #15]
1723:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   /* Clear the selected ADC interrupt pending bits */
1724:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c ****   ADCx->SR = ~(uint32_t)itmask;
 2353              		.loc 1 1724 0
 2354 0b8c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 2355 0b8e 6FEA0302 		mvn	r2, r3
 2356 0b92 7B68     		ldr	r3, [r7, #4]
 2357 0b94 1A60     		str	r2, [r3, #0]
1725:../STM32F4xx_StdPeriph_Driver/src/stm32f4xx_adc.c **** }                    
 2358              		.loc 1 1725 0
 2359 0b96 07F11407 		add	r7, r7, #20
 2360 0b9a BD46     		mov	sp, r7
 2361 0b9c 80BC     		pop	{r7}
 2362 0b9e 7047     		bx	lr
 2363              		.cfi_endproc
 2364              	.LFE147:
 2366              	.Letext0:
 2367              		.file 2 "d:\\elektronik\\ides\\chibistudio\\tools\\gnu tools arm embedded\\4.6 2012q2\\bin\\../lib
 2368              		.file 3 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\CMSIS\\Device\\STM32F4xx\\Include/
 2369              		.file 4 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\STM32F4xx_StdPeriph_Driver\\inc/st
 2370              		.file 5 "D:\\Elektronik\\Projekte\\thundercyer-the-alarm-clock\\CMSIS\\Include/core_cm4.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_adc.c
  C:\TEMP\ccEEG7ay.s:19     .text:00000000 $t
  C:\TEMP\ccEEG7ay.s:24     .text:00000000 ADC_DeInit
  C:\TEMP\ccEEG7ay.s:57     .text:00000020 ADC_Init
  C:\TEMP\ccEEG7ay.s:182    .text:000000d8 ADC_StructInit
  C:\TEMP\ccEEG7ay.s:241    .text:00000124 ADC_CommonInit
  C:\TEMP\ccEEG7ay.s:312    .text:00000180 ADC_CommonStructInit
  C:\TEMP\ccEEG7ay.s:359    .text:000001b4 ADC_Cmd
  C:\TEMP\ccEEG7ay.s:411    .text:000001ec ADC_AnalogWatchdogCmd
  C:\TEMP\ccEEG7ay.s:464    .text:00000228 ADC_AnalogWatchdogThresholdsConfig
  C:\TEMP\ccEEG7ay.s:507    .text:00000250 ADC_AnalogWatchdogSingleChannelConfig
  C:\TEMP\ccEEG7ay.s:560    .text:00000288 ADC_TempSensorVrefintCmd
  C:\TEMP\ccEEG7ay.s:615    .text:000002d4 ADC_VBATCmd
  C:\TEMP\ccEEG7ay.s:670    .text:00000320 ADC_RegularChannelConfig
  C:\TEMP\ccEEG7ay.s:912    .text:000004dc ADC_SoftwareStartConv
  C:\TEMP\ccEEG7ay.s:949    .text:000004fc ADC_GetSoftwareStartConvStatus
  C:\TEMP\ccEEG7ay.s:1001   .text:00000534 ADC_EOCOnEachRegularChannelCmd
  C:\TEMP\ccEEG7ay.s:1053   .text:0000056c ADC_ContinuousModeCmd
  C:\TEMP\ccEEG7ay.s:1105   .text:000005a4 ADC_DiscModeChannelCountConfig
  C:\TEMP\ccEEG7ay.s:1166   .text:000005f0 ADC_DiscModeCmd
  C:\TEMP\ccEEG7ay.s:1218   .text:00000628 ADC_GetConversionValue
  C:\TEMP\ccEEG7ay.s:1254   .text:00000644 ADC_GetMultiModeConversionValue
  C:\TEMP\ccEEG7ay.s:1285   .text:0000065c ADC_DMACmd
  C:\TEMP\ccEEG7ay.s:1337   .text:00000694 ADC_DMARequestAfterLastTransferCmd
  C:\TEMP\ccEEG7ay.s:1389   .text:000006cc ADC_MultiModeDMARequestAfterLastTransferCmd
  C:\TEMP\ccEEG7ay.s:1444   .text:00000718 ADC_InjectedChannelConfig
  C:\TEMP\ccEEG7ay.s:1622   .text:0000085c ADC_InjectedSequencerLengthConfig
  C:\TEMP\ccEEG7ay.s:1683   .text:000008a8 ADC_SetInjectedOffset
  C:\TEMP\ccEEG7ay.s:1733   .text:000008dc ADC_ExternalTrigInjectedConvConfig
  C:\TEMP\ccEEG7ay.s:1785   .text:00000914 ADC_ExternalTrigInjectedConvEdgeConfig
  C:\TEMP\ccEEG7ay.s:1837   .text:0000094c ADC_SoftwareStartInjectedConv
  C:\TEMP\ccEEG7ay.s:1874   .text:0000096c ADC_GetSoftwareStartInjectedConvCmdStatus
  C:\TEMP\ccEEG7ay.s:1926   .text:000009a4 ADC_AutoInjectedConvCmd
  C:\TEMP\ccEEG7ay.s:1978   .text:000009dc ADC_InjectedDiscModeCmd
  C:\TEMP\ccEEG7ay.s:2030   .text:00000a14 ADC_GetInjectedConversionValue
  C:\TEMP\ccEEG7ay.s:2080   .text:00000a48 ADC_ITConfig
  C:\TEMP\ccEEG7ay.s:2151   .text:00000aa4 ADC_GetFlagStatus
  C:\TEMP\ccEEG7ay.s:2207   .text:00000ae0 ADC_ClearFlag
  C:\TEMP\ccEEG7ay.s:2245   .text:00000b00 ADC_GetITStatus
  C:\TEMP\ccEEG7ay.s:2325   .text:00000b70 ADC_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
