
*** Running vivado
    with args -log TP2_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source TP2_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source TP2_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_microblaze_0_0/TP2_microblaze_0_0.xdc] for cell 'TP2_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_microblaze_0_0/TP2_microblaze_0_0.xdc] for cell 'TP2_i/microblaze_0/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_dlmb_v10_0/TP2_dlmb_v10_0.xdc] for cell 'TP2_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_dlmb_v10_0/TP2_dlmb_v10_0.xdc] for cell 'TP2_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_ilmb_v10_0/TP2_ilmb_v10_0.xdc] for cell 'TP2_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_ilmb_v10_0/TP2_ilmb_v10_0.xdc] for cell 'TP2_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_microblaze_0_axi_intc_0/TP2_microblaze_0_axi_intc_0.xdc] for cell 'TP2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_microblaze_0_axi_intc_0/TP2_microblaze_0_axi_intc_0.xdc] for cell 'TP2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_mdm_1_0/TP2_mdm_1_0.xdc] for cell 'TP2_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_mdm_1_0/TP2_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 908.070 ; gain = 418.078
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_mdm_1_0/TP2_mdm_1_0.xdc] for cell 'TP2_i/mdm_1/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0.xdc] for cell 'TP2_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0.xdc] for cell 'TP2_i/clk_wiz_1/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0_board.xdc] for cell 'TP2_i/clk_wiz_1/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_clk_wiz_1_0/TP2_clk_wiz_1_0_board.xdc] for cell 'TP2_i/clk_wiz_1/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_rst_clk_wiz_1_100M_0/TP2_rst_clk_wiz_1_100M_0.xdc] for cell 'TP2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_rst_clk_wiz_1_100M_0/TP2_rst_clk_wiz_1_100M_0.xdc] for cell 'TP2_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_rst_clk_wiz_1_100M_0/TP2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'TP2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_rst_clk_wiz_1_100M_0/TP2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'TP2_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_0/TP2_axi_gpio_0_0.xdc] for cell 'TP2_i/led_switch/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_0/TP2_axi_gpio_0_0.xdc] for cell 'TP2_i/led_switch/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_0/TP2_axi_gpio_0_0_board.xdc] for cell 'TP2_i/led_switch/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_0/TP2_axi_gpio_0_0_board.xdc] for cell 'TP2_i/led_switch/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_1/TP2_axi_gpio_0_1.xdc] for cell 'TP2_i/boutons/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_1/TP2_axi_gpio_0_1.xdc] for cell 'TP2_i/boutons/U0'
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_1/TP2_axi_gpio_0_1_board.xdc] for cell 'TP2_i/boutons/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_axi_gpio_0_1/TP2_axi_gpio_0_1_board.xdc] for cell 'TP2_i/boutons/U0'
Parsing XDC File [C:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/constrs_1/imports/Fichiers XDC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/constrs_1/imports/Fichiers XDC/Nexys4DDR_Master.xdc]
Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_microblaze_0_axi_intc_0/TP2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'TP2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/bd/TP2/ip/TP2_microblaze_0_axi_intc_0/TP2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'TP2_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'TP2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 918.805 ; gain = 731.668
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.719 . Memory (MB): peak = 918.805 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14075b8f6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.383 . Memory (MB): peak = 918.805 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 46 load pin(s).
INFO: [Opt 31-10] Eliminated 195 cells.
Phase 2 Constant Propagation | Checksum: 1606a5179

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 918.805 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Data_Flow_I/EX_Op1_Zero.
WARNING: [Opt 31-6] Deleting driverless net: TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/Carry_OUT.
WARNING: [Opt 31-6] Deleting driverless net: TP2_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Decode_I/EX_Op1_Zero.
INFO: [Opt 31-12] Eliminated 588 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4395 unconnected cells.
Phase 3 Sweep | Checksum: 95cbf727

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 918.805 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 95cbf727

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 918.805 ; gain = 0.000
Implement Debug Cores | Checksum: 1a7ee152b
Logic Optimization | Checksum: 1a7ee152b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 95cbf727

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 988.172 ; gain = 0.000
Ending Power Optimization Task | Checksum: 95cbf727

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 69.367
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 988.172 ; gain = 69.367
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 988.172 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 8afb6ff5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 5e901fd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.238 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 5e901fd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 5e901fd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.272 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: f11d4215

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: f11d4215

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 546fa47d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 988.172 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 546fa47d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 546fa47d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 94aeb36c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1273bd5af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1a232a7a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1fa2322b4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1cde3992c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 20e57a4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 20e57a4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 20e57a4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 20e57a4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 20e57a4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 20e57a4b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 167218787

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 167218787

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1450e7a7b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 20d416137

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 139310eff

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 18703f0f7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1a184a320

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1a184a320

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1a184a320

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1dd4451f3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.500. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 16f70135a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 16f70135a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 16f70135a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 16f70135a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 16f70135a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 192c5312f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 192c5312f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000
Ending Placer Task | Checksum: 16e1e5964

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 988.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 988.172 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 988.172 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 988.172 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b2f15a1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1108.117 ; gain = 119.945

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b2f15a1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1108.117 ; gain = 119.945
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1be40c904

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1131.813 ; gain = 143.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.55   | TNS=0      | WHS=-0.203 | THS=-33.6  |

Phase 2 Router Initialization | Checksum: 1be40c904

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 5eb1f1a1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 104b2bd87

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.42   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 129cfad4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641
Phase 4 Rip-up And Reroute | Checksum: 129cfad4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 129cfad4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.5    | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 129cfad4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 129cfad4d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 129cfad4d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.5    | TNS=0      | WHS=0.057  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 129cfad4d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.654437 %
  Global Horizontal Routing Utilization  = 0.729398 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 129cfad4d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 129cfad4d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 123a80d5f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1131.813 ; gain = 143.641

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.5    | TNS=0      | WHS=0.057  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 123a80d5f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1131.813 ; gain = 143.641
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 123a80d5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1131.813 ; gain = 143.641

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:33 . Memory (MB): peak = 1131.813 ; gain = 143.641
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1131.813 ; gain = 143.641
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1131.813 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/3502859/TP/TP2_ex2/TP2_ex2.runs/impl_1/TP2_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE. Acceptable value is 200.
WARNING: [Power 33-249] Failed to set toggle rate on a clock net Ext_JTAG_UPDATE__0. Acceptable value is 200.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'TP2_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/3502859/TP/TP2_ex2/TP2_ex2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/62751c34/data/mb_bootloop_le.elf 

Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TP2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1473.270 ; gain = 338.973
INFO: [Common 17-206] Exiting Vivado at Mon Feb 27 09:12:33 2017...
