%\begin{filecontents}{\jobname.bib}
@IEEEtranBSTCTL{IEEEexample:BSTcontrol,
    CTLdash_repeated_names= "no",
}

------------------------------------------------------------------------------
General
------------------------------------------------------------------------------
@article{confine,
    author = {Lampson, Butler W.},
    title = {A Note on the Confinement Problem},
    journal = {Communications of the ACM},
    year = {1973},
} 

@article{archimpl,
    author = {Norman E. Proctor},
    title = {Architectural Implications of Covert Channels},
    journal = {National Computer Security Conference},
    year = {1992}
}

@inproceedings{heyyou,
    author = {Ristenpart, Thomas and Tromer, Eran and Shacham, Hovav and 
        Savage, Stefan},
    title = {Hey, you, get off of my cloud: exploring information leakage in 
        third-party compute clouds},
    series = {CCS '09},
}

@inproceedings{mls,
    author = { LaPadula, L. J. and Bell, D. E. },
    title = {Secure Computer Systems: A Mathematical Model},
    journal = {Reprinted in J. of Computer Security},
    year = {1996},
}

@inproceedings{katsuba,
    author = { Karatsuba, A. and Ofman, Yu. },
    title = { Multiplication of Many-Digital Numbers by Automatic Computers },
    journal = { Proceedings of the USSR Academy of Sciences },
    year = { 1963 }
}

------------------------------------------------------------------------------
Microarchitecture Attacks
------------------------------------------------------------------------------
@inproceedings{percival,
    author = {Colin Percival},
    title = {Cache missing for fun and profit},
    booktitle = {BSDCan},
    year = {2005}
}

@TECHREPORT{bernstein,
    author = {Daniel J. Bernstein},
    title = {Cache-timing attacks on AES},
    year = {2005}
}

@inproceedings{busmon,
    author = {Fryer, Richard E.},
    title = {The Memory Bus Monitor: A New Device for Developing Real-time 
        Systems},
    series = {AFIPS '73},
}

@inproceedings{caseofaes,
     author = {Osvik, Dag Arne and Shamir, Adi and Tromer, Eran},
     title = {Cache Attacks and Countermeasures: The Case of AES},
     series = {CT-RSA'06},
}

@inproceedings{remoteaes,
    author = { Acii\c{c}mez, Onur and Schindler, W. and Ko\c{c}, \c{C}etin 
        Kaya},
    title = { Cache Based Remote Timing Attack on the AES. },
    series = { CT-RSA, '07 }
}

@inproceedings{remotepractical,
    author = {Brumley, David and Boneh, Dan},
    title = {Remote Timing Attacks Are Practical},
    series = {SSYM'03},
}

@inproceedings{analyticalcache,
     author = {Tiri, Kris and Acii\c{c}mez, Onur and Neve, Michael and 
         Andersen, Flemming},
     title = {An Analytical Model for Time-driven Cache Attacks},
     series = {FSE'07}
}

@inproceedings{collision,
    author = {Bonneau, Joseph and Mironov, Ilya},
    title = {Cache-collision Timing Attacks Against AES},
    series = {CHES'06}
}

@inproceedings{branchpred,
     author = {Acii\c{c}mez, Onur and Ko\c{c}, \c{C}etin Kaya and Seifert, 
         Jean-Pierre},
     title = {On the Power of Simple Branch Prediction Analysis},
     booktitle = {},
     year = {},
     series = {ASIACCS '07},
}

@inproceedings{predictingbranch,
     author = {Acii\c{c}mez, Onur and Ko\c{c}, \c{C}etin Kaya and Seifert, 
         Jean-Pierre},
     title = {Predicting Secret Keys via Branch Prediction},
     series = {CT-RSA '07}
}

@inproceedings{icache,
   author = {Acii\c{c}mez, Onur},
   title = {Yet Another MicroArchitectural Attack:: Exploiting I-Cache},
   series = {CSAW '07},
}

@inproceedings{deconstructing,
   author = {Kong, Jingfei and Aciicmez, Onur and Seifert, Jean-Pierre and 
       Zhou, Huiyang},
   title = {Deconstructing New Cache Designs for Thwarting Software Cache-based 
       Side Channel Attacks},
   series = {CSAW '08},
   booktitle = {},
   year = {}
}

@inproceedings{cachegames,
   author = {Gullasch, David and Bangerter, Endre and Krenn, Stephan},
   title = {Cache Games -- Bringing Access-Based Cache Attacks on AES to 
       Practice},
   booktitle = {},
   series = {SP '11}
}

@inproceedings{crossvm,
     author = {Zhang, Yinqian and Juels, Ari and Reiter, Michael K. and 
         Ristenpart, Thomas},
     title = {Cross-VM Side Channels and Their Use to Extract Private Keys},
     series = {CCS '12}
} 

@inproceedings{whispers,
     author = {Wu, Zhenyu and Xu, Zhang and Wang, Haining},
     title = {Whispers in the Hyper-space: High-speed Covert Channel Attacks in 
         the Cloud},
     series = {Security'12},
}

@inproceedings{pipelines,
     author = {Wang, Zhenghong and Lee, Ruby B.},
     title = {Covert and Side Channels Due to Processor Architecture},
     series = {ACSAC '06},
     booktitle = {},
     year = {}
}

------------------------------------------------------------------------------
HDL 
------------------------------------------------------------------------------
@inproceedings{caisson-pldi11,
    author = {Li, Xun and Tiwari, Mohit and Oberg, Jason K. and Kashyap, 
        Vineeth and Chong, Frederic T. and Sherwood, Timothy and Hardekopf, 
        Ben},
    title = {Caisson: A Hardware Description Language for Secure Information 
        Flow},
    series = {PLDI '11},
}

@inproceedings{caisson-plas10,
     author = {Li, Xun and Tiwari, Mohit and Hardekopf, Ben and Sherwood, 
         Timothy and Chong, Frederic T.},
     title = {Secure Information Flow Analysis for Hardware Design: Using the 
         Right Abstraction for the Job},
     series = {PLAS '10},
}

@inproceedings{sapper-plas13,
     author = {Li, Xun and Kashyap, Vineeth and Oberg, Jason K. and Tiwari, 
         Mohit and Rajarathinam, Vasanth Ram and Kastner, Ryan and Sherwood, 
         Timothy and Hardekopf, Ben and Chong, Frederic T.},
      title = {Position Paper: Sapper -- a Language for Provable Hardware 
          Policy Enforcement},
      series = {PLAS '13},
} 

@inproceedings{secverilog,
    author = { Anonymized },
    title = { A Hardware Design Language for Efficient Control of Timing 
        Channels },
    series = { In submission }
}

------------------------------------------------------------------------------
Language Based Information Flow
------------------------------------------------------------------------------
@article{sabandmyers,
    author = { Andrei Sablefield, Andrew Myers },
    title = { Language-Based Information-Flow Security },
    journal = { Journal on Selected Areas in Communications },
    year = {2003}
}
@article{mlsprove,
    author = { Feiertag, R. J. },
    title = { A Technique for Proving Specifications are Multilevel Secure },
    journal = {Tech. Rep. CSL-109, SRI International COmputer Science Lab},
    year = {1980}
}
@article{infogypsy,
    author = {McHugh, J. and Good, D.I.},
    title = { An Information Flow Tool for Gypsy },
    series = {S\&P, 1985}
}
@article{denninganddenning,
    author = {Denning, Dorothy E. and Denning, Peter J.},
    title = {Certification of Programs for Secure Information Flow},
    journal = {Commun. ACM},
    year = {1977},
}
@inproceedings{termsens,
    author = {Volpano, Dennis and Smith, Geoffrey},
    title = {Eliminating Covert Flows with Minimum Typings},
    series = {CSFW '97},
}
@inproceedings{timesens,
    author = {Volpano, Dennis and Smith, Geoffrey},
    title = {Probabilistic Noninterference in a Concurrent Language},
    journal = {J. Comput. Secur.},
    year = {1999},
}
@inproceedings{timetrans,
    author = {Agat, Johan},
    title = {Transforming out Timing Leaks},
    series = {POPL '00},
}
@inproceedings{probmulti,
     author = {Sabelfeld, Andrei and Sands, David},
     title = {Probabilistic Noninterference for Multi-Threaded Programs},
     series = {CSFW '00},
}
@inproceedings{staticdist,
    author = {Sablefield, A. and Mantel, H.},
    title = { Static confidentiality enforcement for distributed programs },
    journal = { Symp. on Static Analysis },
    year = {2002}
}
@inproceedings{covertcap,
    author = {Millen, J.K},
    title = {Covert Channel Capacity},
    series = {S\&P '87}
}

------------------------------------------------------------------------------
Language level Timing Channel Prevention/Detection
------------------------------------------------------------------------------
@inproceedings{quantleaks,
    author = {Pierro, Alessandra and Hankin, Chris and Wiklicky, Herbert},
    title = {Quantifying Timing Leaks and Cost Optimisation},
    series = {ICICS '08}
}
@inproceedings{mitigation1,
    author = {Askarov, Aslan and Zhang, Danfeng and Myers, Andrew C.},
    title = {Predictive Black-box Mitigation of Timing Channels},
    series = {CCS '10}
}

@inproceedings{mitigation2,
     author = {Zhang, Danfeng and Askarov, Aslan and Myers, Andrew C.},
     title = {Predictive Mitigation of Timing Channels in Interactive Systems},
     series = {CCS '11}
}

@inproceedings{mitigation3,
    author = {Zhang, Danfeng and Askarov, Aslan and Myers, Andrew C.},
    title = {Language-based Control and Mitigation of Timing Channels},
    journal = {SIGPLAN Not.},
    year = {2012}
}

------------------------------------------------------------------------------
System Level Information Flow
------------------------------------------------------------------------------
@inproceedings{histar-sosp06,
 author = {Zeldovich, Nickolai and Boyd-Wickizer, Silas and Kohler, Eddie and Mazi\`{e}res, David},
 title = {Making Information Flow Explicit in HiStar},
 booktitle = {Proceedings of the 7th USENIX Symposium on Operating Systems Design and Implementation - Volume 7},
 series = {OSDI '06},
 year = {2006},
 location = {Seattle, WA},
 pages = {19--19},
 numpages = {1},
 url = {http://dl.acm.org/citation.cfm?id=1267308.1267327},
 acmid = {1267327},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
} 

@article{flume-sosp07,
 author = {Krohn, Maxwell and Yip, Alexander and Brodsky, Micah and Cliffer, Natan and Kaashoek, M. Frans and Kohler, Eddie and Morris, Robert},
 title = {Information Flow Control for Standard OS Abstractions},
 journal = {SIGOPS Oper. Syst. Rev.},
 issue_date = {December 2007},
 volume = {41},
 number = {6},
 month = oct,
 year = {2007},
 issn = {0163-5980},
 pages = {321--334},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/1323293.1294293},
 doi = {10.1145/1323293.1294293},
 acmid = {1294293},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {DIFC, decentralized information flow control, endpoints, reference monitor, system call interposition, web services},
}

@inproceedings{laminar-pldi09,
 author = {Roy, Indrajit and Porter, Donald E. and Bond, Michael D. and McKinley, Kathryn S. and Witchel, Emmett},
 title = {Laminar: Practical Fine-grained Decentralized Information Flow Control},
 booktitle = {Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '09},
 year = {2009},
 isbn = {978-1-60558-392-1},
 location = {Dublin, Ireland},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1542476.1542484},
 doi = {10.1145/1542476.1542484},
 acmid = {1542484},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {information flow control, java virtual machine, operating systems, security region},
} 

------------------------------------------------------------------------------
Microarchitecture Techniques
------------------------------------------------------------------------------
@inproceedings{newcache,
    author    = {Zhenghong Wang and Ruby B. Lee},
    title     = {New cache designs for thwarting software cache-based side
                channel attacks},
    booktitle = {ISCA},
    year      = {2007}
}

@inproceedings{ascend,
 author = {Fletcher, Christopher W. and Dijk, Marten van and Devadas, Srinivas},
 title = {A Secure Processor Architecture for Encrypted Computation on Untrusted Programs},
 booktitle = {Proceedings of the Seventh ACM Workshop on Scalable Trusted Computing},
 series = {STC '12},
 year = {2012},
 isbn = {978-1-4503-1662-0},
 location = {Raleigh, North Carolina, USA},
 pages = {3--8},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2382536.2382540},
 doi = {10.1145/2382536.2382540},
 acmid = {2382540},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {encrypted computation, secure processors},
} 

@inproceedings{execution_leases,
 author = {Tiwari, Mohit and Li, Xun and Wassel, Hassan M. G. and Chong, Frederic T. and Sherwood, Timothy},
 title = {Execution Leases: A Hardware-supported Mechanism for Enforcing Strong Non-interference},
 booktitle = {Proceedings of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 pages = {493--504},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1669112.1669174},
 doi = {10.1145/1669112.1669174},
 acmid = {1669174},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {covert channels, gate level information flow tracking, high assurance systems, timing channels},
} 

@inproceedings{glift-dac11,
 author = {Oberg, Jason and Hu, Wei and Irturk, Ali and Tiwari, Mohit and Sherwood, Timothy and Kastner, Ryan},
 title = {Information Flow Isolation in I2C and USB},
 booktitle = {Proceedings of the 48th Design Automation Conference},
 series = {DAC '11},
 year = {2011},
 isbn = {978-1-4503-0636-2},
 pages = {254--259},
 numpages = {6},
 doi = {10.1145/2024724.2024782},
 acmid = {2024782},
 keywords = {high-assurance systems, information flow tracking, timing channels},
} 

@inproceedings{glift-isca11,
 author = {Tiwari, Mohit and Oberg, Jason K. and Li, Xun and Valamehr, Jonathan and Levin, Timothy and Hardekopf, Ben and Kastner, Ryan and Chong, Frederic T. and Sherwood, Timothy},
 title = {Crafting a Usable Microkernel, Processor, and I/O System with Strict and Provable Information Flow Security},
 booktitle = {Proceedings of the 38th Annual International Symposium on Computer Architecture},
 series = {ISCA '11},
 year = {2011},
 isbn = {978-1-4503-0472-6},
 pages = {189--200},
 numpages = {12},
 doi = {10.1145/2000064.2000087},
 acmid = {2000087},
 keywords = {gate level information flow tracking, high assurance systems, non-interference},
} 

@inproceedings{yaonocs,
    author = {Wang, Yao and Suh, Edward},
    title  = {Efficient Timing Channel Protection for On-Chip Networks},
    booktitle = { Proceedings of the 6th ACM/IEEE International Symposium on 
        Networks-on-Chip. },
    series = {NOCS},
    year = {2012}
} 

@inproceedings{surfnoc,
 author = {Wassel, Hassan M. G. and Gao, Ying and Oberg, Jason K. and Huffmire, Ted and Kastner, Ryan and Chong, Frederic T. and Sherwood, Timothy},
 title = {SurfNoC: A Low Latency and Provably Non-interfering Approach to Secure Networks-on-chip},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {583--594},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485972},
 doi = {10.1145/2485922.2485972},
 acmid = {2485972},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {high assurance systems, networks-on-chip, non-interference},
} 

@inproceedings{ushpca14,
    author = {Wang, Yao and Ferraiuolo, Andrew and Suh, Edward},
    title  = {Timing Channel Protection for a Shared Memory Controller},
    booktitle = {Proceedings of the 20th International Symposium on High Performance 
        Computer Architecture},
    series = {HPCA 20},
    year = {2014}
}

@inproceedings{fletcher-hpca14,
    title = {Suppressing the Oblivious RAM Timing Channel While Making 
        Information Leakage and Program Efficiency Trade-offs},
    author = {Christopher W. Fletcher and Ling Ren and Xiangyao Yu and Marten van Dijk 
        and Omer Khan and Srinivas Devadas},
    booktitle = {Proceedings of the 20th International Symposium on High 
        Performance Computer Architecture},
    series = {HPCA},
    year = {2014}
} 

@inproceedings{glift-asplos09,
 author = {Tiwari, Mohit and Wassel, Hassan M.G. and Mazloom, Bita and Mysore, Shashidhar and Chong, Frederic T. and Sherwood, Timothy},
 title = {Complete Information Flow Tracking from the Gates Up},
 booktitle = {Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS XIV},
 year = {2009},
 isbn = {978-1-60558-406-5},
 pages = {109--120},
 numpages = {12},
 doi = {10.1145/1508244.1508258},
 acmid = {1508258},
 keywords = {gate level, information flow tracking, provably sound},
} 


@inproceedings{glift-dac10,
 author = {Oberg, Jason and Hu, Wei and Irturk, Ali and Tiwari, Mohit and Sherwood, Timothy and Kastner, Ryan},
 title = {Theoretical Analysis of Gate Level Information Flow Tracking},
 booktitle = {Proceedings of the 47th Design Automation Conference},
 series = {DAC '10},
 year = {2010},
 isbn = {978-1-4503-0002-5},
 pages = {244--247},
 numpages = {4},
 doi = {10.1145/1837274.1837337},
 acmid = {1837337},
 keywords = {Boolean logic, hardware security, information flow tracking},
} 

------------------------------------------------------------------------------
Cache Partitioning
------------------------------------------------------------------------------
@article{dynamic_partitioning,
 author = {Suh, G. E. and Rudolph, L. and Devadas, S.},
 title = {Dynamic Partitioning of Shared Cache Memory},
 journal = {J. Supercomput.},
 issue_date = {April 2004},
 volume = {28},
 number = {1},
 month = apr,
 year = {2004},
 issn = {0920-8542},
 pages = {7--26},
 numpages = {20},
 url = {http://dx.doi.org/10.1023/B:SUPE.0000014800.27383.8f},
 doi = {10.1023/B:SUPE.0000014800.27383.8f},
 acmid = {967444},
 publisher = {Kluwer Academic Publishers},
 address = {Hingham, MA, USA},
 keywords = {CMP and SMT, cache partitioning, shared caches},
} 


@ARTICLE{DRAMSim2, 
    author={Rosenfeld, P. and Cooper-Balis, E. and Jacob, B.}, 
    journal={Computer Architecture Letters}, 
    title={DRAMSim2: A Cycle Accurate Memory System Simulator}, 
    year={2011}, 
    volume={10}, 
    number={1}, 
    pages={16-19}, 
    keywords={DRAM chips;memory architecture;memory cards;DDR2/3 memory system 
        model;DRAMSim2 simulation;DRAMSim2 timing;Verilog model;cycle accurate 
            memory system simulator;trace-based simulation;visualization 
            tool;Computational modeling;Driver circuits;Hardware design 
            languages;Load modeling;Object oriented modeling;Random access 
            memory;Timing;DRAM;Primary memory;Simulation}, 
    doi={10.1109/L-CA.2011.4}, 
    ISSN={1556-6056},
}

@article{gem5,
         author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel 
             and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and 
                 Hestness, Joel and Hower, Derek R. and Krishna, Tushar and 
                 Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and 
                 Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, 
             David A.},
          title = {The gem5 simulator},
           journal = {SIGARCH Comput. Archit. News},
            issue_date = {May 2011},
             volume = {39},
              number = {2},
               month = aug,
                year = {2011},
                 issn = {0163-5964},
                  pages = {1--7},
                   numpages = {7},
                    doi = {10.1145/2024716.2024718},
                     acmid = {2024718},
    } 

------------------------------------------------------------------------------

------------------------------------------------------------------------------
@INPROCEEDINGS{rtas_cache_framework, 
 author={Mancuso, R. and Dudko, R. and Betti, E. and Cesati, M. and Caccamo, M. and Pellizzoni, R.}, 
 booktitle={Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th}, 
 title={Real-time cache management framework for multi-core architectures}, 
 year={2013}, 
 month={April}, 
 pages={45-54}, 
 keywords={cache storage;microprocessor chips;multiprocessing systems;parallel architectures;CPU;WCET;hardware resource sharing;kernel-level cache management technique;multicore architectures;multicore chip;real-time cache management framework;task memory access patterns}, 
 doi={10.1109/RTAS.2013.6531078}, 
 ISSN={1080-1812},
}

@inproceedings{Roy:2009:LPF:1542476.1542484,
 author = {Roy, Indrajit and Porter, Donald E. and Bond, Michael D. and McKinley, Kathryn S. and Witchel, Emmett},
 title = {Laminar: Practical Fine-grained Decentralized Information Flow Control},
 booktitle = {Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '09},
 year = {2009},
 isbn = {978-1-60558-392-1},
 location = {Dublin, Ireland},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1542476.1542484},
 doi = {10.1145/1542476.1542484},
 acmid = {1542484},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {information flow control, java virtual machine, operating systems, security region},
} 
