
---------- Begin Simulation Statistics ----------
final_tick                               14067252641025                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143034                       # Simulator instruction rate (inst/s)
host_mem_usage                               17196544                       # Number of bytes of host memory used
host_op_rate                                   230432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4633.34                       # Real time elapsed on the host
host_tick_rate                                9555471                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   662724391                       # Number of instructions simulated
sim_ops                                    1067668365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044274                       # Number of seconds simulated
sim_ticks                                 44273780568                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12505838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         9794                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     25012697                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         9794                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu0.num_load_insts                          8                       # Number of load instructions
system.cpu0.num_mem_refs                            9                       # number of memory refs
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        3     14.29%     14.29% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     14.29% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  4     19.05%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     33.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 5     23.81%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     66.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  6     28.57%     95.24% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 1      4.76%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           84                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      3272196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          357                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      6519318                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          357                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     73.08%     73.08% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     26.92%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        26                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         18                       # Number of instructions committed
system.cpu2.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       140928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests       282739                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          671                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  14                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu2.num_int_insts                          28                       # number of integer instructions
system.cpu2.num_int_register_reads                 70                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                29                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       5     17.86%     96.43% # Class of executed instruction
system.cpu2.op_class::MemWrite                      1      3.57%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        28                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        18513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        37848                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  27                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 16                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.00%     92.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1838702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3691922                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       708148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1494756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          3085505                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         2922888                       # number of cc regfile writes
system.switch_cpus0.committedInsts           80690021                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            100640532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.647716                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.647716                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        135013211                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        76069812                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 403989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          218                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          866157                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.757574                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            45033658                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           6155060                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3079                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     38809888                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          114                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      6155530                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    100656937                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     38878598                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          567                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    100722707                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     15243030                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           977                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     15258358                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          765                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        111477391                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            100653197                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655718                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         73097704                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.757051                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             100653299                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        97905830                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17413547                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.606901                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.606901                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           46      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     16978656     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       365164      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       270486      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       162293      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     21181474     21.03%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        27048      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       148952      0.15%     38.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        40573      0.04%     38.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     16514777     16.40%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      8976751      8.91%     64.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1069053      1.06%     65.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     29901954     29.69%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      5086047      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     100723274                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       82542726                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    164059135                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     81466777                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     81481319                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1499260                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014885                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          10956      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd          119      0.01%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        88499      5.90%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        449663     29.99%     36.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        14289      0.95%     37.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       868667     57.94%     95.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        67067      4.47%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      19679762                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    171436979                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     19186420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     19192788                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         100656937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        100723274                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        16405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           31                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined        10348                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    132550275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.759887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.392737                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     88835266     67.02%     67.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18551611     14.00%     81.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9938396      7.50%     88.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      5743053      4.33%     92.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5049312      3.81%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2640532      1.99%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1112132      0.84%     99.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       446772      0.34%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       233201      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    132550275                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.757578                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        75247                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         5312                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     38809888                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      6155530                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       50566705                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               132954264                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  71484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        148676944                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        60531779                       # number of cc regfile writes
system.switch_cpus1.committedInsts           98122731                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            169057581                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.354979                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.354979                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  10238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2306732                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        39292267                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.031716                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            67099296                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          13989070                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       46793097                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     61023903                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        82257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15790461                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    308147563                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     53110226                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6942811                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    270125318                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        235303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      4376529                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       2231286                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      4841750                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         6709                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1260464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1046268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        282249516                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            266860868                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655280                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        184952552                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.007163                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             268688555                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       386934548                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      216970556                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.738019                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.738019                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       114697      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    205942553     74.33%     74.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       281381      0.10%     74.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       713110      0.26%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     55462616     20.02%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     14553772      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     277068129                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5343458                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019286                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4716104     88.26%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        578393     10.82%     99.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        48961      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     282296890                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    693449817                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    266860868                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    447243777                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         308147563                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        277068129                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    139089890                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1026075                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    148123724                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    132944026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.084096                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.807466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     73854976     55.55%     55.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8915069      6.71%     62.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6016556      4.53%     66.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      4134305      3.11%     69.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6108334      4.59%     74.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      8007692      6.02%     80.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      9643393      7.25%     87.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      8724729      6.56%     94.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      7538972      5.67%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    132944026                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.083936                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5694313                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1820687                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     61023903                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15790461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      145507858                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               132954264                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        100468081                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       235894582                       # number of cc regfile writes
system.switch_cpus2.committedInsts          233911575                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            312867623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.568395                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.568395                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads             2184                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             276                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  58285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts        91943                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         9346681                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.376409                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            69943536                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          14312334                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       14408852                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     56107363                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         3599                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     14581799                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    318748903                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     55631202                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       220705                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    315953665                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         16208                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       262457                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles         91902                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       306513                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6495                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect        46894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        45049                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        526331135                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            315793128                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.520759                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        274091609                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.375201                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             315885792                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       623778056                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      292916366                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.759339                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.759339                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       681089      0.22%      0.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    243968197     77.16%     77.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1447885      0.46%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv           60      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           31      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           17      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc           46      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            9      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt           50      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           11      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult           13      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            2      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     55727594     17.63%     95.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     14347510      4.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead           30      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite         1830      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     316174374                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses           2086                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads         4155                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2066                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes         2245                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1180383                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003733                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         608905     51.59%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        404311     34.25%     85.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167150     14.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite           14      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     316671582                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    766442231                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    315791062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    324634079                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         318748903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        316174374                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5881135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        21280                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined      9063330                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    132895979                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.379112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905077                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     24421411     18.38%     18.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24791879     18.66%     37.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     31319769     23.57%     60.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     16252041     12.23%     72.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     14662884     11.03%     83.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12310096      9.26%     93.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5394113      4.06%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      2530148      1.90%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1213638      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    132895979                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.378069                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      2026169                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       604868                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     56107363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     14581799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       88594910                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               132954264                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        245233092                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       242352354                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            485102529                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.531817                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.531817                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads            30110                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           30167                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 235136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2506037                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        47380398                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.272272                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           161318873                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          44123774                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15078539                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    126629620                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        21756                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     50641994                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    613263057                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    117195099                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6992979                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    568016780                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents            35                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents         5942                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       2081110                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles         6000                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        42854                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1251772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1254265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        642338053                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            564751150                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.662193                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        425351545                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.247710                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             566956140                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       825621975                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      476529162                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.880346                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.880346                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1124239      0.20%      0.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    405156950     70.46%     70.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      3873797      0.67%     71.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv       114973      0.02%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     71.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    119729802     20.82%     92.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     44949605      7.82%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead        30245      0.01%     99.99% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite        30151      0.01%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     575009762                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses          87760                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads       148173                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses        60163                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes        62288                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           18738959                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.032589                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       12606359     67.27%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     67.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       5085958     27.14%     94.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1019278      5.44%     99.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        11988      0.06%     99.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        15376      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     592536722                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1302894572                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    564690987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    741402902                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         613263057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        575009762                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    128160442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1565137                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    164268248                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    132719128                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.332531                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.807921                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27196981     20.49%     20.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      4241790      3.20%     23.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5763945      4.34%     28.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9129902      6.88%     34.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     13067386      9.85%     44.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     14667051     11.05%     55.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21636052     16.30%     72.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     19698903     14.84%     86.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     17317118     13.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    132719128                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.324869                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     24205721                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     14390153                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    126629620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     50641994                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      269532721                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               132954264                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1393                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     38309388                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        38309389                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     38309388                       # number of overall hits
system.cpu0.dcache.overall_hits::total       38309389                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      6443447                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6443455                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      6443447                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6443455                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  60099354505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  60099354505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  60099354505                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  60099354505                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            9                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     44752835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     44752844                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            9                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     44752835                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     44752844                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.888889                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143979                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143979                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.888889                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143979                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143979                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  9327.205532                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9327.193952                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  9327.205532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9327.193952                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        19879                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          491                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             9556                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     2.080264                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   163.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5905997                       # number of writebacks
system.cpu0.dcache.writebacks::total          5905997                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       536945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       536945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       536945                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       536945                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      5906502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5906502                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      5906502                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5906502                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55370381545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55370381545                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  55370381545                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  55370381545                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131980                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131980                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  9374.479437                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9374.479437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  9374.479437                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9374.479437                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5905997                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     32558240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       32558241                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            7                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6040287                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6040294                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  53882676387                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53882676387                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     38598527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     38598535                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.875000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156490                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  8920.549038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  8920.538700                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       536764                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       536764                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      5503523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5503523                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  49288969692                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  49288969692                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  8955.894196                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8955.894196                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      5751148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5751148                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       403160                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       403161                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   6216678118                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6216678118                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      6154308                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6154309                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065509                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15419.878257                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15419.840009                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       402979                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       402979                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   6081411853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6081411853                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065479                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065479                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15091.138379                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15091.138379                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.389926                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44215900                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5906509                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.485962                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.144735                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.245191                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998526                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998808                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        363929261                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       363929261                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          8                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           25                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1613447                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1613472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           25                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1613447                       # number of overall hits
system.cpu0.icache.overall_hits::total        1613472                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      6600610                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       6600613                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      6600610                       # number of overall misses
system.cpu0.icache.overall_misses::total      6600613                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  33292219122                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  33292219122                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  33292219122                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  33292219122                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           28                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      8214057                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8214085                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           28                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      8214057                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8214085                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.107143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803575                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803573                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.107143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803575                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803573                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5043.809454                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5043.807162                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5043.809454                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5043.807162                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      6599840                       # number of writebacks
system.cpu0.icache.writebacks::total          6599840                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          263                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          263                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      6600347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      6600347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      6600347                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      6600347                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  31092890985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  31092890985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  31092890985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  31092890985                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803543                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803540                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803543                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803540                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4710.796415                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4710.796415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4710.796415                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4710.796415                       # average overall mshr miss latency
system.cpu0.icache.replacements               6599840                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           25                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1613447                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1613472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      6600610                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      6600613                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  33292219122                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  33292219122                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           28                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      8214057                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8214085                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.107143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803575                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803573                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5043.809454                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5043.807162                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          263                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      6600347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      6600347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  31092890985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  31092890985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803543                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803540                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4710.796415                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4710.796415                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.713239                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8213821                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6600349                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244453                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.003494                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.709745                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000007                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993574                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993581                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         72313029                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        72313029                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         28                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp       12103878                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       512368                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     12299302                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        402980                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       402980                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq     12103879                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     19800539                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     17719017                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           37519556                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    844812096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    756000384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1600812480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       305833                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               19573312                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12812693                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000765                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.027640                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12802897     99.92%     99.92% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                9796      0.08%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12812693                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16658111880                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          37.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     6645212626                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         15.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     5903025736                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         13.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      6599520                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      5607091                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total       12206611                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      6599520                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      5607091                       # number of overall hits
system.cpu0.l2cache.overall_hits::total      12206611                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          827                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       299410                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       300248                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          827                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       299410                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       300248                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     62686584                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  23189689764                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  23252376348                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     62686584                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  23189689764                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  23252376348                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      6600347                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      5906501                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12506859                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      6600347                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      5906501                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12506859                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.050692                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.024007                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.050692                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.024007                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 75799.980653                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 77451.286744                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 77443.900869                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 75799.980653                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 77451.286744                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 77443.900869                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       305833                       # number of writebacks
system.cpu0.l2cache.writebacks::total          305833                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          827                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       299409                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       300236                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          827                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       299409                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       300236                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     62411193                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  23089900320                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  23152311513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     62411193                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  23089900320                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  23152311513                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.050691                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.024006                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.050691                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.024006                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 75466.980653                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 77118.257367                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 77113.708926                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 75466.980653                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 77118.257367                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 77113.708926                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               305833                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       451636                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       451636                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       451636                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       451636                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks     12054199                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total     12054199                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks     12054199                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total     12054199                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       342088                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       342088                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        60891                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        60892                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   4264252479                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   4264252479                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       402979                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       402980                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.151102                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.151104                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 70030.915554                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 70029.765470                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        60891                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        60891                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   4243975776                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   4243975776                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.151102                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.151102                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 69697.915554                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 69697.915554                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      6599520                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      5265003                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total     11864523                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            7                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          827                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       238519                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       239356                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     62686584                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  18925437285                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  18988123869                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      6600347                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      5503522                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total     12103879                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000125                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.043339                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.019775                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 75799.980653                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 79345.617267                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 79330.051760                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          827                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       238518                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       239345                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     62411193                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  18845924544                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  18908335737                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000125                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.043339                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019774                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 75466.980653                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79012.588333                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79000.337325                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4081.692786                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          25012694                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          309929                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           80.704594                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   256.304469                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.096432                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.092616                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   243.720906                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3581.478363                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.062574                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000024                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000023                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.059502                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.874384                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.996507                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2593                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          560                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       400513049                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      400513049                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  44273769912                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32077.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32077.numOps                      0                       # Number of Ops committed
system.cpu0.thread32077.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     49096884                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        49096886                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     49096884                       # number of overall hits
system.cpu1.dcache.overall_hits::total       49096886                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      4580673                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4580678                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      4580676                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4580681                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 135331522011                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 135331522011                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 135331522011                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 135331522011                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     53677557                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     53677564                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     53677560                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     53677567                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.714286                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.085337                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.085337                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.714286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.085337                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.085337                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 29544.025957                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29543.993708                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 29544.006608                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29543.974359                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    26.444444                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3246522                       # number of writebacks
system.cpu1.dcache.writebacks::total          3246522                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1308015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1308015                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1308015                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1308015                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      3272658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3272658                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      3272660                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3272660                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  71587054953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71587054953                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  71587170837                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71587170837                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.060969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.060969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060969                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 21874.285352                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21874.285352                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 21874.307394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21874.307394                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3246522                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     40138662                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       40138664                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      4160309                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4160314                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 130287358224                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 130287358224                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     44298971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     44298978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.714286                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.093914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.093914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 31316.750324                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31316.712687                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1307938                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1307938                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2852371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2852371                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  66683101482                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  66683101482                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.064389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23378.130503                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23378.130503                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      8958222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8958222                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       420364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       420364                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   5044163787                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5044163787                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      9378586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9378586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 11999.514200                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11999.514200                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           77                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       420287                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       420287                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4903953471                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4903953471                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 11668.106487                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11668.106487                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       115884                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       115884                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        57942                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        57942                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.913983                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           52388456                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3247034                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.134249                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.007123                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.906860                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000014                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999818                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999832                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        432667570                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       432667570                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            2                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     41976124                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        41976142                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     41976124                       # number of overall hits
system.cpu1.icache.overall_hits::total       41976142                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          154                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           156                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          154                       # number of overall misses
system.cpu1.icache.overall_misses::total          156                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11101554                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11101554                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11101554                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11101554                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           20                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     41976278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     41976298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           20                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     41976278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     41976298                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.100000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.100000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 72088.012987                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71163.807692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 72088.012987                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71163.807692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           72                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           72                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7020972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7020972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7020972                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7020972                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85621.609756                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85621.609756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85621.609756                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85621.609756                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     41976124                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       41976142                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          154                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11101554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11101554                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     41976278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     41976298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 72088.012987                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71163.807692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           72                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7020972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7020972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 85621.609756                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85621.609756                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           82.117582                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           41976226                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               84                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         499716.976190                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    80.117582                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.156480                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.160386                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           84                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        335810468                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       335810468                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2852456                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2134675                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2577942                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        25674                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        25674                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        394662                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       394662                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2852460                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      9791942                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            9792110                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    415587584                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           415592960                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1466095                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               93830080                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       4738891                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000093                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009646                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             4738450     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 441      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         4738891                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      4333114215                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           9.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          81918                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     3252331413                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1777117                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1777117                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1777117                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1777117                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1469916                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1470005                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1469916                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1470005                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      6964695                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  62264672001                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  62271636696                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      6964695                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  62264672001                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  62271636696                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      3247033                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      3247122                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      3247033                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      3247122                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.452695                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.452710                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.452695                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.452710                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 84935.304878                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 42359.340262                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 42361.513530                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 84935.304878                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 42359.340262                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 42361.513530                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1466094                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1466094                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1469916                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1469998                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1469916                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1469998                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      6937389                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  61775191305                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  61782128694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      6937389                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  61775191305                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  61782128694                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.452695                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.452708                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.452695                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.452708                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84602.304878                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 42026.341168                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 42028.716157                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84602.304878                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 42026.341168                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 42028.716157                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1466094                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1796718                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1796718                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1796718                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1796718                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1449720                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1449720                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1449720                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1449720                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        25674                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        25674                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        25674                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        25674                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       199242                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       199242                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       195420                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       195420                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   3731034231                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   3731034231                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       394662                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       394662                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.495158                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.495158                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19092.386813                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19092.386813                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       195420                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       195420                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   3665959371                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   3665959371                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.495158                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.495158                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18759.386813                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18759.386813                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1577875                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1577875                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      1274496                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      1274585                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6964695                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  58533637770                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  58540602465                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2852371                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2852460                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.446820                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.446837                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84935.304878                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 45926.890135                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 45929.147499                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1274496                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1274578                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6937389                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  58109231934                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  58116169323                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.446820                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.446835                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 84602.304878                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 45593.891181                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 45596.400788                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4090.272343                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           6519230                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1470190                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.434277                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.674397                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005049                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.008076                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.297901                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4089.286920                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000165                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000073                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.998361                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998602                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          679                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2696                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          721                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       105777934                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      105777934                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  44273769912                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32077.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32077.numOps                      0                       # Number of Ops committed
system.cpu1.thread32077.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     67694344                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        67694347                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     67694344                       # number of overall hits
system.cpu2.dcache.overall_hits::total       67694347                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data       154844                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154847                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data       154844                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154847                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   7367501124                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7367501124                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   7367501124                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7367501124                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     67849188                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     67849194                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     67849188                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     67849194                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.002282                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.002282                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.002282                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.002282                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 47580.152437                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47579.230621                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47580.152437                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47579.230621                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       140904                       # number of writebacks
system.cpu2.dcache.writebacks::total           140904                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        13421                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13421                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        13421                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13421                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       141423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       141423                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       141423                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       141423                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   6988582089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6988582089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   6988582089                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6988582089                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.002084                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.002084                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 49416.163488                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49416.163488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 49416.163488                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49416.163488                       # average overall mshr miss latency
system.cpu2.dcache.replacements                140904                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     53663937                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       53663940                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data       151986                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       151988                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   7149335508                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7149335508                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     53815923                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     53815928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.400000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.002824                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002824                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 47039.434606                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47038.815617                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        13421                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13421                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       138565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       138565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6771368187                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6771368187                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.002575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002575                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 48867.810681                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48867.810681                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     14030407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14030407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         2858                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2859                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data    218165616                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    218165616                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     14033265                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14033266                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000204                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 76335.065080                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76308.365163                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         2858                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2858                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data    217213902                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    217213902                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000204                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 76002.065080                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76002.065080                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.161982                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           67835774                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           141416                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           479.689526                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     14022978861123                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.017769                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.144212                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000035                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.998329                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998363                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        542934968                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       542934968                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     13518355                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13518373                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     13518355                       # number of overall hits
system.cpu2.icache.overall_hits::total       13518373                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          454                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           456                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          454                       # number of overall misses
system.cpu2.icache.overall_misses::total          456                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     44737551                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     44737551                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     44737551                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     44737551                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     13518809                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13518829                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     13518809                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13518829                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 98540.861233                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 98108.664474                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 98540.861233                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 98108.664474                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu2.icache.writebacks::total               14                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           61                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           61                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          393                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          393                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          393                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          393                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     39436857                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     39436857                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     39436857                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     39436857                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100348.236641                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 100348.236641                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100348.236641                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 100348.236641                       # average overall mshr miss latency
system.cpu2.icache.replacements                    14                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     13518355                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13518373                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          454                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          456                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     44737551                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     44737551                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     13518809                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13518829                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 98540.861233                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 98108.664474                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           61                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          393                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          393                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     39436857                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     39436857                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 100348.236641                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 100348.236641                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          331.549934                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           13518768                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              395                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         34224.729114                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   329.549934                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.643652                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.647558                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        108151027                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       108151027                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         138962                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty         5586                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       212739                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           10                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           10                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq          2849                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp         2849                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       138962                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          804                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       423756                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             424560                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        26176                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     18068480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total            18094656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        77407                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                4954048                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        219228                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003553                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.059504                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              218449     99.64%     99.64% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 779      0.36%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          219228                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy       188001810                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         392607                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      141274917                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            7                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        60522                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          60529                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            7                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        60522                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         60529                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          386                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        80891                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        81282                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          386                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        80891                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        81282                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     39147480                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   6663932730                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   6703080210                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     39147480                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   6663932730                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   6703080210                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          393                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       141413                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       141811                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          393                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       141413                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       141811                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.982188                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.572020                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.573171                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.982188                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.572020                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.573171                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 101418.341969                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 82381.633680                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 82466.969440                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 101418.341969                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 82381.633680                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 82466.969440                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        77406                       # number of writebacks
system.cpu2.l2cache.writebacks::total           77406                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          386                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        80891                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        81277                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          386                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        80891                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        81277                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     39018942                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   6636996027                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   6676014969                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     39018942                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   6636996027                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   6676014969                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.982188                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.572020                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.573136                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.982188                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.572020                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.573136                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 101085.341969                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 82048.633680                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 82139.042644                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 101085.341969                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 82048.633680                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 82139.042644                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                77406                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks         3550                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         3550                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks         3550                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         3550                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       137260                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       137260                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       137260                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       137260                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.100000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.100000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        27306                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        27306                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        27306                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27306                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          729                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          729                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         2119                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         2120                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    212557896                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    212557896                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data         2848                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         2849                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.744031                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.744121                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100310.474752                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 100263.158491                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         2119                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         2119                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    211852269                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    211852269                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.744031                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.743770                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 99977.474752                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 99977.474752                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        59793                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        59800                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          386                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        78772                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        79162                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     39147480                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   6451374834                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   6490522314                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          393                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       138565                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       138962                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.982188                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.568484                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.569667                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 101418.341969                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 81899.340299                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 81990.378136                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          386                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        78772                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        79158                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     39018942                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   6425143758                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   6464162700                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.982188                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.568484                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.569638                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 101085.341969                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 81566.340299                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81661.521261                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3974.115960                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs            282630                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           81502                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.467768                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     7.463645                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.131935                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.421078                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    19.135076                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3946.964225                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.001822                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000032                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000103                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.004672                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.963614                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.970243                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1550                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2400                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         4603598                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        4603598                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  44273769912                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    127621396                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       127621397                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    144198659                       # number of overall hits
system.cpu3.dcache.overall_hits::total      144198660                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data          553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           556                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data          589                       # number of overall misses
system.cpu3.dcache.overall_misses::total          592                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data     52010604                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     52010604                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data     52010604                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     52010604                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    127621949                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    127621953                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    144199248                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    144199252                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.750000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.750000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 94051.725136                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 93544.251799                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 88303.232598                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87855.750000                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data          279                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data          279                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data          274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data          307                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data     27959679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     27959679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data     31808826                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     31808826                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 102042.624088                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 102042.624088                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 103611.811075                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 103611.811075                       # average overall mshr miss latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     86808828                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       86808828                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data          417                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          419                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     39689604                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     39689604                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86809245                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86809247                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 95178.906475                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 94724.591885                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data          276                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data          141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          141                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     15891426                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     15891426                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 112705.148936                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112705.148936                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40812568                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40812569                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data          136                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data     12321000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12321000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40812704                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40812706                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 90595.588235                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89934.306569                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data     12068253                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12068253                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 90738.744361                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90738.744361                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data     16577263                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total     16577263                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data     16577299                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total     16577299                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.000002                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.000002                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      3849147                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      3849147                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.000002                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 116640.818182                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 116640.818182                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          289.545493                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          144198970                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              310                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs         465157.967742                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   286.545493                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005859                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.559659                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.565519                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1153594326                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1153594326                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           17                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     48729201                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        48729218                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           17                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     48729201                       # number of overall hits
system.cpu3.icache.overall_hits::total       48729218                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        20809                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         20810                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        20809                       # number of overall misses
system.cpu3.icache.overall_misses::total        20810                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    256616460                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    256616460                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    256616460                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    256616460                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     48750010                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     48750028                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     48750010                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     48750028                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.055556                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000427                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.055556                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000427                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 12331.993849                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 12331.401249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 12331.993849                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 12331.401249                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        18513                       # number of writebacks
system.cpu3.icache.writebacks::total            18513                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1785                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1785                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1785                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1785                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        19024                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19024                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        19024                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19024                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    203941854                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    203941854                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    203941854                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    203941854                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000390                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000390                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 10720.240433                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 10720.240433                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 10720.240433                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 10720.240433                       # average overall mshr miss latency
system.cpu3.icache.replacements                 18513                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           17                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     48729201                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       48729218                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        20809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        20810                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    256616460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    256616460                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     48750010                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     48750028                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.055556                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000427                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 12331.993849                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 12331.401249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1785                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1785                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        19024                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19024                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    203941854                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    203941854                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000390                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 10720.240433                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 10720.240433                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          506.974102                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           48748243                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19025                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2562.325519                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.149453                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   506.824648                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000292                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.989892                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.990184                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        390019249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       390019249                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp          19201                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        18513                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq           134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp          134                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq        19201                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        56563                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port          620                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total              57183                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2402432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port        19840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             2422272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            0                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         19335                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000621                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.024905                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               19323     99.94%     99.94% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                  12      0.06%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           19335                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        24931710                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       19004976                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy         306693                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        17615                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data            2                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total          17617                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        17615                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data            2                       # number of overall hits
system.cpu3.l2cache.overall_hits::total         17617                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          305                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1718                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1409                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          305                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1718                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    124887987                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     31593708                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    156481695                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    124887987                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     31593708                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    156481695                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        19024                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data          307                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        19335                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        19024                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data          307                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        19335                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.074064                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.993485                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.088854                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.074064                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.993485                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.088854                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 88635.902768                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 103585.927869                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 91083.640861                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 88635.902768                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 103585.927869                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 91083.640861                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          305                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1714                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1409                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          305                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1714                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    124418790                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     31492143                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    155910933                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    124418790                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     31492143                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    155910933                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.074064                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993485                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.088648                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.074064                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993485                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.088648                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88302.902768                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 103252.927869                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 90963.204784                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88302.902768                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 103252.927869                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 90963.204784                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    0                       # number of replacements
system.cpu3.l2cache.WritebackClean_hits::.writebacks        18501                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total        18501                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks        18501                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total        18501                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          133                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          134                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     11979675                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     11979675                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total          134                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 90072.744361                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 89400.559701                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          133                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     11935386                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     11935386                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.992537                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 89739.744361                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 89739.744361                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        17615                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data            2                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        17617                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          172                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         1584                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    124887987                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     19614033                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    144502020                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        19024                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total        19201                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.074064                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988506                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.082496                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 88635.902768                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 114035.075581                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 91226.022727                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          172                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    124418790                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     19556757                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    143975547                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.074064                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988506                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.082339                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88302.902768                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 113702.075581                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91066.127135                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1503.262755                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             37836                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1718                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           22.023283                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    14022978860790                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst  1214.562317                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   284.700438                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.296524                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.069507                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.367008                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1718                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1672                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.419434                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          607094                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         607094                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 14022978871113                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  44273769912                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1594682                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        444864                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1437792                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            663918                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             258566                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            258566                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1594685                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       896533                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4405744                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       239303                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         3436                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5545016                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     38162304                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    187887360                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     10113216                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       109952                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                236272832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            708059                       # Total snoops (count)
system.l3bus.snoopTraffic                     2825024                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2561369                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000001                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000884                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2561367    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2561369                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1841672014                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           200518920                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           979161420                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            54327691                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             1143516                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          220                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        89725                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       965941                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        10664                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             1066554                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          220                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        89725                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       965941                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            2                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        10664                       # number of overall hits
system.l3cache.overall_hits::total            1066554                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            8                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          607                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       209684                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           80                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       503974                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          384                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        70227                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          305                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            786697                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            8                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          607                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       209684                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           80                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       503974                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          384                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        70227                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1409                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          305                       # number of overall misses
system.l3cache.overall_misses::total           786697                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     56026251                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  20578519526                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      6581745                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  42330575373                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     37443852                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   6162460037                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    118767447                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     30269700                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  69320643931                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     56026251                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  20578519526                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      6581745                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  42330575373                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     37443852                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   6162460037                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    118767447                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     30269700                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  69320643931                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          827                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       299409                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           82                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1469915                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          386                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        80891                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1409                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          305                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1853251                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          827                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       299409                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           82                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1469915                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          386                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        80891                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1409                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          305                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1853251                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.733978                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.700326                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.342859                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.994819                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.868168                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.424496                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.733978                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.700326                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.342859                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.994819                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.868168                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.424496                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 92300.248764                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 98140.628403                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 82271.812500                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 83993.569853                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 97510.031250                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 87750.580788                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 84292.013485                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 99244.918033                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 88116.064928                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 92300.248764                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 98140.628403                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 82271.812500                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 83993.569853                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 97510.031250                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 87750.580788                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 84292.013485                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 99244.918033                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 88116.064928                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          44141                       # number of writebacks
system.l3cache.writebacks::total                44141                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          607                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       209684                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       503974                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          384                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        70227                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1409                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          305                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       786670                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          607                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       209684                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           80                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       503974                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          384                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        70227                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1409                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          305                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       786670                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     51983631                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  19182024086                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6048945                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  38974115193                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     34886412                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   5694748217                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    109383507                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     28238400                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  64081428391                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     51983631                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  19182024086                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6048945                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  38974115193                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     34886412                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   5694748217                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    109383507                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     28238400                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  64081428391                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.733978                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.700326                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.342859                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.994819                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.868168                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.424481                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.733978                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.700326                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.342859                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.994819                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.868168                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.424481                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85640.248764                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 91480.628403                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 75611.812500                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 77333.583068                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 90850.031250                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 81090.580788                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77632.013485                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 92584.918033                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 81459.097704                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85640.248764                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 91480.628403                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 75611.812500                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 77333.583068                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 90850.031250                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 81090.580788                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77632.013485                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 92584.918033                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 81459.097704                       # average overall mshr miss latency
system.l3cache.replacements                    708059                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       400723                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       400723                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       400723                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       400723                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1437792                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1437792                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1437792                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1437792                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total        16650                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data        15351                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       193590                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           31                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           208972                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        45540                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         1830                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         2088                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          133                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          49594                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   3750101145                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    170669160                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    202902894                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     11401920                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4135075119                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        60891                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       195420                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         2119                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          133                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       258566                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.747894                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.009364                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.985370                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.191804                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 82347.412055                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 93261.836066                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 97175.715517                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85728.721805                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83378.536093                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        45540                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         1830                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         2088                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          133                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        49591                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3446804745                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    158481360                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    188996814                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     10516140                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   3804799059                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.747894                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.009364                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.985370                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.191792                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 75687.412055                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86601.836066                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 90515.715517                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79068.721805                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76723.580065                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          220                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        74374                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       772351                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        10633                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       857582                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            7                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       164144                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       502144                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          384                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        68139                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          172                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       737103                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     56026251                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  16828418381                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6581745                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  42159906213                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     37443852                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data   5959557143                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    118767447                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     18867780                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  65185568812                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          827                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       238518                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           82                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      1274495                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          386                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        78772                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1409                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          172                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1594685                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.733978                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.688183                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.975610                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.393994                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.994819                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.865015                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.462225                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 92300.248764                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 102522.287632                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 82271.812500                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83959.792834                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 97510.031250                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 87461.764085                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84292.013485                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 109696.395349                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 88434.816860                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          607                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       164144                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           80                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       502144                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          384                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        68139                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1409                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          172                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       737079                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     51983631                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  15735219341                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6048945                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  38815633833                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     34886412                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   5505751403                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    109383507                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     17722260                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  60276629332                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.733978                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.688183                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.975610                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.393994                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.994819                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.865015                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.462210                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85640.248764                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95862.287632                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 75611.812500                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 77299.806097                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 90850.031250                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 80801.764085                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 77632.013485                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103036.395349                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81777.705418                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60519.355886                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2905069                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1838515                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.580117                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14023026610659                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60519.355886                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.923452                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.923452                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63902                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          753                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3455                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        19926                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        39768                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.975067                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             60906787                       # Number of tag accesses
system.l3cache.tags.data_accesses            60906787                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     44141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    209684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        80.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    503972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     70226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003019196306                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1505687                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      786670                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44141                       # Number of write requests accepted
system.mem_ctrls.readBursts                    786670                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44141                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                786670                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44141                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  316206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  192239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  120013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   70891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     294.598502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    239.964690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1331.813903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2669     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.513109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.489947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.894394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1980     74.16%     74.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      2.25%     76.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              584     21.87%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      1.57%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                50346880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2825024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1137.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44273685330                       # Total gap between requests
system.mem_ctrls.avgGap                      53289.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     13419776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     32254208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        24576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      4494464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        90176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        19520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2821760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 877449.350419340073                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 303108879.066439688206                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 115644.065953125537                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 728517140.081607341766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 555091.516575002577                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 101515252.195302426815                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 2036781.111599423690                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 440893.001446291106                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63734335.848416313529                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          607                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       209684                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           80                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       503974                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          384                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        70227                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1409                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          305                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        44141                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     29241805                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  11319387441                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3050720                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  20080859184                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     20497571                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   3061653694                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     56586308                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     16808788                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2322723431519                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     48174.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     53983.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     38134.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     39845.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     53379.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     43596.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     40160.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     55110.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  52620543.97                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     13419776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     32254272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        24576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      4494528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        90176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        19520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      50348544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        90176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       159232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2825024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2825024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          607                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       209684                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       503973                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          384                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        70227                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1409                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          305                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         786696                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        44141                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         44141                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        11564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         7228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         4337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       877449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    303108879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       115644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    728518586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       555092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    101516698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      2036781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data       440893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1137209051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       877449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       115644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       555092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      2036781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3596530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63808059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63808059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63808059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        11564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         7228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         4337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       877449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    303108879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       115644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    728518586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       555092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    101516698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      2036781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data       440893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1201017110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               786667                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               44090                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        26109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        28452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        25498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        25595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        26458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22647                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        25153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        26943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        26665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        25572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        26848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        22365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        20400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        23984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        23994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        23515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        24732                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        24708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        24551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        26024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        24424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        24742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        25312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1561                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1345                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1438                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1387                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20827706347                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2621174444                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        34588085511                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                26475.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43967.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              427218                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14906                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           33.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       388624                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   136.809091                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    87.382548                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.677255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       306157     78.78%     78.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44545     11.46%     90.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8095      2.08%     92.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4557      1.17%     93.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2432      0.63%     94.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2406      0.62%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1964      0.51%     95.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1478      0.38%     95.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        16990      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       388624                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50346688                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2821760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1137.167130                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.734336                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1212049946.015996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1611367547.059200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3308970618.105681                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  165712088.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15783607306.685814                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 31164651115.216484                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 4956151338.163009                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  58202509959.888405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1314.604473                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7285943272                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3987550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33000276640                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             737102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44141                       # Transaction distribution
system.membus.trans_dist::CleanEvict           663917                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49594                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49594                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         737103                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2281452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2281452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2281452                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     53173568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     53173568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                53173568                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            786698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  786698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              786698                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           556540601                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1446007736                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         866499                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       473851                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          237                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       243857                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         243829                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.988518                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         108250                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       108324                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       108180                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          144                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           20                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        17333                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          216                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    132547562                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.759279                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.597985                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     94330791     71.17%     71.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15017338     11.33%     82.50% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8138493      6.14%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5857862      4.42%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3284064      2.48%     95.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1926438      1.45%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1202774      0.91%     97.90% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       530884      0.40%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      2258918      1.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    132547562                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     80690021                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     100640532                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           44957039                       # Number of memory references committed
system.switch_cpus0.commit.loads             38802731                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            866075                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          81457653                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           54278943                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       108194                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     16976702     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       365159      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       270484      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       162293      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     21179098     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        27048      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       148940      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        40573      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16513196     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      8954330      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      1068936      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     29848401     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      5085372      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    100640532                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      2258918                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        87604206                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     28583957                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         15951008                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       409941                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           977                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       243844                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     100662346                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           38809611                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            6155060                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1997558                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               338100                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     92960332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              80717740                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             866499                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       460259                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             39588945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1996                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          8214057                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    132550275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.759546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.171318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       115988569     87.51%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          585188      0.44%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          973999      0.73%     88.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1654391      1.25%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1882592      1.42%     91.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1256756      0.95%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          831072      0.63%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          640605      0.48%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         8737103      6.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    132550275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006517                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.607109                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            8214057                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             211050                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           7157                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          765                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores          1222                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache         22440                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  44273780568                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           977                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        87918987                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       15287868                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         16029641                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     13312567                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     100658884                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          126                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         62001                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4996939                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       8101248                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     96411226                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          286379294                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        97772332                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        135021193                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     96394010                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           17214                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3555624                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               230946509                       # The number of ROB reads
system.switch_cpus0.rob.writes              201318443                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         80690021                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          100640532                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       56204115                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     37331222                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      2225569                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19612356                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19583925                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.855035                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        7785142                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      7313484                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      7242957                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        70527                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        14873                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    139099108                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      2225534                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    113323164                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.491818                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.627479                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     72262897     63.77%     63.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     11676107     10.30%     74.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5029198      4.44%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      5342414      4.71%     83.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3296474      2.91%     86.13% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1446860      1.28%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       848792      0.75%     88.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1580488      1.39%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11839934     10.45%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    113323164                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     98122731                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     169057581                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           42999384                       # Number of memory references committed
system.switch_cpus1.commit.loads             33620798                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          25264255                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          168855906                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      3255794                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       103640      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    125050009     73.97%     74.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       218131      0.13%     74.16% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       686417      0.41%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     33620798     19.89%     94.45% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      9378586      5.55%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    169057581                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11839934                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6983312                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     71831593                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         45678723                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6219104                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       2231286                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     18225630                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     341568020                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          197                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           53110215                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           13989070                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               603605                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               110818                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1843401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             211993273                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           56204115                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     34612024                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            128869304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4462642                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         41976278                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    132944026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.761940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.223154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        65193460     49.04%     49.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5455649      4.10%     53.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4804156      3.61%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8547666      6.43%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         8319851      6.26%     69.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         4736796      3.56%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4531358      3.41%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8515779      6.41%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        22839311     17.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    132944026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.422733                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.594483                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           41976278                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    6                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            8810258                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       27403075                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       159341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         6709                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6411863                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads          949                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  44273780568                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       2231286                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         9789250                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       57776148                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48382809                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14764525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     329746695                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1169539                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       6444700                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       9141756                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        160062                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    344183710                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          881537416                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       492433469                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    178268637                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       165914959                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         17438534                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               409639919                       # The number of ROB reads
system.switch_cpus1.rob.writes              636050307                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         98122731                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          169057581                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        9752494                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      8462511                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        86474                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      6961391                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6957299                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.941219                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         481704                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       352928                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       334662                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        18266                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1088                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts      5881123                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts        86396                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    132101542                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.368387                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.403015                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     18058890     13.67%     13.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     53828815     40.75%     54.42% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     18482391     13.99%     68.41% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     14684135     11.12%     79.53% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      4162451      3.15%     82.68% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      5768884      4.37%     87.04% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1828267      1.38%     88.43% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       743877      0.56%     88.99% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     14543832     11.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    132101542                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    233911575                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     312867623                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           68885427                       # Number of memory references committed
system.switch_cpus2.commit.loads             54852162                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           9176392                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating              2003                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          312140315                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       463459                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       653058      0.21%      0.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    241888552     77.31%     77.52% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1440405      0.46%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv           39      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           25      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu           14      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc           40      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            6      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt           37      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            9      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            9      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            2      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     54852141     17.53%     95.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     14031449      4.48%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead           21      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite         1816      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    312867623                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     14543832                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        10710371                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     81782770                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         14239584                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26071341                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles         91902                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      6883755                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           87                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     320312206                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          425                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           55631219                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           14312334                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                 6560                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                   94                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       102137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             240404145                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            9752494                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      7773665                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            132701607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         183978                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           10                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          236                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         13518809                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    132895979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.427698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.342319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        79405881     59.75%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         3402753      2.56%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4512189      3.40%     65.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3250187      2.45%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4472255      3.37%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3102326      2.33%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         4127972      3.11%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         2694263      2.03%     78.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        27928153     21.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    132895979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073352                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.808172                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           13518835                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   55                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1791380                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        1255176                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6495                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores        548519                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        23628                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  44273780568                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles         91902                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        18881182                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       21246016                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         32016256                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     60660612                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     319666707                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        10866                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      52499544                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3232837                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        992649                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    533945056                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          823894969                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       631345553                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups             2264                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    525615670                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps         8329194                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        120160550                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               436306365                       # The number of ROB reads
system.switch_cpus2.rob.writes              638293245                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        233911575                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          312867623                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       60832110                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     52687106                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2102662                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     34875026                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       34784492                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.740404                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         159977                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        95421                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        87434                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         7987                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          113                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    128160450                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      2045457                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    115565752                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.197632                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.229612                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     20908032     18.09%     18.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     17434094     15.09%     33.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      6413100      5.55%     38.73% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     12375485     10.71%     49.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3676217      3.18%     52.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      6473762      5.60%     58.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      5440288      4.71%     62.93% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      4757818      4.12%     67.04% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     38086956     32.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    115565752                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     485102529                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          136645950                       # Number of memory references committed
system.switch_cpus3.commit.loads             95833295                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          43829523                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating             59130                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          482538342                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       101663                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992353      0.20%      0.20% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    343540480     70.82%     71.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      3808988      0.79%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv       114758      0.02%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     95803769     19.75%     91.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     40783051      8.41%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead        29526      0.01%     99.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite        29604      0.01%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    485102529                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     38086956                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         9907112                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     25501791                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         85924770                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9304344                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       2081110                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     33270469                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        58430                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     648414022                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       241186                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          117195450                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           44123824                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                   52                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      2107051                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             349520741                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           60832110                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     35031903                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            128473762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4276630                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         48750010                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         7298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    132719128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.118142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.112327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        19827253     14.94%     14.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         9023867      6.80%     21.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4770973      3.59%     25.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        11528873      8.69%     34.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6487139      4.89%     38.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         8331038      6.28%     45.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         7247807      5.46%     50.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         8985076      6.77%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        56517102     42.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    132719128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.457542                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.628880                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           48750010                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   34                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 14067252641025                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13808859                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       30796315                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         2803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        42854                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       9829335                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  44273780568                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       2081110                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        14282789                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       15087421                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         90618827                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10648980                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     635536881                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        24318                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1919739                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       6856524                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         60546                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    808051203                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1551758044                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       947337056                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups            30548                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    614672558                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       193378506                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         33454855                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               690741775                       # The number of ROB reads
system.switch_cpus3.rob.writes             1243717375                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          485102529                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
