Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Apr 14 18:50:51 2019
| Host             : BEAST running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_design_wrapper_power_routed.rpt -pb fpga_design_wrapper_power_summary_routed.pb -rpx fpga_design_wrapper_power_routed.rpx
| Design           : fpga_design_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.378        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.297        |
| Device Static (W)        | 0.082        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 68.1         |
| Junction Temperature (C) | 41.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.549 |      477 |       --- |             --- |
|   LUT as Logic          |     0.450 |      135 |     20800 |            0.65 |
|   Register              |     0.066 |      260 |     41600 |            0.63 |
|   CARRY4                |     0.026 |       12 |      8150 |            0.15 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        1 |      9600 |            0.01 |
|   Others                |     0.000 |       29 |       --- |             --- |
| Signals                 |     0.717 |      395 |       --- |             --- |
| Block RAM               |     0.043 |        3 |        50 |            6.00 |
| I/O                     |     1.987 |       17 |       106 |           16.04 |
| Static Power            |     0.082 |          |           |                 |
| Total                   |     3.378 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.344 |       1.326 |      0.018 |
| Vccaux    |       1.800 |     0.085 |       0.072 |      0.013 |
| Vcco33    |       3.300 |     0.558 |       0.557 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.004 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| fpga_design_wrapper                          |     3.297 |
|   fpga_design_i                              |     1.243 |
|     UART_clk_gen_0                           |     0.117 |
|       U0                                     |     0.117 |
|     camera_simulator_0                       |     0.106 |
|       U0                                     |     0.106 |
|     central_interface_0                      |     0.028 |
|       U0                                     |     0.028 |
|     fifo_generator_1                         |     0.085 |
|       U0                                     |     0.085 |
|         inst_fifo_gen                        |     0.085 |
|           gconvfifo.rf                       |     0.085 |
|             gbi.bi                           |     0.085 |
|               g7ser_birst.rstbt              |     0.008 |
|               v7_bi_fifo.fblk                |     0.077 |
|                 gextw[1].gnll_fifo.inst_extd |     0.019 |
|                   gonep.inst_prim            |     0.019 |
|                 gextw[2].gnll_fifo.inst_extd |     0.033 |
|                   gonep.inst_prim            |     0.033 |
|                 gextw[3].gnll_fifo.inst_extd |     0.018 |
|                   gonep.inst_prim            |     0.018 |
|     fifo_protector_0                         |     0.053 |
|       U0                                     |     0.053 |
|     image_thresholding_0                     |     0.491 |
|       U0                                     |     0.491 |
|     threshold_memory_0                       |     0.031 |
|       U0                                     |     0.031 |
|     uart_rx_0                                |     0.137 |
|       U0                                     |     0.137 |
|     uart_tx_0                                |     0.197 |
|       U0                                     |     0.197 |
+----------------------------------------------+-----------+


