
---------- Begin Simulation Statistics ----------
final_tick                                 1096121200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184652                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                   321802                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.26                       # Real time elapsed on the host
host_tick_rate                               97386581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2078314                       # Number of instructions simulated
sim_ops                                       3621988                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001096                       # Number of seconds simulated
sim_ticks                                  1096121200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               433488                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24056                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            464880                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             238477                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          433488                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195011                       # Number of indirect misses.
system.cpu.branchPred.lookups                  491332                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11469                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12025                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2384185                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1941289                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24158                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     347452                       # Number of branches committed
system.cpu.commit.bw_lim_events                602118                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          886710                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2078314                       # Number of instructions committed
system.cpu.commit.committedOps                3621988                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2335376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.550923                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152361     49.34%     49.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       178641      7.65%     56.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       171893      7.36%     64.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230363      9.86%     74.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       602118     25.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2335376                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77679                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9634                       # Number of function calls committed.
system.cpu.commit.int_insts                   3563900                       # Number of committed integer instructions.
system.cpu.commit.loads                        495781                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20776      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2846743     78.60%     79.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1426      0.04%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      1.04%     80.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3021      0.08%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.17%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11876      0.33%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12766      0.35%     81.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7811      0.22%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.04%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476015     13.14%     94.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162949      4.50%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19766      0.55%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12347      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3621988                       # Class of committed instruction
system.cpu.commit.refs                         671077                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2078314                       # Number of Instructions Simulated
system.cpu.committedOps                       3621988                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.318523                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.318523                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8025                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33722                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48735                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4505                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020390                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4723646                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   296432                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1147039                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24226                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88988                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      578724                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2046                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194777                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           153                       # TLB misses on write requests
system.cpu.fetch.Branches                      491332                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    240925                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2220263                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4606                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2844965                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  128                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           695                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179298                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             331757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             249946                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038193                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2577075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.940188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1223024     47.46%     47.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73759      2.86%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59125      2.29%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76666      2.97%     55.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1144501     44.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2577075                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    128927                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70892                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8578400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8578000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       600000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       600000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       600000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       600000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4904000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4901200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4818400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4806800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78821200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78802800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78842000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78865600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1664536000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28529                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   377511                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.515961                       # Inst execution rate
system.cpu.iew.exec_refs                       775391                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194763                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  689205                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                611133                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                963                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               564                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205039                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4508659                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                580628                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34329                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4154194                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3349                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8835                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24226                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15157                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40175                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115350                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29742                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20505                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8024                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5816942                       # num instructions consuming a value
system.cpu.iew.wb_count                       4132202                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567147                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3299061                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.507936                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4139121                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6430754                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3564594                       # number of integer regfile writes
system.cpu.ipc                               0.758425                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.758425                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27183      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3275546     78.20%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1463      0.03%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41428      0.99%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4680      0.11%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1320      0.03%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7011      0.17%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15882      0.38%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14736      0.35%     80.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8494      0.20%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2453      0.06%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               564716     13.48%     94.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183546      4.38%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26313      0.63%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13756      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4188527                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   96104                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              193664                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        92379                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141533                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4065240                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10778840                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4039823                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5253868                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4507497                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4188527                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          886660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18379                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            402                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2577075                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.625303                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1163664     45.15%     45.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              173859      6.75%     51.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              301403     11.70%     63.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              340734     13.22%     76.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              597415     23.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2577075                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.528490                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      241046                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           370                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11611                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4603                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               611133                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205039                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1565710                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2740304                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  833325                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4952283                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47860                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   346728                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  17180                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4198                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12144049                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4649381                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6345029                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1177301                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73550                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24226                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                175380                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1392720                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            167751                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7371410                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20115                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                897                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    208145                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            952                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6241956                       # The number of ROB reads
system.cpu.rob.rob_writes                     9259974                       # The number of ROB writes
system.cpu.timesIdled                            1655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18528                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38336                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              435                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          707                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            707                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              129                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22996                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12217                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1343                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8095                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1341                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12217                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       953664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       953664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  953664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13558                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11374973                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29420027                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17708                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4124                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23927                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                990                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2100                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2100                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17708                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8438                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49703                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58141                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       185344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1260160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1445504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10516                       # Total snoops (count)
system.l2bus.snoopTraffic                       86144                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30321                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014775                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120927                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29874     98.53%     98.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                      446      1.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30321                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20291997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18965520                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3479997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       237313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           237313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       237313                       # number of overall hits
system.cpu.icache.overall_hits::total          237313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3611                       # number of overall misses
system.cpu.icache.overall_misses::total          3611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178931200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178931200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178931200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178931200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       240924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       240924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       240924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       240924                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014988                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014988                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014988                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014988                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49551.703129                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49551.703129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49551.703129                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49551.703129                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2899                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2899                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2899                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2899                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144745600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144745600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144745600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144745600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012033                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49929.492929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49929.492929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49929.492929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49929.492929                       # average overall mshr miss latency
system.cpu.icache.replacements                   2643                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       237313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          237313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178931200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178931200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       240924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       240924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49551.703129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49551.703129                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2899                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144745600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144745600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49929.492929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49929.492929                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.476350                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              230392                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.170639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.476350                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990142                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            484747                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           484747                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       677970                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           677970                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       677970                       # number of overall hits
system.cpu.dcache.overall_hits::total          677970                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34739                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34739                       # number of overall misses
system.cpu.dcache.overall_misses::total         34739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1680491999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1680491999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1680491999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1680491999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       712709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       712709                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       712709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       712709                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048742                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48374.794870                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48374.794870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48374.794870                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48374.794870                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.515190                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1743                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2781                       # number of writebacks
system.cpu.dcache.writebacks::total              2781                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16909                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576273599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576273599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576273599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248327784                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824601383                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45703.354667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45703.354667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45703.354667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57750.647442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48767.010645                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15885                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504802                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1575206400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1575206400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537405                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48314.768580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48314.768580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22093                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474073200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474073200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019557                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45106.869648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45106.869648                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105285599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105285599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       175304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012185                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49291.010768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49291.010768                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102200399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102200399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48690.042401                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48690.042401                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4300                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4300                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248327784                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248327784                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57750.647442                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57750.647442                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.842603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15885                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.871199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   745.227669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.614933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.727761                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953948                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          459                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1442327                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1442327                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             925                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4999                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          883                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6807                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            925                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4999                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          883                       # number of overall hits
system.l2cache.overall_hits::total               6807                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1971                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7610                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3417                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12998                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1971                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7610                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3417                       # number of overall misses
system.l2cache.overall_misses::total            12998                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133464400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    518867200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    238554820                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890886420                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133464400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    518867200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    238554820                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890886420                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2896                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12609                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4300                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19805                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2896                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12609                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4300                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19805                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.680594                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603537                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.794651                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656299                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.680594                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603537                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.794651                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656299                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67714.053780                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68182.286465                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69814.111794                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68540.269272                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67714.053780                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68182.286465                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69814.111794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68540.269272                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1343                       # number of writebacks
system.l2cache.writebacks::total                 1343                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7599                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3400                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12970                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7599                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3400                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          588                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13558                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117696400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457765600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    210677644                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    786139644                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117696400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457765600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    210677644                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34563426                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    820703070                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.680594                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602665                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.790698                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654885                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.680594                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602665                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.790698                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.684575                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59714.053780                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60240.242137                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61964.012941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60612.154510                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59714.053780                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60240.242137                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61964.012941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58781.336735                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60532.753356                       # average overall mshr miss latency
system.l2cache.replacements                      9523                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2781                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2781                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2781                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2781                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          588                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          588                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34563426                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34563426                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58781.336735                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58781.336735                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          756                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              756                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1344                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93345600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93345600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2100                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.640000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.640000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69453.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69453.571429                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1341                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82546800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82546800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.638571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.638571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61556.152125                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61556.152125                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          925                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4243                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          883                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6051                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1971                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6266                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3417                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11654                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133464400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425521600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    238554820                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    797540820                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2896                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10509                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4300                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17705                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.680594                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596251                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.794651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.658232                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67714.053780                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67909.607405                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69814.111794                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68434.942509                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1971                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6258                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3400                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11629                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117696400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375218800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    210677644                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703592844                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.680594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595490                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.790698                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656820                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59714.053780                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59958.261425                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61964.012941                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60503.297274                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3711.236868                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26009                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9523                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.731177                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.809762                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.779040                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2356.431045                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   898.913212                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.303811                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003372                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071479                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.575301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219461                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036451                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.906064                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1140                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2956                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          135                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.278320                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.721680                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320203                       # Number of tag accesses
system.l2cache.tags.data_accesses              320203                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1096121200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              867712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126144                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7599                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3400                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          588                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13558                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1343                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1343                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115082164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          443688161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    198518193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34331970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              791620489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115082164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115082164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78414686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78414686                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78414686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115082164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         443688161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    198518193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34331970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             870035175                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1099804000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               55598836                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406848                       # Number of bytes of host memory used
host_op_rate                                 96783378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.04                       # Real time elapsed on the host
host_tick_rate                               98052285                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2084428                       # Number of instructions simulated
sim_ops                                       3633799                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000004                       # Number of seconds simulated
sim_ticks                                     3682800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1426                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               110                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1448                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                746                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1426                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              680                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1548                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      35                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     11968                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6360                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               110                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1015                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1882                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2974                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6114                       # Number of instructions committed
system.cpu.commit.committedOps                  11811                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples         7221                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.635646                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.700350                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         3247     44.97%     44.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          609      8.43%     53.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          775     10.73%     64.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          708      9.80%     73.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1882     26.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total         7221                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                     11476                       # Number of committed integer instructions.
system.cpu.commit.loads                          1663                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.72%      0.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9392     79.52%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     80.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.41%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.18%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.27%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.24%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.40%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.47%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.24%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.30%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1535     13.00%     95.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            302      2.56%     98.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      1.08%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11811                       # Class of committed instruction
system.cpu.commit.refs                           2037                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6114                       # Number of Instructions Simulated
system.cpu.committedOps                         11811                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.505888                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.505888                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           25                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           48                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  2680                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  15757                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                      944                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      4167                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    110                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   175                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1935                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         445                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1548                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                       665                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          6840                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    30                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                           8518                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     220                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.168133                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               1126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                781                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.925166                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples               8076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.082714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910465                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     3344     41.41%     41.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      523      6.48%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      205      2.54%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      129      1.60%     52.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3875     47.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                 8076                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       911                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      557                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       716800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       716400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       240400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       241600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       242800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       243200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        5472000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  139                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1160                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.488215                       # Inst execution rate
system.cpu.iew.exec_refs                         2375                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        445                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1556                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2046                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 19                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  481                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               14786                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1930                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               149                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 13702                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     20                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    110                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    24                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               57                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          383                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          108                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          108                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             31                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     19070                       # num instructions consuming a value
system.cpu.iew.wb_count                         13630                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572680                       # average fanout of values written-back
system.cpu.iew.wb_producers                     10921                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.480395                       # insts written-back per cycle
system.cpu.iew.wb_sent                          13658                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    20797                       # number of integer regfile reads
system.cpu.int_regfile_writes                   11437                       # number of integer regfile writes
system.cpu.ipc                               0.664060                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.664060                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               171      1.23%      1.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 10752     77.63%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.43%     79.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  59      0.43%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.23%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   40      0.29%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  101      0.73%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.69%     81.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.29%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 82      0.59%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1751     12.64%     95.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 376      2.71%     97.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             215      1.55%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  13850                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     744                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1496                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          697                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1366                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  12935                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              34322                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        12933                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             16394                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      14766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     13850                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  20                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                41                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3878                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples          8076                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.714958                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.672129                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                3415     42.29%     42.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                 548      6.79%     49.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1012     12.53%     61.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1126     13.94%     75.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1975     24.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total            8076                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.504290                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                         665                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                24                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               14                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2046                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 481                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4675                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                             9207                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    1917                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 16320                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     41                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     1061                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    147                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 43628                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  15414                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               20709                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      4192                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    254                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    110                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   510                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4390                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1459                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            23589                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            286                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 20                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       361                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        20124                       # The number of ROB reads
system.cpu.rob.rob_writes                       30430                       # The number of ROB writes
system.cpu.timesIdled                              15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           57                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            114                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           22                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            49                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 27                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               21                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            27                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     76                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                27                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      27    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  27                       # Request fanout histogram
system.membus.reqLayer2.occupancy               21200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              58700                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  57                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            11                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                73                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             57                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           87                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                27                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 84                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.071429                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.259086                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       78     92.86%     92.86% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      7.14%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   84                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                53996                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               33600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         3682800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          627                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          627                       # number of overall hits
system.cpu.icache.overall_hits::total             627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          665                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.057143                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057143                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.057143                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057143                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        37000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        37000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        37000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        37000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           10                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1066400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1066400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1066400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1066400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.042105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.042105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042105                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38085.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38085.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38085.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38085.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     28                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          627                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.057143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        37000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        37000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1066400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1066400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.042105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38085.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38085.714286                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.785714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              1358                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             1358                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2173                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2173                       # number of overall hits
system.cpu.dcache.overall_hits::total            2173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           74                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             74                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           74                       # number of overall misses
system.cpu.dcache.overall_misses::total            74                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2551600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2551600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2551600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2551600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032933                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032933                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032933                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032933                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34481.081081                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34481.081081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34481.081081                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34481.081081                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           47                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       995600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       995600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       995600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        18396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1013996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012016                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012016                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012016                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012906                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36874.074074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36874.074074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36874.074074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34965.379310                       # average overall mshr miss latency
system.cpu.dcache.replacements                     29                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           74                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            74                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2551600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2551600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1873                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039509                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34481.081081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34481.081081                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       995600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       995600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36874.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36874.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          374                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          374                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        18396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        18396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9198                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9198                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.310345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   818.056588                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   205.943412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.798883                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.201117                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          820                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          297                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.199219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4523                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4523                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                27                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           14                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               27                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst       915200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       844400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1759600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst       915200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       844400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1759600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              57                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             57                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.481481                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.473684                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.481481                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.473684                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65371.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64953.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65170.370370                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65371.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64953.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65170.370370                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst       803200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       740400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1543600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst       803200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       740400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1543600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.473684                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.473684                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57371.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56953.846154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57170.370370                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57371.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56953.846154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57170.370370                       # average overall mshr miss latency
system.l2cache.replacements                        27                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst       915200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       844400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1759600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.481481                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.473684                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65371.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64953.846154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65170.370370                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst       803200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       740400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1543600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.481481                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.473684                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57371.428571                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56953.846154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57170.370370                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     95                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   27                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.518519                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.194091                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1056.315849                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1870.200607                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1004.154882                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   130.134571                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.257890                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.456592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.245155                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031771                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1133                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          999                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          891                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.276611                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.723389                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  939                       # Number of tag accesses
system.l2cache.tags.data_accesses                 939                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      3682800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            896                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          243293147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          225915065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              469208211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     243293147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         243293147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        17378082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              17378082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        17378082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         243293147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         225915065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             486586293                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1127736800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9059439                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412992                       # Number of bytes of host memory used
host_op_rate                                 15812484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                              120191029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2104728                       # Number of instructions simulated
sim_ops                                       3674554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27932800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 7161                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               954                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              6748                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2208                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4953                       # Number of indirect misses.
system.cpu.branchPred.lookups                    7715                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     373                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          797                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     26399                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    17562                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               976                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4024                       # Number of branches committed
system.cpu.commit.bw_lim_events                  5946                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19911                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20300                       # Number of instructions committed
system.cpu.commit.committedOps                  40755                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        40994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.994170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.504866                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26083     63.63%     63.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3575      8.72%     72.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2774      6.77%     79.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2616      6.38%     85.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5946     14.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        40994                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     39556                       # Number of committed integer instructions.
system.cpu.commit.loads                          6053                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.74%      0.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            29608     72.65%     73.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              12      0.03%     73.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.56%     73.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.35%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.55%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.26%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.52%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.76%     76.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.64%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.24%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5203     12.77%     90.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2641      6.48%     96.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      2.09%     98.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             40755                       # Class of committed instruction
system.cpu.commit.refs                           9256                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20300                       # Number of Instructions Simulated
system.cpu.committedOps                         40755                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.440000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.440000                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           75                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          192                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          340                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            20                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16730                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  67755                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11205                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     16510                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    983                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1303                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8003                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            89                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4016                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        7715                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4386                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         32707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   363                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          36903                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           143                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1966                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.110479                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2581                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.528454                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46731                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.592134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.897119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26488     56.68%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1095      2.34%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1087      2.33%     61.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1111      2.38%     63.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    16950     36.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46731                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4001                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2397                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2628800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2628800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2628400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2628400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2628400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2628800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        44800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        44000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        44400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       135200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       134400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1246000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1251600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1246000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1249200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       21592400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1195                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4876                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.761456                       # Inst execution rate
system.cpu.iew.exec_refs                        11996                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4006                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   10578                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  8953                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                28                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4549                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               60655                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  7990                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1423                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 53174                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    98                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    983                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   178                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              380                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2902                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1346                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1045                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            150                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     61217                       # num instructions consuming a value
system.cpu.iew.wb_count                         52481                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.606319                       # average fanout of values written-back
system.cpu.iew.wb_producers                     37117                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.751532                       # insts written-back per cycle
system.cpu.iew.wb_sent                          52773                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    76774                       # number of integer regfile reads
system.cpu.int_regfile_writes                   41419                       # number of integer regfile writes
system.cpu.ipc                               0.290698                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.290698                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               616      1.13%      1.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 39426     72.22%     73.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   13      0.02%     73.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   267      0.49%     73.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 198      0.36%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.45%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  135      0.25%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  357      0.65%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  407      0.75%     76.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 284      0.52%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                163      0.30%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7168     13.13%     90.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3501      6.41%     96.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1156      2.12%     98.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            657      1.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  54594                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3657                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7343                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3471                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5388                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  50321                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             148918                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        49010                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             75185                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      60348                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     54594                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 307                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               339                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            179                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25822                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.168261                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.565695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               27229     58.27%     58.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3718      7.96%     66.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3946      8.44%     74.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4368      9.35%     84.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7470     15.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46731                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.781791                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4411                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            57                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               190                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              209                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 8953                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4549                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   22895                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69832                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11686                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 48644                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    430                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12103                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    768                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   131                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                166047                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  65336                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               76424                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     16842                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1072                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    983                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2623                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    27805                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5289                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            96748                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2494                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2500                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        95714                       # The number of ROB reads
system.cpu.rob.rob_writes                      127104                       # The number of ROB writes
system.cpu.timesIdled                             258                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           47                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1465                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               47                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::CleanEvict              337                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           384                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 390                       # Request fanout histogram
system.membus.reqLayer2.occupancy              339235                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             837865                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 721                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            93                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1039                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 11                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                11                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            722                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1372                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          825                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2197                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        22016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    51264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               403                       # Total snoops (count)
system.l2bus.snoopTraffic                        1536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1136                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042254                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.201256                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1088     95.77%     95.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      4.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1136                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              330000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               656753                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              548400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27932800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3819                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3819                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3819                       # number of overall hits
system.cpu.icache.overall_hits::total            3819                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          567                       # number of overall misses
system.cpu.icache.overall_misses::total           567                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23898800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23898800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23898800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23898800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.129275                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.129275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.129275                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.129275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42149.559083                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42149.559083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42149.559083                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42149.559083                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          109                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          458                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          458                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18716400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18716400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18716400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18716400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.104423                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.104423                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.104423                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.104423                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 40865.502183                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 40865.502183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 40865.502183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 40865.502183                       # average overall mshr miss latency
system.cpu.icache.replacements                    457                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3819                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3819                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           567                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23898800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23898800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.129275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.129275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42149.559083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42149.559083                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18716400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18716400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.104423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.104423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 40865.502183                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 40865.502183                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               713                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.265077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9229                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10356                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10356                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10356                       # number of overall hits
system.cpu.dcache.overall_hits::total           10356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          445                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          445                       # number of overall misses
system.cpu.dcache.overall_misses::total           445                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     18579200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     18579200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     18579200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     18579200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041200                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041200                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041200                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041200                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41751.011236                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41751.011236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41751.011236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41751.011236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                26                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           69                       # number of writebacks
system.cpu.dcache.writebacks::total                69                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          220                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          220                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          220                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           50                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9094800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9094800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9094800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2558749                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11653549                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020831                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025461                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40421.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40421.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40421.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51174.980000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42376.541818                       # average overall mshr miss latency
system.cpu.dcache.replacements                    275                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7157                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           434                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     18129600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18129600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41773.271889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41773.271889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40439.252336                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40439.252336                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3199                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       449600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       449600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40872.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40872.727273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       440800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       440800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40072.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40072.727273                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           50                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           50                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2558749                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2558749                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51174.980000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 51174.980000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               72928                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             56.141647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.760297                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.239703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814219                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          852                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.167969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             21877                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            21877                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             221                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             109                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 344                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            221                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            109                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           14                       # number of overall hits
system.l2cache.overall_hits::total                344                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           237                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           116                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               389                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          237                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          116                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           36                       # number of overall misses
system.l2cache.overall_misses::total              389                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16308000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7903200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2412364                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26623564                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16308000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7903200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2412364                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26623564                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          458                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          225                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           50                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             733                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          458                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          225                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           50                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            733                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.517467                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.515556                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.720000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530696                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.517467                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.515556                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.720000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530696                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68810.126582                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68131.034483                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67010.111111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68441.038560                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68810.126582                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68131.034483                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67010.111111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68441.038560                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             24                       # number of writebacks
system.l2cache.writebacks::total                   24                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          116                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          389                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          116                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14420000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6975200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2124364                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23519564                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14420000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6975200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2124364                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       123997                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23643561                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.517467                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.515556                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.720000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530696                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.517467                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.515556                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.720000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.533424                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60843.881857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60131.034483                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59010.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60461.604113                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60843.881857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60131.034483                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59010.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 61998.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60469.465473                       # average overall mshr miss latency
system.l2cache.replacements                       400                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           69                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           69                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           69                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           69                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       123997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       123997                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 61998.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 61998.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       385600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       385600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           11                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.545455                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64266.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       337600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       337600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 56266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 56266.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          221                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          104                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          339                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          237                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          110                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          383                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16308000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7517600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2412364                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26237964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          458                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          722                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.517467                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.514019                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.720000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.530471                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68810.126582                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68341.818182                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67010.111111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68506.433420                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          237                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          383                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14420000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6637600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2124364                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23181964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.517467                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.514019                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.720000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.530471                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60843.881857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60341.818182                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59010.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60527.321149                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13999                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4496                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.113657                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.302770                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1136.746381                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1827.566944                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   969.993196                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   124.390709                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009107                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.277526                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.446183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236815                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1039                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3057                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          900                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          916                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1930                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.253662                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.746338                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12112                       # Number of tag accesses
system.l2cache.tags.data_accesses               12112                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27932800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               24960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              236                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              116                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  390                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            24                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  24                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          540726315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          265780731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     82483675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      4582426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              893573147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     540726315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         540726315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        54989117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              54989117                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        54989117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         540726315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         265780731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     82483675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      4582426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             948562264                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
