<div id="pf21c" class="pf w0 h0" data-page-no="21c"><div class="pc pc21c w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg21c.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">30.4.2<span class="_ _b"> </span>DAC Data High Register (DAC<span class="ff7 ws24e">x<span class="ff1">_DAT</span><span class="ls142">n</span></span>H)</div><div class="t m0 x9 h7 y1155 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_F000h base + 1h offset + (2d × i), where i=0d to 1d</div><div class="t m0 x81 h1d y2fd9 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws338">Read 0<span class="_ _128"> </span><span class="ve">DATA1</span></div><div class="t m0 x8b h7 y2fda ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y2fdb ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000000<span class="_ _19a"></span></span></div><div class="t m0 xf2 h9 y2fdc ff1 fs2 fc0 sc0 ls0 ws20b">DAC<span class="ff7">x</span>_DAT<span class="ff7">n</span><span class="ws0">H field descriptions</span></div><div class="t m0 x12c h10 y23a ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x1 h7 y1361 ff2 fs4 fc0 sc0 ls0">7–4</div><div class="t m0 x91 h7 y317 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1361 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y317 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y268 ff2 fs4 fc0 sc0 ls0">3–0</div><div class="t m0 x117 h7 y2fdd ff2 fs4 fc0 sc0 ls0">DATA1</div><div class="t m0 x83 h7 y268 ff2 fs4 fc0 sc0 ls0 ws0">When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following</div><div class="t m0 x83 h7 y2fdd ff2 fs4 fc0 sc0 ls0 ws0">formula. V <span class="fs9 ws1a4 vb">out</span> = V <span class="fs9 ws1a4 vb">in</span> * (1 + DACDAT0[11:0])/4096</div><div class="t m0 x83 h7 ya94 ff2 fs4 fc0 sc0 ls0 ws0">When the DAC buffer is enabled, DATA[11:0] is mapped to the 16-word buffer.</div><div class="t m0 x9 h1b y2fde ff1 fsc fc0 sc0 ls0 ws0">30.4.3<span class="_ _b"> </span>DAC Status Register (DAC<span class="ff7 ws24e">x</span>_SR)</div><div class="t m0 x9 hf y18c8 ff3 fs5 fc0 sc0 ls0 ws0">If DMA is enabled, the flags can be cleared automatically by DMA when the DMA</div><div class="t m0 x9 hf y18c9 ff3 fs5 fc0 sc0 ls0 ws0">request is done. Writing 0 to a field clears it whereas writing 1 has no effect. After reset,</div><div class="t m0 x9 hf y18dd ff3 fs5 fc0 sc0 ls0 ws0">DACBFRPTF is set and can be cleared by software, if needed. The flags are set only</div><div class="t m0 x9 hf y2fdf ff3 fs5 fc0 sc0 ls0 ws0">when the data buffer status is changed.</div><div class="t m0 x9 h7 yc5b ff2 fs4 fc0 sc0 ls0 ws0">Address: 4003_F000h base + 20h offset = 4003_F020h</div><div class="t m0 x81 h1d y2fe0 ff2 fsd fc0 sc0 ls0 ws284">Bit<span class="_ _165"> </span>7 6 5 4 3 2 1 0</div><div class="t m0 x1 h7 y2fe1 ff2 fs4 fc0 sc0 ls0 ws3d3">Read<span class="_ _1de"> </span>0 DACBFRPT</div><div class="t m0 x98 h7 y2fe2 ff2 fs4 fc0 sc0 ls0">F</div><div class="t m0 x165 h7 y2fe1 ff2 fs4 fc0 sc0 ls0">DACBFRPB</div><div class="t m0 x166 h7 y2fe2 ff2 fs4 fc0 sc0 ls0">F</div><div class="t m0 x8b h7 y12a2 ff2 fs4 fc0 sc0 ls0">Write</div><div class="t m0 x12c h7 y12a3 ff2 fs4 fc0 sc0 ls0 ws289">Reset <span class="ls1c4 ws28a v1b">00000010<span class="_ _19a"></span></span></div><div class="t m0 x28 h9 y2fe3 ff1 fs2 fc0 sc0 ls0 ws20b">DAC<span class="ff7">x</span><span class="ws0">_SR field descriptions</span></div><div class="t m0 x12c h10 y2fe4 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x1 h7 y2fe5 ff2 fs4 fc0 sc0 ls0">7–2</div><div class="t m0 x91 h7 y2fe6 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y2fe5 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2fe6 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1c0e ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x88 h7 y10ad ff2 fs4 fc0 sc0 ls0">DACBFRPTF</div><div class="t m0 x83 h7 y1c0e ff2 fs4 fc0 sc0 ls0 ws0">DAC Buffer Read Pointer Top Position Flag</div><div class="t m0 x83 h7 y138d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>The DAC buffer read pointer is not zero.</div><div class="t m0 x83 h7 y2fe7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The DAC buffer read pointer is zero.</div><div class="t m0 x97 h7 y2fe8 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x88 h7 y2fe9 ff2 fs4 fc0 sc0 ls0">DACBFRPBF</div><div class="t m0 x83 h7 y2fe8 ff2 fs4 fc0 sc0 ls0 ws0">DAC Buffer Read Pointer Bottom Position Flag</div><div class="t m0 x83 h7 y2fea ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>The DAC buffer read pointer is not equal to C2[DACBFUP].</div><div class="t m0 x83 h7 y2feb ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>The DAC buffer read pointer is equal to C2[DACBFUP].</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory map/register definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">540<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,555.6,null]'><div class="d m1" style="border-style:none;position:absolute;left:219.498000px;bottom:629.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,529.1,null]'><div class="d m1" style="border-style:none;position:absolute;left:431.496000px;bottom:624.600000px;width:29.007000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,223.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:275.498000px;bottom:299.300000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,197.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:449.750000px;bottom:299.300000px;width:48.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,197.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:471.250000px;bottom:288.300000px;width:5.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,147.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:505.497000px;bottom:299.300000px;width:49.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf21c" data-dest-detail='[540,"XYZ",null,147.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:527.250000px;bottom:288.300000px;width:5.500000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
