/usr/bin/env time -v /home/ljw/VTR/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26 (git sha1 7a967625680, clang 10.0.0-4ubuntu1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v
Using parmys as partial mapper
Using Yosys read_verilog command
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v' to AST representation.
Generating RTLIL representation for module `\LUT_K'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\multiply'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.
parmys_arch pass finished.

2. Executing Verilog-2005 frontend: boundtop.v
Parsing SystemVerilog input from `boundtop.v' to AST representation.
Generating RTLIL representation for module `\paj_boundtop_hierarchy_no_mem'.
Note: Assuming pure combinatorial block at boundtop.v:237.5-251.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\resulttransmit'.
Note: Assuming pure combinatorial block at boundtop.v:409.5-490.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\boundcontroller'.
Generating RTLIL representation for module `\onlyonecycle'.
Note: Assuming pure combinatorial block at boundtop.v:1401.5-1446.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\vblockramcontroller'.
Note: Assuming pure combinatorial block at boundtop.v:1512.5-1627.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spramblock'.
Generating RTLIL representation for module `\sramcontroller'.
Note: Assuming pure combinatorial block at boundtop.v:1737.5-1884.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\resultinterface'.
Note: Assuming pure combinatorial block at boundtop.v:2012.5-2091.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\rayinterface'.
Generating RTLIL representation for module `\sortedstack'.
Note: Assuming pure combinatorial block at boundtop.v:2220.5-2256.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\listhandler'.
Note: Assuming pure combinatorial block at boundtop.v:2501.5-2522.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at boundtop.v:2553.5-2761.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\spram'.
Generating RTLIL representation for module `\resultcounter'.
Successfully finished Verilog frontend.

3. Executing SCC pass (detecting logic loops).
Skipping module \resultcounter as it contains processes (run 'proc' pass first).
Skipping module \spram as it contains processes (run 'proc' pass first).
Skipping module \listhandler as it contains processes (run 'proc' pass first).
Skipping module \sortedstack as it contains processes (run 'proc' pass first).
Skipping module \rayinterface as it contains processes (run 'proc' pass first).
Skipping module \resultinterface as it contains processes (run 'proc' pass first).
Skipping module \sramcontroller as it contains processes (run 'proc' pass first).
Found 0 SCCs in module spramblock.
Skipping module \vblockramcontroller as it contains processes (run 'proc' pass first).
Skipping module \onlyonecycle as it contains processes (run 'proc' pass first).
Skipping module \boundcontroller as it contains processes (run 'proc' pass first).
Skipping module \resulttransmit as it contains processes (run 'proc' pass first).
Skipping module \paj_boundtop_hierarchy_no_mem as it contains processes (run 'proc' pass first).
Skipping module \dual_port_ram as it contains processes (run 'proc' pass first).
Skipping module \single_port_ram as it contains processes (run 'proc' pass first).
Found 0 SCCs in module multiply.
Found 0 SCCs in module adder.
Found 0 SCCs in module mux.
Found 0 SCCs in module fpga_interconnect.
Skipping module \DFF as it contains processes (run 'proc' pass first).
Found 0 SCCs in module LUT_K.
Found 0 SCCs.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Finding top of design hierarchy..
root of   0 design levels: resultcounter       
root of   0 design levels: spram               
root of   1 design levels: listhandler         
root of   0 design levels: sortedstack         
root of   0 design levels: rayinterface        
root of   0 design levels: resultinterface     
root of   0 design levels: sramcontroller      
root of   1 design levels: spramblock          
root of   2 design levels: vblockramcontroller 
root of   0 design levels: onlyonecycle        
root of   0 design levels: boundcontroller     
root of   0 design levels: resulttransmit      
root of   3 design levels: paj_boundtop_hierarchy_no_mem
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
root of   0 design levels: multiply            
root of   0 design levels: adder               
root of   0 design levels: mux                 
root of   0 design levels: fpga_interconnect   
root of   0 design levels: DFF                 
root of   0 design levels: LUT_K               
Automatically selected paj_boundtop_hierarchy_no_mem as design top module.

4.2. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Used module:     \resultcounter
Used module:     \listhandler
Used module:         \spram
Used module:     \sortedstack
Used module:     \resulttransmit
Used module:     \boundcontroller
Used module:     \rayinterface
Used module:     \resultinterface
Used module:     \sramcontroller
Used module:     \vblockramcontroller
Used module:         \spramblock
Used module:             \single_port_ram
Used module:     \onlyonecycle
Parameter \ADDR_WIDTH = 10
Parameter \DATA_WIDTH = 32

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\single_port_ram'.
Parameter \ADDR_WIDTH = 10
Parameter \DATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.

4.4. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Used module:     \resultcounter
Used module:     \listhandler
Used module:         \spram
Used module:     \sortedstack
Used module:     \resulttransmit
Used module:     \boundcontroller
Used module:     \rayinterface
Used module:     \resultinterface
Used module:     \sramcontroller
Used module:     \vblockramcontroller
Used module:         \spramblock
Used module:             $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram
Used module:     \onlyonecycle

4.5. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Used module:     \resultcounter
Used module:     \listhandler
Used module:         \spram
Used module:     \sortedstack
Used module:     \resulttransmit
Used module:     \boundcontroller
Used module:     \rayinterface
Used module:     \resultinterface
Used module:     \sramcontroller
Used module:     \vblockramcontroller
Used module:         \spramblock
Used module:             $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram
Used module:     \onlyonecycle
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removing unused module `\multiply'.
Removing unused module `\adder'.
Removing unused module `\mux'.
Removing unused module `\fpga_interconnect'.
Removing unused module `\DFF'.
Removing unused module `\LUT_K'.
Removed 8 unused modules.
Mapping positional arguments of cell vblockramcontroller.ramblock (spramblock).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.rc (resultcounter).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.lh02 (listhandler).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.lh01 (listhandler).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.st (sortedstack).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.restransinst (resulttransmit).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.boundcont10 (boundcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.boundcont01 (boundcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.rayint (rayinterface).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.ri (resultinterface).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.trilist (sramcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.offsettable (vblockramcontroller).
Mapping positional arguments of cell paj_boundtop_hierarchy_no_mem.oc (onlyonecycle).
Mapping positional arguments of cell listhandler.ram (spram).

5. Executing OPT_EXPR pass (perform const folding).
Optimizing module spramblock.
Optimizing module vblockramcontroller.
<suppressed ~13 debug messages>
Optimizing module onlyonecycle.
<suppressed ~4 debug messages>
Optimizing module boundcontroller.
<suppressed ~96 debug messages>
Optimizing module resulttransmit.
<suppressed ~7 debug messages>
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~7 debug messages>
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module resultcounter.
<suppressed ~5 debug messages>
Optimizing module spram.
<suppressed ~1 debug messages>
Optimizing module listhandler.
<suppressed ~35 debug messages>
Optimizing module sortedstack.
<suppressed ~18 debug messages>
Optimizing module rayinterface.
<suppressed ~5 debug messages>
Optimizing module resultinterface.
<suppressed ~3 debug messages>
Optimizing module sramcontroller.
<suppressed ~12 debug messages>

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \spramblock..
Warning: Ignoring module vblockramcontroller because it contains processes (run 'proc' command first).
Warning: Ignoring module onlyonecycle because it contains processes (run 'proc' command first).
Warning: Ignoring module boundcontroller because it contains processes (run 'proc' command first).
Warning: Ignoring module resulttransmit because it contains processes (run 'proc' command first).
Warning: Ignoring module paj_boundtop_hierarchy_no_mem because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram because it contains processes (run 'proc' command first).
Warning: Ignoring module resultcounter because it contains processes (run 'proc' command first).
Warning: Ignoring module spram because it contains processes (run 'proc' command first).
Warning: Ignoring module listhandler because it contains processes (run 'proc' command first).
Warning: Ignoring module sortedstack because it contains processes (run 'proc' command first).
Warning: Ignoring module rayinterface because it contains processes (run 'proc' command first).
Warning: Ignoring module resultinterface because it contains processes (run 'proc' command first).
Warning: Ignoring module sramcontroller because it contains processes (run 'proc' command first).

7. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram...
Checking module boundcontroller...
Checking module listhandler...
Checking module onlyonecycle...
Checking module paj_boundtop_hierarchy_no_mem...
Checking module rayinterface...
Checking module resultcounter...
Checking module resultinterface...
Checking module resulttransmit...
Checking module sortedstack...
Checking module spram...
Checking module spramblock...
Checking module sramcontroller...
Checking module vblockramcontroller...
Found and reported 0 problems.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~183 debug messages>
Finding identical cells in module `\listhandler'.
<suppressed ~66 debug messages>
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
<suppressed ~3 debug messages>
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 84 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Warning: Ignoring module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram because it contains processes (run 'proc' command first).
Warning: Ignoring module boundcontroller because it contains processes (run 'proc' command first).
Warning: Ignoring module listhandler because it contains processes (run 'proc' command first).
Warning: Ignoring module onlyonecycle because it contains processes (run 'proc' command first).
Warning: Ignoring module paj_boundtop_hierarchy_no_mem because it contains processes (run 'proc' command first).
Warning: Ignoring module rayinterface because it contains processes (run 'proc' command first).
Warning: Ignoring module resultcounter because it contains processes (run 'proc' command first).
Warning: Ignoring module resultinterface because it contains processes (run 'proc' command first).
Warning: Ignoring module resulttransmit because it contains processes (run 'proc' command first).
Warning: Ignoring module sortedstack because it contains processes (run 'proc' command first).
Warning: Ignoring module spram because it contains processes (run 'proc' command first).
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Warning: Ignoring module sramcontroller because it contains processes (run 'proc' command first).
Warning: Ignoring module vblockramcontroller because it contains processes (run 'proc' command first).
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram because it contains processes (run 'proc' command first).
Warning: Ignoring module boundcontroller because it contains processes (run 'proc' command first).
Warning: Ignoring module listhandler because it contains processes (run 'proc' command first).
Warning: Ignoring module onlyonecycle because it contains processes (run 'proc' command first).
Warning: Ignoring module paj_boundtop_hierarchy_no_mem because it contains processes (run 'proc' command first).
Warning: Ignoring module rayinterface because it contains processes (run 'proc' command first).
Warning: Ignoring module resultcounter because it contains processes (run 'proc' command first).
Warning: Ignoring module resultinterface because it contains processes (run 'proc' command first).
Warning: Ignoring module resulttransmit because it contains processes (run 'proc' command first).
Warning: Ignoring module sortedstack because it contains processes (run 'proc' command first).
Warning: Ignoring module spram because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \spramblock..
Warning: Ignoring module sramcontroller because it contains processes (run 'proc' command first).
Warning: Ignoring module vblockramcontroller because it contains processes (run 'proc' command first).

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510 in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Marked 2 switch rules as full_case in process $proc$boundtop.v:684$99 in module boundcontroller.
Marked 61 switch rules as full_case in process $proc$boundtop.v:783$108 in module boundcontroller.
Marked 3 switch rules as full_case in process $proc$boundtop.v:2501$434 in module listhandler.
Marked 1 switch rules as full_case in process $proc$boundtop.v:2524$438 in module listhandler.
Marked 36 switch rules as full_case in process $proc$boundtop.v:2553$440 in module listhandler.
Marked 1 switch rules as full_case in process $proc$boundtop.v:1386$297 in module onlyonecycle.
Marked 4 switch rules as full_case in process $proc$boundtop.v:1401$299 in module onlyonecycle.
Marked 2 switch rules as full_case in process $proc$boundtop.v:237$49 in module paj_boundtop_hierarchy_no_mem.
Marked 2 switch rules as full_case in process $proc$boundtop.v:261$67 in module paj_boundtop_hierarchy_no_mem.
Marked 3 switch rules as full_case in process $proc$boundtop.v:2122$343 in module rayinterface.
Marked 1 switch rules as full_case in process $proc$boundtop.v:2808$501 in module resultcounter.
Marked 1 switch rules as full_case in process $proc$boundtop.v:1964$338 in module resultinterface.
Marked 3 switch rules as full_case in process $proc$boundtop.v:2012$340 in module resultinterface.
Marked 1 switch rules as full_case in process $proc$boundtop.v:365$71 in module resulttransmit.
Marked 3 switch rules as full_case in process $proc$boundtop.v:409$77 in module resulttransmit.
Marked 7 switch rules as full_case in process $proc$boundtop.v:2220$374 in module sortedstack.
Marked 8 switch rules as full_case in process $proc$boundtop.v:2259$397 in module sortedstack.
Marked 1 switch rules as full_case in process $proc$boundtop.v:1717$322 in module sramcontroller.
Marked 11 switch rules as full_case in process $proc$boundtop.v:1737$324 in module sramcontroller.
Marked 1 switch rules as full_case in process $proc$boundtop.v:1493$306 in module vblockramcontroller.
Marked 11 switch rules as full_case in process $proc$boundtop.v:1512$308 in module vblockramcontroller.
Removed a total of 0 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 86 redundant assignments.
Promoted 108 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).

9.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
     1/3: $1$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$516
     2/3: $1$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_DATA[31:0]$515
     3/3: $1$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_ADDR[9:0]$514
Creating decoders for process `\boundcontroller.$proc$boundtop.v:684$99'.
     1/40: $0\busy[0:0]
     2/40: $0\id3[15:0]
     3/40: $0\id2[15:0]
     4/40: $0\id1[15:0]
     5/40: $0\v3[15:0]
     6/40: $0\v2[15:0]
     7/40: $0\v1[15:0]
     8/40: $0\u3[15:0]
     9/40: $0\u2[15:0]
    10/40: $0\u1[15:0]
    11/40: $0\t3[31:0]
    12/40: $0\t2[31:0]
    13/40: $0\t1[31:0]
    14/40: $0\hit3[0:0]
    15/40: $0\hit2[0:0]
    16/40: $0\hit1[0:0]
    17/40: $0\count[13:0]
    18/40: $0\subcount[1:0]
    19/40: $0\maskcount[1:0]
    20/40: $0\triDatalatch[63:0]
    21/40: $0\tladdr[17:0]
    22/40: $0\tladdrvalid[0:0]
    23/40: $0\addrindvalid[0:0]
    24/40: $0\addrind[9:0]
    25/40: $0\triID[15:0]
    26/40: $0\triIDvalid[0:0]
    27/40: $0\resetcnt[0:0]
    28/40: $0\l0reset[0:0]
    29/40: $0\baseaddress[1:0]
    30/40: $0\lack[0:0]
    31/40: $0\hitmask[2:0]
    32/40: $0\resetcount[2:0]
    33/40: $0\boundNodeIDout[9:0]
    34/40: $0\startAddr[11:0]
    35/40: $0\addr[11:0]
    36/40: $0\passCTSout[0:0]
    37/40: $0\cts[0:0]
    38/40: $0\raygroupoutl[1:0]
    39/40: $0\state[4:0]
    40/40: $0\statepeek[4:0]
Creating decoders for process `\boundcontroller.$proc$boundtop.v:783$108'.
     1/165: $1\temp_hitmask[2:0] [2]
     2/165: $28\temp_busy[0:0]
     3/165: $28\next_state[4:0]
     4/165: $1\temp_hitmask[2:0] [1]
     5/165: $12\temp_passCTSout[0:0]
     6/165: $4\temp_hitmask[2:2]
     7/165: $2\temp_hit3[0:0]
     8/165: $2\temp_id3[15:0]
     9/165: $2\temp_v3[15:0]
    10/165: $2\temp_u3[15:0]
    11/165: $2\temp_t3[31:0]
    12/165: $3\temp_hitmask[1:1]
    13/165: $2\temp_hit2[0:0]
    14/165: $2\temp_id2[15:0]
    15/165: $2\temp_v2[15:0]
    16/165: $2\temp_u2[15:0]
    17/165: $2\temp_t2[31:0]
    18/165: $2\temp_hitmask[0:0]
    19/165: $2\temp_hit1[0:0]
    20/165: $2\temp_id1[15:0]
    21/165: $2\temp_v1[15:0]
    22/165: $2\temp_u1[15:0]
    23/165: $2\temp_t1[31:0]
    24/165: $27\temp_busy[0:0]
    25/165: $27\next_state[4:0]
    26/165: $4\bcvalid[0:0]
    27/165: $26\temp_busy[0:0]
    28/165: $26\next_state[4:0]
    29/165: $3\bcvalid[0:0]
    30/165: $1\temp_hitmask[2:0] [0]
    31/165: $13\temp_passCTSout[0:0]
    32/165: $7\temp_cts[0:0]
    33/165: $25\temp_busy[0:0]
    34/165: $25\next_state[4:0]
    35/165: $10\temp_passCTSout[0:0]
    36/165: $24\temp_busy[0:0]
    37/165: $24\next_state[4:0]
    38/165: $23\temp_busy[0:0]
    39/165: $23\next_state[4:0]
    40/165: $9\temp_passCTSout[0:0]
    41/165: $6\temp_cts[0:0]
    42/165: $22\temp_busy[0:0]
    43/165: $22\next_state[4:0]
    44/165: $21\temp_busy[0:0]
    45/165: $21\next_state[4:0]
    46/165: $2\temp_triDatalatch[63:0]
    47/165: $6\temp_tladdrvalid[0:0]
    48/165: $3\temp_tladdr[17:0]
    49/165: $2\temp_subcount[1:0]
    50/165: $5\temp_tladdrvalid[0:0]
    51/165: $4\temp_triIDvalid[0:0]
    52/165: $4\temp_tladdrvalid[0:0]
    53/165: $3\temp_triIDvalid[0:0]
    54/165: $2\temp_count[13:0]
    55/165: $4\temp_triID[15:0]
    56/165: $3\temp_triID[15:0]
    57/165: $2\temp_triID[15:0]
    58/165: $3\raygroupwe[0:0]
    59/165: $3\raygroupid[1:0]
    60/165: $20\temp_busy[0:0]
    61/165: $20\next_state[4:0]
    62/165: $3\temp_tladdrvalid[0:0]
    63/165: $2\temp_tladdr[17:0]
    64/165: $19\temp_busy[0:0]
    65/165: $19\next_state[4:0]
    66/165: $18\temp_busy[0:0]
    67/165: $18\next_state[4:0]
    68/165: $2\temp_tladdrvalid[0:0]
    69/165: $3\temp_addrindvalid[0:0]
    70/165: $17\temp_busy[0:0]
    71/165: $17\next_state[4:0]
    72/165: $2\temp_addrindvalid[0:0]
    73/165: $2\temp_addrind[9:0]
    74/165: $2\temp_l0reset[0:0]
    75/165: $2\temp_lack[0:0]
    76/165: $16\temp_busy[0:0]
    77/165: $16\next_state[4:0]
    78/165: $15\temp_busy[0:0]
    79/165: $15\next_state[4:0]
    80/165: $2\bcvalid[0:0]
    81/165: $14\temp_busy[0:0]
    82/165: $14\next_state[4:0]
    83/165: $8\temp_passCTSout[0:0]
    84/165: $13\temp_busy[0:0]
    85/165: $13\next_state[4:0]
    86/165: $7\temp_passCTSout[0:0]
    87/165: $12\temp_busy[0:0]
    88/165: $12\next_state[4:0]
    89/165: $6\temp_passCTSout[0:0]
    90/165: $5\temp_cts[0:0]
    91/165: $5\temp_passCTSout[0:0]
    92/165: $4\temp_cts[0:0]
    93/165: $11\temp_busy[0:0]
    94/165: $11\next_state[4:0]
    95/165: $10\temp_busy[0:0]
    96/165: $10\next_state[4:0]
    97/165: $9\temp_busy[0:0]
    98/165: $9\next_state[4:0]
    99/165: $2\temp_resetcount[2:0]
   100/165: $8\temp_busy[0:0]
   101/165: $8\next_state[4:0]
   102/165: $2\temp_triIDvalid[0:0]
   103/165: $2\raygroupwe[0:0]
   104/165: $2\raygroupid[1:0]
   105/165: $7\temp_busy[0:0]
   106/165: $7\next_state[4:0]
   107/165: $4\temp_passCTSout[0:0]
   108/165: $6\temp_busy[0:0]
   109/165: $6\next_state[4:0]
   110/165: $5\temp_busy[0:0]
   111/165: $5\next_state[4:0]
   112/165: $3\temp_passCTSout[0:0]
   113/165: $3\temp_cts[0:0]
   114/165: $2\temp_passCTSout[0:0]
   115/165: $2\temp_cts[0:0]
   116/165: $4\temp_busy[0:0]
   117/165: $4\next_state[4:0]
   118/165: $3\temp_busy[0:0]
   119/165: $3\next_state[4:0]
   120/165: $2\temp_busy[0:0]
   121/165: $2\next_state[4:0]
   122/165: $1\temp_passCTSout[0:0]
   123/165: $1\temp_cts[0:0]
   124/165: $1\temp_raygroupoutl[1:0]
   125/165: $1\temp_statepeek[4:0]
   126/165: $1\temp_busy[0:0]
   127/165: $1\next_state[4:0]
   128/165: $1\lhreset[0:0]
   129/165: $1\bcvalid[0:0]
   130/165: $1\raygroupwe[0:0]
   131/165: $1\enablenear[0:0]
   132/165: $1\raygroupid[1:0]
   133/165: $1\temp_id3[15:0]
   134/165: $1\temp_v3[15:0]
   135/165: $1\temp_u3[15:0]
   136/165: $1\temp_t3[31:0]
   137/165: $1\temp_id2[15:0]
   138/165: $1\temp_v2[15:0]
   139/165: $1\temp_u2[15:0]
   140/165: $1\temp_t2[31:0]
   141/165: $1\temp_id1[15:0]
   142/165: $1\temp_v1[15:0]
   143/165: $1\temp_u1[15:0]
   144/165: $1\temp_t1[31:0]
   145/165: $1\temp_triDatalatch[63:0]
   146/165: $1\temp_maskcount[1:0]
   147/165: $1\temp_subcount[1:0]
   148/165: $1\temp_count[13:0]
   149/165: $1\temp_tladdr[17:0]
   150/165: $1\temp_tladdrvalid[0:0]
   151/165: $1\temp_addrindvalid[0:0]
   152/165: $1\temp_addrind[9:0]
   153/165: $1\temp_lack[0:0]
   154/165: $1\temp_triID[15:0]
   155/165: $1\temp_triIDvalid[0:0]
   156/165: $1\temp_hit3[0:0]
   157/165: $1\temp_hit2[0:0]
   158/165: $1\temp_hit1[0:0]
   159/165: $11\temp_passCTSout[0:0]
   160/165: $1\temp_baseaddress[1:0]
   161/165: $1\temp_boundNodeIDout[9:0]
   162/165: $1\temp_startAddr[11:0]
   163/165: $1\temp_addr[11:0]
   164/165: $1\temp_l0reset[0:0]
   165/165: $1\temp_resetcount[2:0]
Creating decoders for process `\listhandler.$proc$boundtop.v:2501$434'.
     1/3: $3\address[2:0]
     2/3: $2\address[2:0]
     3/3: $1\address[2:0]
Creating decoders for process `\listhandler.$proc$boundtop.v:2524$438'.
     1/9: $0\offset2[2:0]
     2/9: $0\offset1[2:0]
     3/9: $0\offset0[2:0]
     4/9: $0\writelevel[1:0]
     5/9: $0\readlevel[1:0]
     6/9: $0\busy[0:0]
     7/9: $0\lvempty[2:0]
     8/9: $0\state[1:0]
     9/9: $0\peekstate[1:0]
Creating decoders for process `\listhandler.$proc$boundtop.v:2553$440'.
     1/86: $10\temp_readlevel[1:0]
     2/86: $9\temp_readlevel[1:0]
     3/86: $13\temp_lvempty[2:2]
     4/86: $14\temp_offset2[2:0]
     5/86: $13\temp_offset2[2:0]
     6/86: $8\temp_readlevel[1:0]
     7/86: $12\temp_lvempty[2:2]
     8/86: $7\temp_readlevel[1:0]
     9/86: $11\temp_lvempty[1:1]
    10/86: $11\temp_offset1[2:0]
    11/86: $10\temp_offset1[2:0]
    12/86: $6\temp_readlevel[1:0]
    13/86: $10\temp_lvempty[2:1] [0]
    14/86: $12\temp_offset2[2:0]
    15/86: $10\temp_lvempty[2:1] [1]
    16/86: $9\temp_lvempty[0:0]
    17/86: $8\temp_offset0[2:0]
    18/86: $7\temp_offset0[2:0]
    19/86: $8\temp_lvempty[2:0] [0]
    20/86: $11\temp_offset2[2:0]
    21/86: $9\temp_offset1[2:0]
    22/86: $5\temp_readlevel[1:0]
    23/86: $8\temp_lvempty[2:0] [2:1]
    24/86: $10\temp_offset2[2:0]
    25/86: $8\temp_offset1[2:0]
    26/86: $6\temp_offset0[2:0]
    27/86: $4\temp_readlevel[1:0]
    28/86: $7\temp_lvempty[2:0]
    29/86: $6\next_state[1:0]
    30/86: $6\temp_lvempty[2:2]
    31/86: $5\temp_lvempty[2:1] [0]
    32/86: $5\temp_lvempty[2:1] [1]
    33/86: $4\temp_lvempty[2:0] [0]
    34/86: $4\temp_lvempty[2:0] [2:1]
    35/86: $3\temp_lvempty[2:0]
    36/86: $5\temp_busy[0:0]
    37/86: $9\temp_offset2[2:0]
    38/86: $7\temp_offset1[2:0]
    39/86: $8\temp_offset2[2:0]
    40/86: $5\temp_offset0[2:0]
    41/86: $7\temp_offset2[2:0]
    42/86: $6\temp_offset1[2:0]
    43/86: $5\next_state[1:0]
    44/86: $9\datain[12:0]
    45/86: $8\datain[12:0]
    46/86: $7\datain[12:0]
    47/86: $6\datain[12:0]
    48/86: $5\datain[12:0]
    49/86: $4\datain[12:0]
    50/86: $3\datain[12:0]
    51/86: $2\datain[12:0]
    52/86: $4\temp_busy[0:0]
    53/86: $4\temp_writelevel[1:0]
    54/86: $6\temp_offset2[2:0]
    55/86: $5\temp_offset1[2:0]
    56/86: $5\temp_offset2[2:0]
    57/86: $4\temp_offset0[2:0]
    58/86: $4\temp_offset2[2:0]
    59/86: $4\temp_offset1[2:0]
    60/86: $3\temp_readlevel[1:0]
    61/86: $3\temp_offset2[2:0]
    62/86: $3\temp_offset1[2:0]
    63/86: $3\temp_offset0[2:0]
    64/86: $3\temp_busy[0:0]
    65/86: $3\temp_writelevel[1:0]
    66/86: $2\temp_offset2[2:0]
    67/86: $2\temp_offset1[2:0]
    68/86: $2\temp_offset0[2:0]
    69/86: $2\temp_writelevel[1:0]
    70/86: $2\temp_readlevel[1:0]
    71/86: $2\temp_lvempty[2:0]
    72/86: $2\temp_busy[0:0]
    73/86: $4\next_state[1:0]
    74/86: $3\next_state[1:0]
    75/86: $2\next_state[1:0]
    76/86: $1\temp_offset2[2:0]
    77/86: $1\temp_offset1[2:0]
    78/86: $1\temp_offset0[2:0]
    79/86: $1\temp_writelevel[1:0]
    80/86: $1\temp_readlevel[1:0]
    81/86: $1\temp_lvempty[2:0]
    82/86: $1\temp_busy[0:0]
    83/86: $1\temp_peekstate[1:0]
    84/86: $1\next_state[1:0]
    85/86: $1\datain[12:0]
    86/86: $1\we[0:0]
Creating decoders for process `\onlyonecycle.$proc$boundtop.v:1386$297'.
     1/2: $0\count[0:0]
     2/2: $0\state[1:0]
Creating decoders for process `\onlyonecycle.$proc$boundtop.v:1401$299'.
     1/6: $4\next_state[1:0]
     2/6: $3\next_state[1:0]
     3/6: $2\next_state[1:0]
     4/6: $1\temp_count[0:0]
     5/6: $1\next_state[1:0]
     6/6: $1\output_xhdl0[0:0]
Creating decoders for process `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:237$49'.
     1/2: $2\boundNodeID[9:0]
     2/2: $1\boundNodeID[9:0]
Creating decoders for process `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:261$67'.
     1/3: $0\oldresultid[1:0]
     2/3: $0\reset[0:0]
     3/3: $0\peeklatch[103:0]
Creating decoders for process `\rayinterface.$proc$boundtop.v:2122$343'.
     1/9: $0\raydata[31:0] [31:1]
     2/9: $0\raydata[31:0] [0]
     3/9: $0\rgWEl[2:0]
     4/9: $0\rgAddrl[3:0]
     5/9: $0\rgDatal[31:0]
     6/9: $0\raywe[2:0]
     7/9: $0\rgDone[0:0]
     8/9: $0\rayaddr[3:0]
     9/9: $0\rgAddrValidl[0:0]
Creating decoders for process `\resultcounter.$proc$boundtop.v:2808$501'.
     1/2: $0\curr[1:0]
     2/2: $0\count[3:0]
Creating decoders for process `\resultinterface.$proc$boundtop.v:1964$338'.
     1/18: $0\newdata[0:0]
     2/18: $0\resultID[1:0]
     3/18: $0\hit3b[0:0]
     4/18: $0\hit2b[0:0]
     5/18: $0\hit1b[0:0]
     6/18: $0\id3b[15:0]
     7/18: $0\id2b[15:0]
     8/18: $0\id1b[15:0]
     9/18: $0\v3b[15:0]
    10/18: $0\v2b[15:0]
    11/18: $0\v1b[15:0]
    12/18: $0\u3b[15:0]
    13/18: $0\u2b[15:0]
    14/18: $0\u1b[15:0]
    15/18: $0\t3b[31:0]
    16/18: $0\t2b[31:0]
    17/18: $0\t1b[31:0]
    18/18: $0\state[3:0]
Creating decoders for process `\resultinterface.$proc$boundtop.v:2012$340'.
     1/20: $2\temp_t1b[31:0]
     2/20: $2\next_state[3:0]
     3/20: $1\temp_t1b[31:0]
     4/20: $1\temp_newdata[0:0]
     5/20: $1\next_state[3:0]
     6/20: $1\temp_resultID[1:0]
     7/20: $1\temp_hit3b[0:0]
     8/20: $1\temp_hit2b[0:0]
     9/20: $1\temp_hit1b[0:0]
    10/20: $1\temp_id3b[15:0]
    11/20: $1\temp_id2b[15:0]
    12/20: $1\temp_id1b[15:0]
    13/20: $1\temp_v3b[15:0]
    14/20: $1\temp_v2b[15:0]
    15/20: $1\temp_v1b[15:0]
    16/20: $1\temp_u3b[15:0]
    17/20: $1\temp_u2b[15:0]
    18/20: $1\temp_u1b[15:0]
    19/20: $1\temp_t3b[31:0]
    20/20: $1\temp_t2b[31:0]
Creating decoders for process `\resulttransmit.$proc$boundtop.v:365$71'.
     1/14: $0\rgResultReady[0:0]
     2/14: $0\rgResultSource[1:0]
     3/14: $0\rgResultData[31:0]
     4/14: $0\state[3:0]
     5/14: $0\valid10d[0:0]
     6/14: $0\valid01d[0:0]
     7/14: $0\pending10[0:0]
     8/14: $0\pending01[0:0]
     9/14: $0\hit10cl[0:0]
    10/14: $0\hit10bl[0:0]
    11/14: $0\hit10al[0:0]
    12/14: $0\hit01cl[0:0]
    13/14: $0\hit01bl[0:0]
    14/14: $0\hit01al[0:0]
Creating decoders for process `\resulttransmit.$proc$boundtop.v:409$77'.
     1/6: $3\next_state[3:0]
     2/6: $2\next_state[3:0]
     3/6: $1\next_state[3:0]
     4/6: $1\temp_rgResultSource[1:0]
     5/6: $1\temp_rgResultReady[0:0]
     6/6: $1\temp_rgResultData[31:0]
Creating decoders for process `\sortedstack.$proc$boundtop.v:2220$374'.
     1/7: $7\location[2:0]
     2/7: $6\location[2:0]
     3/7: $5\location[2:0]
     4/7: $4\location[2:0]
     5/7: $3\location[2:0]
     6/7: $2\location[2:0]
     7/7: $1\location[2:0]
Creating decoders for process `\sortedstack.$proc$boundtop.v:2259$397'.
     1/24: $0\full7[0:0]
     2/24: $0\full6[0:0]
     3/24: $0\full5[0:0]
     4/24: $0\full4[0:0]
     5/24: $0\full3[0:0]
     6/24: $0\full2[0:0]
     7/24: $0\full1[0:0]
     8/24: $0\full0[0:0]
     9/24: $0\data7[12:0]
    10/24: $0\data6[12:0]
    11/24: $0\data5[12:0]
    12/24: $0\data4[12:0]
    13/24: $0\data3[12:0]
    14/24: $0\data0[12:0]
    15/24: $0\key7[31:0]
    16/24: $0\key6[31:0]
    17/24: $0\key5[31:0]
    18/24: $0\key4[31:0]
    19/24: $0\key3[31:0]
    20/24: $0\key2[31:0]
    21/24: $0\key1[31:0]
    22/24: $0\key0[31:0]
    23/24: $0\data2[12:0]
    24/24: $0\data1[12:0]
Creating decoders for process `\spram.$proc$boundtop.v:2780$495'.
     1/2: $0\mem2[12:0]
     2/2: $0\mem1[12:0]
Creating decoders for process `\sramcontroller.$proc$boundtop.v:1717$322'.
     1/5: $0\datavalid[0:0]
     2/5: $0\data[63:0]
     3/5: $0\waddress[17:0]
     4/5: $0\state[2:0]
     5/5: $0\statepeek[2:0]
Creating decoders for process `\sramcontroller.$proc$boundtop.v:1737$324'.
     1/32: $8\next_state[2:0]
     2/32: $7\next_state[2:0]
     3/32: $3\temp_waddress[17:0]
     4/32: $6\next_state[2:0]
     5/32: $5\tm3_sram_adsp[0:0]
     6/32: $3\tm3_sram_we[7:0]
     7/32: $5\next_state[2:0]
     8/32: $4\tm3_sram_adsp[0:0]
     9/32: $2\tm3_sram_we[7:0]
    10/32: $4\next_state[2:0]
    11/32: $2\temp_datavalid[0:0]
    12/32: $2\temp_waddress[17:0]
    13/32: $3\tm3_sram_oe[1:0]
    14/32: $3\tm3_sram_adsp[0:0]
    15/32: $3\tm3_sram_addr[18:0]
    16/32: $3\next_state[2:0]
    17/32: $2\next_state[2:0]
    18/32: $2\tm3_sram_adsp[0:0]
    19/32: $2\tm3_sram_oe[1:0]
    20/32: $2\tm3_sram_addr[18:0]
    21/32: $1\temp_datavalid[0:0]
    22/32: $1\temp_waddress[17:0]
    23/32: $1\temp_statepeek[2:0]
    24/32: $1\next_state[2:0]
    25/32: $1\tm3_sram_adsp[0:0]
    26/32: $1\tm3_sram_oe[1:0]
    27/32: $1\tm3_sram_addr[18:0]
    28/32: $1\want_data[0:0]
    29/32: $1\want_addr[0:0]
    30/32: $1\tm3_sram_data_xhdl0[63:0]
    31/32: $1\tm3_sram_we[7:0]
    32/32: $1\temp_data[63:0]
Creating decoders for process `\vblockramcontroller.$proc$boundtop.v:1493$306'.
     1/4: $0\datavalid[0:0]
     2/4: $0\data[31:0]
     3/4: $0\waddr[9:0]
     4/4: $0\state[2:0]
Creating decoders for process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
     1/19: $8\next_state[2:0]
     2/19: $7\next_state[2:0]
     3/19: $3\temp_waddr[9:0]
     4/19: $6\next_state[2:0]
     5/19: $3\we[0:0]
     6/19: $5\next_state[2:0]
     7/19: $2\we[0:0]
     8/19: $4\next_state[2:0]
     9/19: $2\temp_datavalid[0:0]
    10/19: $2\temp_waddr[9:0]
    11/19: $3\next_state[2:0]
    12/19: $2\next_state[2:0]
    13/19: $1\temp_datavalid[0:0]
    14/19: $1\temp_waddr[9:0]
    15/19: $1\next_state[2:0]
    16/19: $1\want_data[0:0]
    17/19: $1\want_addr[0:0]
    18/19: $1\we[0:0]
    19/19: $1\temp_data[31:0]

9.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\boundcontroller.\raygroupwe' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\raygroupid' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\enablenear' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\next_state' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_busy' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\lhreset' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\bcvalid' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_statepeek' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_raygroupoutl' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_cts' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_passCTSout' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_resetcount' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_l0reset' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_addr' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_startAddr' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_boundNodeIDout' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_baseaddress' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_hitmask' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_hit1' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_hit2' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_hit3' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_triIDvalid' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_triID' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_lack' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_addrind' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_addrindvalid' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_tladdrvalid' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_tladdr' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_count' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_subcount' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_maskcount' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_triDatalatch' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_t1' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_u1' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_v1' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_id1' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_t2' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_u2' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_v2' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_id2' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_t3' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_u3' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_v3' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\boundcontroller.\temp_id3' from process `\boundcontroller.$proc$boundtop.v:783$108'.
No latch inferred for signal `\listhandler.\address' from process `\listhandler.$proc$boundtop.v:2501$434'.
No latch inferred for signal `\listhandler.\datain' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\we' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\next_state' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_busy' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_peekstate' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_lvempty' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_readlevel' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_writelevel' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_offset0' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_offset1' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\listhandler.\temp_offset2' from process `\listhandler.$proc$boundtop.v:2553$440'.
No latch inferred for signal `\onlyonecycle.\next_state' from process `\onlyonecycle.$proc$boundtop.v:1401$299'.
No latch inferred for signal `\onlyonecycle.\temp_count' from process `\onlyonecycle.$proc$boundtop.v:1401$299'.
No latch inferred for signal `\onlyonecycle.\output_xhdl0' from process `\onlyonecycle.$proc$boundtop.v:1401$299'.
No latch inferred for signal `\paj_boundtop_hierarchy_no_mem.\boundNodeID' from process `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:237$49'.
No latch inferred for signal `\resultinterface.\next_state' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_t1b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_t2b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_t3b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_u1b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_u2b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_u3b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_v1b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_v2b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_v3b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_id1b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_id2b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_id3b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_hit1b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_hit2b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_hit3b' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_resultID' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resultinterface.\temp_newdata' from process `\resultinterface.$proc$boundtop.v:2012$340'.
No latch inferred for signal `\resulttransmit.\next_state' from process `\resulttransmit.$proc$boundtop.v:409$77'.
No latch inferred for signal `\resulttransmit.\temp_rgResultData' from process `\resulttransmit.$proc$boundtop.v:409$77'.
No latch inferred for signal `\resulttransmit.\temp_rgResultReady' from process `\resulttransmit.$proc$boundtop.v:409$77'.
No latch inferred for signal `\resulttransmit.\temp_rgResultSource' from process `\resulttransmit.$proc$boundtop.v:409$77'.
No latch inferred for signal `\sortedstack.\location' from process `\sortedstack.$proc$boundtop.v:2220$374'.
No latch inferred for signal `\sramcontroller.\tm3_sram_data_xhdl0' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\tm3_sram_addr' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\tm3_sram_we' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\tm3_sram_oe' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\tm3_sram_adsp' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\next_state' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\temp_statepeek' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\want_addr' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\want_data' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\temp_data' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\temp_datavalid' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\sramcontroller.\temp_waddress' from process `\sramcontroller.$proc$boundtop.v:1737$324'.
No latch inferred for signal `\vblockramcontroller.\we' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
No latch inferred for signal `\vblockramcontroller.\next_state' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
No latch inferred for signal `\vblockramcontroller.\want_addr' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
No latch inferred for signal `\vblockramcontroller.\want_data' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
No latch inferred for signal `\vblockramcontroller.\temp_data' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
No latch inferred for signal `\vblockramcontroller.\temp_waddr' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.
No latch inferred for signal `\vblockramcontroller.\temp_datavalid' from process `\vblockramcontroller.$proc$boundtop.v:1512$308'.

9.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.\out' using process `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
  created $dff cell `$procdff$5394' with positive edge clock.
Creating register for signal `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_ADDR' using process `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
  created $dff cell `$procdff$5395' with positive edge clock.
Creating register for signal `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_DATA' using process `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
  created $dff cell `$procdff$5396' with positive edge clock.
Creating register for signal `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN' using process `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
  created $dff cell `$procdff$5397' with positive edge clock.
Creating register for signal `\boundcontroller.\addr' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5398' with positive edge clock.
Creating register for signal `\boundcontroller.\triIDvalid' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5399' with positive edge clock.
Creating register for signal `\boundcontroller.\triID' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5400' with positive edge clock.
Creating register for signal `\boundcontroller.\tladdr' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5401' with positive edge clock.
Creating register for signal `\boundcontroller.\tladdrvalid' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5402' with positive edge clock.
Creating register for signal `\boundcontroller.\state' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5403' with positive edge clock.
Creating register for signal `\boundcontroller.\busy' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5404' with positive edge clock.
Creating register for signal `\boundcontroller.\l0reset' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5405' with positive edge clock.
Creating register for signal `\boundcontroller.\baseaddress' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5406' with positive edge clock.
Creating register for signal `\boundcontroller.\boundNodeIDout' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5407' with positive edge clock.
Creating register for signal `\boundcontroller.\hitmask' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5408' with positive edge clock.
Creating register for signal `\boundcontroller.\lack' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5409' with positive edge clock.
Creating register for signal `\boundcontroller.\addrind' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5410' with positive edge clock.
Creating register for signal `\boundcontroller.\addrindvalid' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5411' with positive edge clock.
Creating register for signal `\boundcontroller.\t1' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5412' with positive edge clock.
Creating register for signal `\boundcontroller.\t2' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5413' with positive edge clock.
Creating register for signal `\boundcontroller.\t3' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5414' with positive edge clock.
Creating register for signal `\boundcontroller.\u1' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5415' with positive edge clock.
Creating register for signal `\boundcontroller.\u2' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5416' with positive edge clock.
Creating register for signal `\boundcontroller.\u3' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5417' with positive edge clock.
Creating register for signal `\boundcontroller.\v1' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5418' with positive edge clock.
Creating register for signal `\boundcontroller.\v2' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5419' with positive edge clock.
Creating register for signal `\boundcontroller.\v3' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5420' with positive edge clock.
Creating register for signal `\boundcontroller.\id1' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5421' with positive edge clock.
Creating register for signal `\boundcontroller.\id2' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5422' with positive edge clock.
Creating register for signal `\boundcontroller.\id3' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5423' with positive edge clock.
Creating register for signal `\boundcontroller.\hit1' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5424' with positive edge clock.
Creating register for signal `\boundcontroller.\hit2' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5425' with positive edge clock.
Creating register for signal `\boundcontroller.\hit3' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5426' with positive edge clock.
Creating register for signal `\boundcontroller.\resetcnt' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5427' with positive edge clock.
Creating register for signal `\boundcontroller.\passCTSout' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5428' with positive edge clock.
Creating register for signal `\boundcontroller.\statepeek' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5429' with positive edge clock.
Creating register for signal `\boundcontroller.\cts' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5430' with positive edge clock.
Creating register for signal `\boundcontroller.\startAddr' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5431' with positive edge clock.
Creating register for signal `\boundcontroller.\resetcount' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5432' with positive edge clock.
Creating register for signal `\boundcontroller.\raygroupoutl' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5433' with positive edge clock.
Creating register for signal `\boundcontroller.\count' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5434' with positive edge clock.
Creating register for signal `\boundcontroller.\triDatalatch' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5435' with positive edge clock.
Creating register for signal `\boundcontroller.\subcount' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5436' with positive edge clock.
Creating register for signal `\boundcontroller.\maskcount' using process `\boundcontroller.$proc$boundtop.v:684$99'.
  created $dff cell `$procdff$5437' with positive edge clock.
Creating register for signal `\listhandler.\state' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5438' with positive edge clock.
Creating register for signal `\listhandler.\busy' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5439' with positive edge clock.
Creating register for signal `\listhandler.\peekstate' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5440' with positive edge clock.
Creating register for signal `\listhandler.\readlevel' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5441' with positive edge clock.
Creating register for signal `\listhandler.\writelevel' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5442' with positive edge clock.
Creating register for signal `\listhandler.\offset0' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5443' with positive edge clock.
Creating register for signal `\listhandler.\offset1' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5444' with positive edge clock.
Creating register for signal `\listhandler.\offset2' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5445' with positive edge clock.
Creating register for signal `\listhandler.\lvempty' using process `\listhandler.$proc$boundtop.v:2524$438'.
  created $dff cell `$procdff$5446' with positive edge clock.
Creating register for signal `\onlyonecycle.\state' using process `\onlyonecycle.$proc$boundtop.v:1386$297'.
  created $dff cell `$procdff$5447' with positive edge clock.
Creating register for signal `\onlyonecycle.\count' using process `\onlyonecycle.$proc$boundtop.v:1386$297'.
  created $dff cell `$procdff$5448' with positive edge clock.
Creating register for signal `\paj_boundtop_hierarchy_no_mem.\oldresultid' using process `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:261$67'.
  created $dff cell `$procdff$5449' with positive edge clock.
Creating register for signal `\paj_boundtop_hierarchy_no_mem.\reset' using process `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:261$67'.
  created $dff cell `$procdff$5450' with positive edge clock.
Creating register for signal `\paj_boundtop_hierarchy_no_mem.\peeklatch' using process `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:261$67'.
  created $dff cell `$procdff$5451' with positive edge clock.
Creating register for signal `\rayinterface.\raydata' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5452' with positive edge clock.
Creating register for signal `\rayinterface.\rayaddr' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5453' with positive edge clock.
Creating register for signal `\rayinterface.\raywe' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5454' with positive edge clock.
Creating register for signal `\rayinterface.\rgDone' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5455' with positive edge clock.
Creating register for signal `\rayinterface.\rgDatal' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5456' with positive edge clock.
Creating register for signal `\rayinterface.\rgAddrl' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5457' with positive edge clock.
Creating register for signal `\rayinterface.\rgWEl' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5458' with positive edge clock.
Creating register for signal `\rayinterface.\rgAddrValidl' using process `\rayinterface.$proc$boundtop.v:2122$343'.
  created $dff cell `$procdff$5459' with positive edge clock.
Creating register for signal `\resultcounter.\count' using process `\resultcounter.$proc$boundtop.v:2808$501'.
  created $dff cell `$procdff$5460' with positive edge clock.
Creating register for signal `\resultcounter.\curr' using process `\resultcounter.$proc$boundtop.v:2808$501'.
  created $dff cell `$procdff$5461' with positive edge clock.
Creating register for signal `\resultinterface.\state' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5462' with positive edge clock.
Creating register for signal `\resultinterface.\newdata' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5463' with positive edge clock.
Creating register for signal `\resultinterface.\resultID' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5464' with positive edge clock.
Creating register for signal `\resultinterface.\t1b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5465' with positive edge clock.
Creating register for signal `\resultinterface.\t2b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5466' with positive edge clock.
Creating register for signal `\resultinterface.\t3b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5467' with positive edge clock.
Creating register for signal `\resultinterface.\u1b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5468' with positive edge clock.
Creating register for signal `\resultinterface.\u2b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5469' with positive edge clock.
Creating register for signal `\resultinterface.\u3b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5470' with positive edge clock.
Creating register for signal `\resultinterface.\v1b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5471' with positive edge clock.
Creating register for signal `\resultinterface.\v2b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5472' with positive edge clock.
Creating register for signal `\resultinterface.\v3b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5473' with positive edge clock.
Creating register for signal `\resultinterface.\id1b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5474' with positive edge clock.
Creating register for signal `\resultinterface.\id2b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5475' with positive edge clock.
Creating register for signal `\resultinterface.\id3b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5476' with positive edge clock.
Creating register for signal `\resultinterface.\hit1b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5477' with positive edge clock.
Creating register for signal `\resultinterface.\hit2b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5478' with positive edge clock.
Creating register for signal `\resultinterface.\hit3b' using process `\resultinterface.$proc$boundtop.v:1964$338'.
  created $dff cell `$procdff$5479' with positive edge clock.
Creating register for signal `\resulttransmit.\rgResultData' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5480' with positive edge clock.
Creating register for signal `\resulttransmit.\rgResultReady' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5481' with positive edge clock.
Creating register for signal `\resulttransmit.\rgResultSource' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5482' with positive edge clock.
Creating register for signal `\resulttransmit.\state' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5483' with positive edge clock.
Creating register for signal `\resulttransmit.\hit01al' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5484' with positive edge clock.
Creating register for signal `\resulttransmit.\hit01bl' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5485' with positive edge clock.
Creating register for signal `\resulttransmit.\hit01cl' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5486' with positive edge clock.
Creating register for signal `\resulttransmit.\hit10al' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5487' with positive edge clock.
Creating register for signal `\resulttransmit.\hit10bl' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5488' with positive edge clock.
Creating register for signal `\resulttransmit.\hit10cl' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5489' with positive edge clock.
Creating register for signal `\resulttransmit.\pending01' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5490' with positive edge clock.
Creating register for signal `\resulttransmit.\pending10' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5491' with positive edge clock.
Creating register for signal `\resulttransmit.\valid01d' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5492' with positive edge clock.
Creating register for signal `\resulttransmit.\valid10d' using process `\resulttransmit.$proc$boundtop.v:365$71'.
  created $dff cell `$procdff$5493' with positive edge clock.
Creating register for signal `\sortedstack.\data1' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5494' with positive edge clock.
Creating register for signal `\sortedstack.\data2' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5495' with positive edge clock.
Creating register for signal `\sortedstack.\key0' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5496' with positive edge clock.
Creating register for signal `\sortedstack.\key1' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5497' with positive edge clock.
Creating register for signal `\sortedstack.\key2' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5498' with positive edge clock.
Creating register for signal `\sortedstack.\key3' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5499' with positive edge clock.
Creating register for signal `\sortedstack.\key4' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5500' with positive edge clock.
Creating register for signal `\sortedstack.\key5' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5501' with positive edge clock.
Creating register for signal `\sortedstack.\key6' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5502' with positive edge clock.
Creating register for signal `\sortedstack.\key7' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5503' with positive edge clock.
Creating register for signal `\sortedstack.\data0' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5504' with positive edge clock.
Creating register for signal `\sortedstack.\data3' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5505' with positive edge clock.
Creating register for signal `\sortedstack.\data4' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5506' with positive edge clock.
Creating register for signal `\sortedstack.\data5' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5507' with positive edge clock.
Creating register for signal `\sortedstack.\data6' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5508' with positive edge clock.
Creating register for signal `\sortedstack.\data7' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5509' with positive edge clock.
Creating register for signal `\sortedstack.\full0' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5510' with positive edge clock.
Creating register for signal `\sortedstack.\full1' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5511' with positive edge clock.
Creating register for signal `\sortedstack.\full2' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5512' with positive edge clock.
Creating register for signal `\sortedstack.\full3' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5513' with positive edge clock.
Creating register for signal `\sortedstack.\full4' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5514' with positive edge clock.
Creating register for signal `\sortedstack.\full5' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5515' with positive edge clock.
Creating register for signal `\sortedstack.\full6' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5516' with positive edge clock.
Creating register for signal `\sortedstack.\full7' using process `\sortedstack.$proc$boundtop.v:2259$397'.
  created $dff cell `$procdff$5517' with positive edge clock.
Creating register for signal `\spram.\temp_reg' using process `\spram.$proc$boundtop.v:2780$495'.
  created $dff cell `$procdff$5518' with positive edge clock.
Creating register for signal `\spram.\mem1' using process `\spram.$proc$boundtop.v:2780$495'.
  created $dff cell `$procdff$5519' with positive edge clock.
Creating register for signal `\spram.\mem2' using process `\spram.$proc$boundtop.v:2780$495'.
  created $dff cell `$procdff$5520' with positive edge clock.
Creating register for signal `\sramcontroller.\data' using process `\sramcontroller.$proc$boundtop.v:1717$322'.
  created $dff cell `$procdff$5521' with positive edge clock.
Creating register for signal `\sramcontroller.\state' using process `\sramcontroller.$proc$boundtop.v:1717$322'.
  created $dff cell `$procdff$5522' with positive edge clock.
Creating register for signal `\sramcontroller.\statepeek' using process `\sramcontroller.$proc$boundtop.v:1717$322'.
  created $dff cell `$procdff$5523' with positive edge clock.
Creating register for signal `\sramcontroller.\datavalid' using process `\sramcontroller.$proc$boundtop.v:1717$322'.
  created $dff cell `$procdff$5524' with positive edge clock.
Creating register for signal `\sramcontroller.\waddress' using process `\sramcontroller.$proc$boundtop.v:1717$322'.
  created $dff cell `$procdff$5525' with positive edge clock.
Creating register for signal `\vblockramcontroller.\data' using process `\vblockramcontroller.$proc$boundtop.v:1493$306'.
  created $dff cell `$procdff$5526' with positive edge clock.
Creating register for signal `\vblockramcontroller.\state' using process `\vblockramcontroller.$proc$boundtop.v:1493$306'.
  created $dff cell `$procdff$5527' with positive edge clock.
Creating register for signal `\vblockramcontroller.\datavalid' using process `\vblockramcontroller.$proc$boundtop.v:1493$306'.
  created $dff cell `$procdff$5528' with positive edge clock.
Creating register for signal `\vblockramcontroller.\waddr' using process `\vblockramcontroller.$proc$boundtop.v:1493$306'.
  created $dff cell `$procdff$5529' with positive edge clock.

9.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
Removing empty process `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$proc$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:267$510'.
Found and cleaned up 2 empty switches in `\boundcontroller.$proc$boundtop.v:684$99'.
Removing empty process `boundcontroller.$proc$boundtop.v:684$99'.
Found and cleaned up 61 empty switches in `\boundcontroller.$proc$boundtop.v:783$108'.
Removing empty process `boundcontroller.$proc$boundtop.v:783$108'.
Found and cleaned up 3 empty switches in `\listhandler.$proc$boundtop.v:2501$434'.
Removing empty process `listhandler.$proc$boundtop.v:2501$434'.
Found and cleaned up 1 empty switch in `\listhandler.$proc$boundtop.v:2524$438'.
Removing empty process `listhandler.$proc$boundtop.v:2524$438'.
Found and cleaned up 36 empty switches in `\listhandler.$proc$boundtop.v:2553$440'.
Removing empty process `listhandler.$proc$boundtop.v:2553$440'.
Found and cleaned up 1 empty switch in `\onlyonecycle.$proc$boundtop.v:1386$297'.
Removing empty process `onlyonecycle.$proc$boundtop.v:1386$297'.
Found and cleaned up 4 empty switches in `\onlyonecycle.$proc$boundtop.v:1401$299'.
Removing empty process `onlyonecycle.$proc$boundtop.v:1401$299'.
Found and cleaned up 2 empty switches in `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:237$49'.
Removing empty process `paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:237$49'.
Found and cleaned up 3 empty switches in `\paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:261$67'.
Removing empty process `paj_boundtop_hierarchy_no_mem.$proc$boundtop.v:261$67'.
Found and cleaned up 4 empty switches in `\rayinterface.$proc$boundtop.v:2122$343'.
Removing empty process `rayinterface.$proc$boundtop.v:2122$343'.
Found and cleaned up 2 empty switches in `\resultcounter.$proc$boundtop.v:2808$501'.
Removing empty process `resultcounter.$proc$boundtop.v:2808$501'.
Found and cleaned up 1 empty switch in `\resultinterface.$proc$boundtop.v:1964$338'.
Removing empty process `resultinterface.$proc$boundtop.v:1964$338'.
Found and cleaned up 3 empty switches in `\resultinterface.$proc$boundtop.v:2012$340'.
Removing empty process `resultinterface.$proc$boundtop.v:2012$340'.
Found and cleaned up 5 empty switches in `\resulttransmit.$proc$boundtop.v:365$71'.
Removing empty process `resulttransmit.$proc$boundtop.v:365$71'.
Found and cleaned up 3 empty switches in `\resulttransmit.$proc$boundtop.v:409$77'.
Removing empty process `resulttransmit.$proc$boundtop.v:409$77'.
Found and cleaned up 7 empty switches in `\sortedstack.$proc$boundtop.v:2220$374'.
Removing empty process `sortedstack.$proc$boundtop.v:2220$374'.
Found and cleaned up 10 empty switches in `\sortedstack.$proc$boundtop.v:2259$397'.
Removing empty process `sortedstack.$proc$boundtop.v:2259$397'.
Found and cleaned up 1 empty switch in `\spram.$proc$boundtop.v:2780$495'.
Removing empty process `spram.$proc$boundtop.v:2780$495'.
Found and cleaned up 1 empty switch in `\sramcontroller.$proc$boundtop.v:1717$322'.
Removing empty process `sramcontroller.$proc$boundtop.v:1717$322'.
Found and cleaned up 11 empty switches in `\sramcontroller.$proc$boundtop.v:1737$324'.
Removing empty process `sramcontroller.$proc$boundtop.v:1737$324'.
Found and cleaned up 1 empty switch in `\vblockramcontroller.$proc$boundtop.v:1493$306'.
Removing empty process `vblockramcontroller.$proc$boundtop.v:1493$306'.
Found and cleaned up 11 empty switches in `\vblockramcontroller.$proc$boundtop.v:1512$308'.
Removing empty process `vblockramcontroller.$proc$boundtop.v:1512$308'.
Cleaned up 174 empty switches.

9.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
<suppressed ~27 debug messages>
Optimizing module listhandler.
<suppressed ~35 debug messages>
Optimizing module onlyonecycle.
<suppressed ~6 debug messages>
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
<suppressed ~1 debug messages>
Optimizing module resultcounter.
Optimizing module resultinterface.
<suppressed ~5 debug messages>
Optimizing module resulttransmit.
<suppressed ~4 debug messages>
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
<suppressed ~22 debug messages>
Optimizing module vblockramcontroller.
<suppressed ~11 debug messages>

10. Executing FSM pass (extract and optimize FSM).

10.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN.
Not marking boundcontroller.hitmask as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register boundcontroller.state.
Not marking boundcontroller.statepeek as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking listhandler.lvempty as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking listhandler.peekstate as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register listhandler.state.
Found FSM state register onlyonecycle.state.
Found FSM state register resultinterface.state.
Not marking resulttransmit.rgResultSource as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Found FSM state register resulttransmit.state.
Not marking spram.temp_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
    Circuit seems to be self-resetting.
Found FSM state register sramcontroller.state.
Not marking sramcontroller.statepeek as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking vblockramcontroller.state as FSM state register:
    Users of register don't seem to benefit from recoding.

10.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN' from module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
  found $dff cell for state register: $procdff$5397
  root of input selection tree: $procmux$519_Y
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \we
  found state code: 0
  found state code: 32'11111111111111111111111111111111
  ctrl inputs: \we
  ctrl outputs: $procmux$519_Y
  transition:          0 1'0 ->          0 0
  transition:          0 1'1 -> 32'11111111111111111111111111111111 32'11111111111111111111111111111111
  transition: 32'11111111111111111111111111111111 1'0 ->          0 0
  transition: 32'11111111111111111111111111111111 1'1 -> 32'11111111111111111111111111111111 32'11111111111111111111111111111111
Extracting FSM `\state' from module `\boundcontroller'.
  found $dff cell for state register: $procdff$5403
  root of input selection tree: $procmux$645_Y
  found reset state: 5'00000 (guessed from mux tree)
  found ctrl input: \globalreset
  found ctrl input: $procmux$2530_CMP
  found ctrl input: $procmux$2531_CMP
  found ctrl input: $procmux$2532_CMP
  found ctrl input: $procmux$2533_CMP
  found ctrl input: $procmux$2534_CMP
  found ctrl input: $procmux$2535_CMP
  found ctrl input: $procmux$2536_CMP
  found ctrl input: $procmux$2537_CMP
  found ctrl input: $procmux$2538_CMP
  found ctrl input: $procmux$2539_CMP
  found ctrl input: $procmux$2540_CMP
  found ctrl input: $procmux$2541_CMP
  found ctrl input: $procmux$2542_CMP
  found ctrl input: $procmux$2543_CMP
  found ctrl input: $procmux$2544_CMP
  found ctrl input: $procmux$2545_CMP
  found ctrl input: $procmux$2546_CMP
  found ctrl input: $procmux$2547_CMP
  found ctrl input: $procmux$2548_CMP
  found ctrl input: $procmux$2549_CMP
  found ctrl input: $procmux$665_CMP
  found ctrl input: \passCTSin
  found state code: 5'10011
  found state code: 5'01001
  found ctrl input: $procmux$847_CMP
  found ctrl input: $and$boundtop.v:1288$259_Y
  found ctrl input: $procmux$823_CMP
  found ctrl input: $and$boundtop.v:1293$272_Y
  found state code: 5'00000
  found ctrl input: $procmux$887_CMP
  found state code: 5'10010
  found state code: 5'10001
  found ctrl input: $procmux$937_CMP
  found ctrl input: $and$boundtop.v:1219$230_Y
  found ctrl input: $procmux$919_CMP
  found state code: 5'01111
  found state code: 5'10000
  found ctrl input: $procmux$1002_CMP
  found ctrl input: $and$boundtop.v:1214$227_Y
  found ctrl input: $procmux$982_CMP
  found state code: 5'01100
  found state code: 5'01110
  found ctrl input: $procmux$1215_CMP
  found ctrl input: $ne$boundtop.v:1123$204_Y
  found state code: 5'01101
  found ctrl input: $procmux$1304_CMP
  found ctrl input: $or$boundtop.v:1092$192_Y
  found ctrl input: $procmux$1276_CMP
  found ctrl input: $and$boundtop.v:1097$195_Y
  found state code: 5'01011
  found ctrl input: $procmux$1363_CMP
  found ctrl input: \dataindvalid
  found state code: 5'01010
  found ctrl input: $procmux$1556_CMP
  found ctrl input: \lempty
  found ctrl input: $procmux$1508_CMP
  found ctrl input: $and$boundtop.v:1022$172_Y
  found ctrl input: $procmux$1470_CMP
  found ctrl input: $and$boundtop.v:1027$175_Y
  found state code: 5'00011
  found ctrl input: $procmux$1606_CMP
  found state code: 5'01000
  found ctrl input: $procmux$1659_CMP
  found state code: 5'00110
  found state code: 5'00111
  found ctrl input: $procmux$1872_CMP
  found ctrl input: $and$boundtop.v:938$152_Y
  found ctrl input: $procmux$1834_CMP
  found ctrl input: $and$boundtop.v:943$155_Y
  found ctrl input: $procmux$1790_CMP
  found ctrl input: $and$boundtop.v:948$158_Y
  found ctrl input: $procmux$1933_CMP
  found ctrl input: $eq$boundtop.v:905$146_Y
  found state code: 5'00101
  found state code: 5'00100
  found ctrl input: $procmux$2044_CMP
  found ctrl input: \wanttriID
  found state code: 5'00010
  found ctrl input: $procmux$2169_CMP
  found ctrl input: $and$boundtop.v:832$130_Y
  found ctrl input: $procmux$2121_CMP
  found ctrl input: $eq$boundtop.v:832$128_Y
  found state code: 5'00001
  found ctrl input: $procmux$2442_CMP
  found ctrl input: $and$boundtop.v:794$111_Y
  found ctrl input: $procmux$2392_CMP
  found ctrl input: $and$boundtop.v:799$114_Y
  found ctrl input: $procmux$2336_CMP
  found ctrl input: $and$boundtop.v:804$119_Y
  found ctrl output: $procmux$803_CMP
  found ctrl output: $procmux$823_CMP
  found ctrl output: $procmux$813_CMP
  found ctrl output: $procmux$833_CMP
  found ctrl output: $procmux$847_CMP
  found ctrl output: $procmux$840_CMP
  found ctrl output: $procmux$879_CMP
  found ctrl output: $procmux$872_CMP
  found ctrl output: $procmux$865_CMP
  found ctrl output: $procmux$859_CMP
  found ctrl output: $procmux$858_CMP
  found ctrl output: $procmux$854_CMP
  found ctrl output: $procmux$733_CMP
  found ctrl output: $procmux$740_CMP
  found ctrl output: $procmux$747_CMP
  found ctrl output: $procmux$796_CMP
  found ctrl output: $procmux$789_CMP
  found ctrl output: $procmux$782_CMP
  found ctrl output: $procmux$775_CMP
  found ctrl output: $procmux$768_CMP
  found ctrl output: $procmux$761_CMP
  found ctrl output: $procmux$754_CMP
  found ctrl output: $procmux$654_CMP
  found ctrl output: $procmux$653_CMP
  found ctrl output: $procmux$659_CMP
  found ctrl output: $ne$boundtop.v:682$92_Y
  found ctrl output: $ne$boundtop.v:682$94_Y
  found ctrl output: $ne$boundtop.v:682$96_Y
  found ctrl output: $eq$boundtop.v:732$102_Y
  found ctrl output: $procmux$712_CMP
  found ctrl output: $procmux$705_CMP
  found ctrl output: $procmux$698_CMP
  found ctrl output: $procmux$691_CMP
  found ctrl output: $procmux$684_CMP
  found ctrl output: $procmux$677_CMP
  found ctrl output: $procmux$670_CMP
  found ctrl output: $procmux$669_CMP
  found ctrl output: $procmux$665_CMP
  found ctrl output: $procmux$719_CMP
  found ctrl output: $procmux$726_CMP
  found ctrl output: $procmux$887_CMP
  found ctrl output: $procmux$896_CMP
  found ctrl output: $procmux$907_CMP
  found ctrl output: $procmux$919_CMP
  found ctrl output: $procmux$928_CMP
  found ctrl output: $procmux$937_CMP
  found ctrl output: $procmux$947_CMP
  found ctrl output: $procmux$957_CMP
  found ctrl output: $procmux$969_CMP
  found ctrl output: $procmux$982_CMP
  found ctrl output: $procmux$992_CMP
  found ctrl output: $procmux$1002_CMP
  found ctrl output: $procmux$1013_CMP
  found ctrl output: $procmux$1024_CMP
  found ctrl output: $procmux$1035_CMP
  found ctrl output: $procmux$1046_CMP
  found ctrl output: $procmux$1062_CMP
  found ctrl output: $procmux$1078_CMP
  found ctrl output: $procmux$1091_CMP
  found ctrl output: $procmux$1104_CMP
  found ctrl output: $procmux$1117_CMP
  found ctrl output: $procmux$1136_CMP
  found ctrl output: $procmux$1152_CMP
  found ctrl output: $procmux$1165_CMP
  found ctrl output: $procmux$1178_CMP
  found ctrl output: $procmux$1190_CMP
  found ctrl output: $procmux$1202_CMP
  found ctrl output: $procmux$1215_CMP
  found ctrl output: $procmux$1229_CMP
  found ctrl output: $procmux$1243_CMP
  found ctrl output: $procmux$1259_CMP
  found ctrl output: $procmux$1276_CMP
  found ctrl output: $procmux$1290_CMP
  found ctrl output: $procmux$1304_CMP
  found ctrl output: $procmux$1319_CMP
  found ctrl output: $procmux$1334_CMP
  found ctrl output: $procmux$1348_CMP
  found ctrl output: $procmux$1363_CMP
  found ctrl output: $procmux$1379_CMP
  found ctrl output: $procmux$1395_CMP
  found ctrl output: $procmux$1411_CMP
  found ctrl output: $procmux$1427_CMP
  found ctrl output: $procmux$1448_CMP
  found ctrl output: $procmux$1470_CMP
  found ctrl output: $procmux$1489_CMP
  found ctrl output: $procmux$1508_CMP
  found ctrl output: $procmux$1524_CMP
  found ctrl output: $procmux$1540_CMP
  found ctrl output: $procmux$1556_CMP
  found ctrl output: $procmux$1573_CMP
  found ctrl output: $procmux$1589_CMP
  found ctrl output: $procmux$1606_CMP
  found ctrl output: $procmux$1624_CMP
  found ctrl output: $procmux$1641_CMP
  found ctrl output: $procmux$1659_CMP
  found ctrl output: $procmux$1681_CMP
  found ctrl output: $procmux$1703_CMP
  found ctrl output: $procmux$1722_CMP
  found ctrl output: $procmux$1741_CMP
  found ctrl output: $procmux$1765_CMP
  found ctrl output: $procmux$1790_CMP
  found ctrl output: $procmux$1812_CMP
  found ctrl output: $procmux$1834_CMP
  found ctrl output: $procmux$1853_CMP
  found ctrl output: $procmux$1872_CMP
  found ctrl output: $procmux$1892_CMP
  found ctrl output: $procmux$1912_CMP
  found ctrl output: $procmux$1933_CMP
  found ctrl output: $procmux$1955_CMP
  found ctrl output: $procmux$1977_CMP
  found ctrl output: $procmux$1999_CMP
  found ctrl output: $procmux$2021_CMP
  found ctrl output: $procmux$2044_CMP
  found ctrl output: $procmux$2068_CMP
  found ctrl output: $procmux$2094_CMP
  found ctrl output: $procmux$2121_CMP
  found ctrl output: $procmux$2145_CMP
  found ctrl output: $procmux$2169_CMP
  found ctrl output: $procmux$2197_CMP
  found ctrl output: $procmux$2225_CMP
  found ctrl output: $procmux$2250_CMP
  found ctrl output: $procmux$2275_CMP
  found ctrl output: $procmux$2305_CMP
  found ctrl output: $procmux$2336_CMP
  found ctrl output: $procmux$2364_CMP
  found ctrl output: $procmux$2392_CMP
  found ctrl output: $procmux$2417_CMP
  found ctrl output: $procmux$2442_CMP
  found ctrl output: $procmux$2445_CMP
  found ctrl output: $procmux$2446_CMP
  found ctrl output: $procmux$2447_CMP
  found ctrl output: $procmux$2448_CMP
  found ctrl output: $procmux$2449_CMP
  found ctrl output: $procmux$2450_CMP
  found ctrl output: $procmux$2451_CMP
  found ctrl output: $procmux$2452_CMP
  found ctrl output: $procmux$2453_CMP
  found ctrl output: $procmux$2454_CMP
  found ctrl output: $procmux$2458_CMP
  found ctrl output: $procmux$2459_CMP
  found ctrl output: $procmux$2460_CMP
  found ctrl output: $procmux$2461_CMP
  found ctrl output: $procmux$2483_CMP
  found ctrl output: $procmux$2486_CMP
  found ctrl output: $procmux$2487_CMP
  found ctrl output: $procmux$2488_CMP
  found ctrl output: $procmux$2489_CMP
  found ctrl output: $procmux$2490_CMP
  found ctrl output: $procmux$2491_CMP
  found ctrl output: $procmux$2492_CMP
  found ctrl output: $procmux$2493_CMP
  found ctrl output: $procmux$2494_CMP
  found ctrl output: $procmux$2495_CMP
  found ctrl output: $procmux$2496_CMP
  found ctrl output: $procmux$2497_CMP
  found ctrl output: $procmux$2498_CMP
  found ctrl output: $procmux$2499_CMP
  found ctrl output: $procmux$2500_CMP
  found ctrl output: $procmux$2501_CMP
  found ctrl output: $procmux$2502_CMP
  found ctrl output: $procmux$2503_CMP
  found ctrl output: $procmux$2504_CMP
  found ctrl output: $procmux$2505_CMP
  found ctrl output: $procmux$2508_CMP
  found ctrl output: $procmux$2509_CMP
  found ctrl output: $procmux$2510_CMP
  found ctrl output: $procmux$2511_CMP
  found ctrl output: $procmux$2512_CMP
  found ctrl output: $procmux$2513_CMP
  found ctrl output: $procmux$2514_CMP
  found ctrl output: $procmux$2515_CMP
  found ctrl output: $procmux$2516_CMP
  found ctrl output: $procmux$2517_CMP
  found ctrl output: $procmux$2518_CMP
  found ctrl output: $procmux$2519_CMP
  found ctrl output: $procmux$2520_CMP
  found ctrl output: $procmux$2521_CMP
  found ctrl output: $procmux$2522_CMP
  found ctrl output: $procmux$2523_CMP
  found ctrl output: $procmux$2524_CMP
  found ctrl output: $procmux$2525_CMP
  found ctrl output: $procmux$2526_CMP
  found ctrl output: $procmux$2527_CMP
  found ctrl output: $procmux$2530_CMP
  found ctrl output: $procmux$2531_CMP
  found ctrl output: $procmux$2532_CMP
  found ctrl output: $procmux$2533_CMP
  found ctrl output: $procmux$2534_CMP
  found ctrl output: $procmux$2535_CMP
  found ctrl output: $procmux$2536_CMP
  found ctrl output: $procmux$2537_CMP
  found ctrl output: $procmux$2538_CMP
  found ctrl output: $procmux$2539_CMP
  found ctrl output: $procmux$2540_CMP
  found ctrl output: $procmux$2541_CMP
  found ctrl output: $procmux$2542_CMP
  found ctrl output: $procmux$2543_CMP
  found ctrl output: $procmux$2544_CMP
  found ctrl output: $procmux$2545_CMP
  found ctrl output: $procmux$2546_CMP
  found ctrl output: $procmux$2547_CMP
  found ctrl output: $procmux$2548_CMP
  found ctrl output: $procmux$2549_CMP
  found ctrl output: $procmux$2571_CMP
  found ctrl output: $procmux$2575_CMP
  found ctrl output: $procmux$2576_CMP
  found ctrl output: $procmux$2577_CMP
  found ctrl output: $procmux$2587_CMP
  found ctrl output: $procmux$2588_CMP
  found ctrl output: $procmux$2589_CMP
  found ctrl output: $procmux$2599_CMP
  found ctrl output: $procmux$2600_CMP
  found ctrl output: $procmux$2601_CMP
  found ctrl output: $procmux$2611_CMP
  found ctrl output: $procmux$2612_CMP
  found ctrl output: $procmux$2613_CMP
  found ctrl output: $procmux$2617_CMP
  found ctrl output: $procmux$2621_CMP
  found ctrl output: $procmux$2625_CMP
  found ctrl output: $procmux$2629_CMP
  found ctrl output: $procmux$2633_CMP
  found ctrl output: $procmux$2637_CMP
  found ctrl output: $procmux$2641_CMP
  found ctrl output: $procmux$2645_CMP
  found ctrl output: $procmux$2649_CMP
  found ctrl output: $procmux$2653_CMP
  found ctrl output: $procmux$2657_CMP
  found ctrl output: $procmux$2661_CMP
  found ctrl output: $procmux$2669_CMP
  found ctrl output: $procmux$2670_CMP
  found ctrl output: $procmux$2678_CMP
  found ctrl output: $procmux$2679_CMP
  found ctrl output: $procmux$2687_CMP
  found ctrl output: $procmux$2688_CMP
  found ctrl output: $procmux$2698_CMP
  found ctrl output: $procmux$2699_CMP
  found ctrl output: $procmux$2706_CMP
  found ctrl output: $procmux$2707_CMP
  found ctrl output: $procmux$2708_CMP
  found ctrl output: $procmux$2709_CMP
  found ctrl output: $procmux$2716_CMP
  found ctrl output: $procmux$2717_CMP
  found ctrl output: $procmux$2718_CMP
  found ctrl output: $procmux$2719_CMP
  found ctrl output: $procmux$2720_CMP
  found ctrl output: $procmux$2732_CMP
  found ctrl output: $procmux$2733_CMP
  found ctrl output: $procmux$2746_CMP
  found ctrl output: $procmux$2759_CMP
  found ctrl output: $procmux$2769_CMP
  found ctrl output: $procmux$2770_CMP
  found ctrl output: $procmux$2780_CMP
  found ctrl output: $procmux$2781_CMP
  found ctrl output: $procmux$2785_CMP
  found ctrl output: $procmux$2786_CMP
  found ctrl output: $procmux$2790_CMP
  found ctrl output: $procmux$2791_CMP
  found ctrl output: $procmux$2795_CMP
  found ctrl output: $procmux$2796_CMP
  found ctrl output: $procmux$2804_CMP
  found ctrl output: $procmux$2817_CMP
  found ctrl output: $procmux$2818_CMP
  found ctrl output: $procmux$2831_CMP
  found ctrl output: $procmux$2832_CMP
  found ctrl output: $procmux$2845_CMP
  found ctrl output: $procmux$2846_CMP
  found ctrl output: $procmux$2859_CMP
  found ctrl output: $procmux$2860_CMP
  found ctrl output: $procmux$2861_CMP
  found ctrl output: $procmux$2874_CMP
  found ctrl output: $procmux$2875_CMP
  found ctrl output: $procmux$2888_CMP
  found ctrl output: $procmux$2889_CMP
  found ctrl output: $procmux$2890_CMP
  ctrl inputs: { $and$boundtop.v:1293$272_Y $and$boundtop.v:1288$259_Y $and$boundtop.v:1219$230_Y $and$boundtop.v:1214$227_Y $ne$boundtop.v:1123$204_Y $and$boundtop.v:1097$195_Y $or$boundtop.v:1092$192_Y $and$boundtop.v:1027$175_Y $and$boundtop.v:1022$172_Y $and$boundtop.v:948$158_Y $and$boundtop.v:943$155_Y $and$boundtop.v:938$152_Y $eq$boundtop.v:905$146_Y $and$boundtop.v:832$130_Y $eq$boundtop.v:832$128_Y $and$boundtop.v:804$119_Y $and$boundtop.v:799$114_Y $and$boundtop.v:794$111_Y \passCTSin \dataindvalid \lempty \globalreset \wanttriID }
  ctrl outputs: { $procmux$2890_CMP $procmux$2889_CMP $procmux$2888_CMP $procmux$2875_CMP $procmux$2874_CMP $procmux$2861_CMP $procmux$2860_CMP $procmux$2859_CMP $procmux$2846_CMP $procmux$2845_CMP $procmux$2832_CMP $procmux$2831_CMP $procmux$2818_CMP $procmux$2817_CMP $procmux$2804_CMP $procmux$2796_CMP $procmux$2795_CMP $procmux$2791_CMP $procmux$2790_CMP $procmux$2786_CMP $procmux$2785_CMP $procmux$2781_CMP $procmux$2780_CMP $procmux$2770_CMP $procmux$2769_CMP $procmux$2759_CMP $procmux$2746_CMP $procmux$2733_CMP $procmux$2732_CMP $procmux$2720_CMP $procmux$2719_CMP $procmux$2718_CMP $procmux$2717_CMP $procmux$2716_CMP $procmux$2709_CMP $procmux$2708_CMP $procmux$2707_CMP $procmux$2706_CMP $procmux$2699_CMP $procmux$2698_CMP $procmux$2688_CMP $procmux$2687_CMP $procmux$2679_CMP $procmux$2678_CMP $procmux$2670_CMP $procmux$2669_CMP $procmux$2661_CMP $procmux$2657_CMP $procmux$2653_CMP $procmux$2649_CMP $procmux$2645_CMP $procmux$2641_CMP $procmux$2637_CMP $procmux$2633_CMP $procmux$2629_CMP $procmux$2625_CMP $procmux$2621_CMP $procmux$2617_CMP $procmux$2613_CMP $procmux$2612_CMP $procmux$2611_CMP $procmux$2601_CMP $procmux$2600_CMP $procmux$2599_CMP $procmux$2589_CMP $procmux$2588_CMP $procmux$2587_CMP $procmux$2577_CMP $procmux$2576_CMP $procmux$2575_CMP $procmux$2571_CMP $procmux$2549_CMP $procmux$2548_CMP $procmux$2547_CMP $procmux$2546_CMP $procmux$2545_CMP $procmux$2544_CMP $procmux$2543_CMP $procmux$2542_CMP $procmux$2541_CMP $procmux$2540_CMP $procmux$2539_CMP $procmux$2538_CMP $procmux$2537_CMP $procmux$2536_CMP $procmux$2535_CMP $procmux$2534_CMP $procmux$2533_CMP $procmux$2532_CMP $procmux$2531_CMP $procmux$2530_CMP $procmux$2527_CMP $procmux$2526_CMP $procmux$2525_CMP $procmux$2524_CMP $procmux$2523_CMP $procmux$2522_CMP $procmux$2521_CMP $procmux$2520_CMP $procmux$2519_CMP $procmux$2518_CMP $procmux$2517_CMP $procmux$2516_CMP $procmux$2515_CMP $procmux$2514_CMP $procmux$2513_CMP $procmux$2512_CMP $procmux$2511_CMP $procmux$2510_CMP $procmux$2509_CMP $procmux$2508_CMP $procmux$2505_CMP $procmux$2504_CMP $procmux$2503_CMP $procmux$2502_CMP $procmux$2501_CMP $procmux$2500_CMP $procmux$2499_CMP $procmux$2498_CMP $procmux$2497_CMP $procmux$2496_CMP $procmux$2495_CMP $procmux$2494_CMP $procmux$2493_CMP $procmux$2492_CMP $procmux$2491_CMP $procmux$2490_CMP $procmux$2489_CMP $procmux$2488_CMP $procmux$2487_CMP $procmux$2486_CMP $procmux$2483_CMP $procmux$2461_CMP $procmux$2460_CMP $procmux$2459_CMP $procmux$2458_CMP $procmux$2454_CMP $procmux$2453_CMP $procmux$2452_CMP $procmux$2451_CMP $procmux$2450_CMP $procmux$2449_CMP $procmux$2448_CMP $procmux$2447_CMP $procmux$2446_CMP $procmux$2445_CMP $procmux$2442_CMP $procmux$2417_CMP $procmux$2392_CMP $procmux$2364_CMP $procmux$2336_CMP $procmux$2305_CMP $procmux$2275_CMP $procmux$2250_CMP $procmux$2225_CMP $procmux$2197_CMP $procmux$2169_CMP $procmux$2145_CMP $procmux$2121_CMP $procmux$2094_CMP $procmux$2068_CMP $procmux$2044_CMP $procmux$2021_CMP $procmux$1999_CMP $procmux$1977_CMP $procmux$1955_CMP $procmux$1933_CMP $procmux$1912_CMP $procmux$1892_CMP $procmux$1872_CMP $procmux$1853_CMP $procmux$1834_CMP $procmux$1812_CMP $procmux$1790_CMP $procmux$1765_CMP $procmux$1741_CMP $procmux$1722_CMP $procmux$1703_CMP $procmux$1681_CMP $procmux$1659_CMP $procmux$1641_CMP $procmux$1624_CMP $procmux$1606_CMP $procmux$1589_CMP $procmux$1573_CMP $procmux$1556_CMP $procmux$1540_CMP $procmux$1524_CMP $procmux$1508_CMP $procmux$1489_CMP $procmux$1470_CMP $procmux$1448_CMP $procmux$1427_CMP $procmux$1411_CMP $procmux$1395_CMP $procmux$1379_CMP $procmux$1363_CMP $procmux$1348_CMP $procmux$1334_CMP $procmux$1319_CMP $procmux$1304_CMP $procmux$1290_CMP $procmux$1276_CMP $procmux$1259_CMP $procmux$1243_CMP $procmux$1229_CMP $procmux$1215_CMP $procmux$1202_CMP $procmux$1190_CMP $procmux$1178_CMP $procmux$1165_CMP $procmux$1152_CMP $procmux$1136_CMP $procmux$1117_CMP $procmux$1104_CMP $procmux$1091_CMP $procmux$1078_CMP $procmux$1062_CMP $procmux$1046_CMP $procmux$1035_CMP $procmux$1024_CMP $procmux$1013_CMP $procmux$1002_CMP $procmux$992_CMP $procmux$982_CMP $procmux$969_CMP $procmux$957_CMP $procmux$947_CMP $procmux$937_CMP $procmux$928_CMP $procmux$919_CMP $procmux$907_CMP $procmux$896_CMP $procmux$653_CMP $procmux$645_Y $procmux$726_CMP $procmux$719_CMP $procmux$665_CMP $procmux$669_CMP $procmux$670_CMP $procmux$677_CMP $procmux$684_CMP $procmux$691_CMP $procmux$698_CMP $procmux$705_CMP $procmux$712_CMP $eq$boundtop.v:732$102_Y $ne$boundtop.v:682$96_Y $ne$boundtop.v:682$94_Y $ne$boundtop.v:682$92_Y $procmux$659_CMP $procmux$654_CMP $procmux$754_CMP $procmux$761_CMP $procmux$768_CMP $procmux$775_CMP $procmux$782_CMP $procmux$789_CMP $procmux$796_CMP $procmux$747_CMP $procmux$740_CMP $procmux$733_CMP $procmux$854_CMP $procmux$858_CMP $procmux$859_CMP $procmux$865_CMP $procmux$887_CMP $procmux$872_CMP $procmux$879_CMP $procmux$840_CMP $procmux$847_CMP $procmux$833_CMP $procmux$813_CMP $procmux$823_CMP $procmux$803_CMP }
  transition:    5'00000 23'---------------000---0- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000010010010010011000000000000000000010000000000000000000100000000000000000001100010000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'00000 23'---------------100---0- ->    5'00001 279'000000000000000000000000000000000000000000000000000000000010010010010011000000000000000000010000000000000000000100000000000000000001100010000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001110000000000000000000000000
  transition:    5'00000 23'----------------10---0- ->    5'00001 279'000000000000000000000000000000000000000000000000000000000010010010010011000000000000000000010000000000000000000100000000000000000001100010000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000001110000000000000000000000000
  transition:    5'00000 23'-----------------1---0- ->    5'00010 279'000000000000000000000000000000000000000000000000000000000010010010010011000000000000000000010000000000000000000100000000000000000001100010000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000001110000000000000000000000000
  transition:    5'00000 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000010010010010011000000000000000000010000000000000000000100000000000000000001100010000000001111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'10000 23'--0---------------0--0- ->    5'01111 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110011110000000000001110000000000000000000000000
  transition:    5'10000 23'--0---------------1--0- ->    5'10000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110100000000000000001110000000000000000000000000
  transition:    5'10000 23'--1------------------0- ->    5'10001 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110100010000000000001110000000000000000000000000
  transition:    5'10000 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000001110000000000000000000000000
  transition:    5'01000 23'------------------0--0- ->    5'01000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000001000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000010000000000000001100000000000000000000000000
  transition:    5'01000 23'------------------1--0- ->    5'01001 279'000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000001000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000010010000000000001100000000000000000000000000
  transition:    5'01000 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000001000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000
  transition:    5'00100 23'------------0--------0- ->    5'00101 279'000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000001010000000000001110000000000000000000000000
  transition:    5'00100 23'------------1--------0- ->    5'00110 279'000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000001100000000000001110000000000000000000000000
  transition:    5'00100 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'01100 23'----0----------------0- ->    5'01111 279'000000000000000000000010100000010000000100000000000000000000100100100000000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000011110000000000001110000000000000000000000000
  transition:    5'01100 23'----1----------------0- ->    5'01101 279'000000000000000000000010100000010000000100000000000000000000100100100000000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000011010000000000001110000000000000000000000000
  transition:    5'01100 23'---------------------1- ->    5'00000 279'000000000000000000000010100000010000000100000000000000000000100100100000000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111110000000000000000000000000000000001110000000000000000000000000
  transition:    5'00010 23'---------------------00 ->    5'00010 279'100101001010100101010000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000100000100000001110100000000000010000000000
  transition:    5'00010 23'---------------------01 ->    5'00011 279'100101001010100101010000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000110000100000001110100000000000010000000000
  transition:    5'00010 23'---------------------1- ->    5'00000 279'100101001010100101010000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000100000001110100000000000010000000000
  transition:    5'10010 23'00-------------------0- ->    5'00000 279'000000000000000010101000000000000000000000000011111111111100000000000100000000000000000001000000000000000000010000000000000000000100000100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001101011111101110011111111111100010111111
  transition:    5'10010 23'10-------------------0- ->    5'01001 279'000000000000000010101000000000000000000000000011111111111100000000000100000000000000000001000000000000000000010000000000000000000100000100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010011101011111101110011111111111100010111111
  transition:    5'10010 23'-1-------------------0- ->    5'10011 279'000000000000000010101000000000000000000000000011111111111100000000000100000000000000000001000000000000000000010000000000000000000100000100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100111101011111101110011111111111100010111111
  transition:    5'10010 23'---------------------1- ->    5'00000 279'000000000000000010101000000000000000000000000011111111111100000000000100000000000000000001000000000000000000010000000000000000000100000100000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001101011111101110011111111111100010111111
  transition:    5'01010 23'-------------------0-0- ->    5'01010 279'000000000000000000000000000011000010001000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000010100000000000001110000000000000000000000000
  transition:    5'01010 23'-------------------1-0- ->    5'01011 279'000000000000000000000000000011000010001000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000010110000000000001110000000000000000000000000
  transition:    5'01010 23'---------------------1- ->    5'00000 279'000000000000000000000000000011000010001000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'00110 23'---------000---------0- ->    5'00110 279'000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000000000000010000100000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000001100000000000001110000000000000000000000000
  transition:    5'00110 23'---------100---------0- ->    5'01001 279'000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000000000000010000100000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000010010000000000001110000000000000000000000000
  transition:    5'00110 23'----------10---------0- ->    5'01000 279'000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000000000000010000100000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000010000000000000001110000000000000000000000000
  transition:    5'00110 23'-----------1---------0- ->    5'00111 279'000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000000000000010000100000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000001110000000000001110000000000000000000000000
  transition:    5'00110 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000000000000010000100000000000000000000000000000011111111110000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'01110 23'---------------------0- ->    5'01100 279'000000000000000000000000000000001000100001010100000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000011000000000000001110000000000000000000000000
  transition:    5'01110 23'---------------------1- ->    5'00000 279'000000000000000000000000000000001000100001010100000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000001110000000000000000000000000
  transition:    5'00001 23'-------------00------0- ->    5'00001 279'000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000001000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000110000000000000000000000000
  transition:    5'00001 23'-------------01------0- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000001000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000
  transition:    5'00001 23'-------------1-------0- ->    5'00010 279'000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000001000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000110000000000000000000000000
  transition:    5'00001 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000001000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000
  transition:    5'10001 23'------------------0--0- ->    5'10010 279'000000000000001000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000001110000000000000000101000000
  transition:    5'10001 23'------------------1--0- ->    5'10001 279'000000000000001000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000001110000000000000000101000000
  transition:    5'10001 23'---------------------1- ->    5'00000 279'000000000000001000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000101000000
  transition:    5'01001 23'-------00-----------00- ->    5'01001 279'001010010101010000000000011100000000000000000000000000000000000000001000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000010010000000000001110000000000000000000000000
  transition:    5'01001 23'-------10-----------00- ->    5'00011 279'001010010101010000000000011100000000000000000000000000000000000000001000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000110000000000001110000000000000000000000000
  transition:    5'01001 23'--------1-----------00- ->    5'01010 279'001010010101010000000000011100000000000000000000000000000000000000001000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000010100000000000001110000000000000000000000000
  transition:    5'01001 23'--------------------10- ->    5'00000 279'001010010101010000000000011100000000000000000000000000000000000000001000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'01001 23'---------------------1- ->    5'00000 279'001010010101010000000000011100000000000000000000000000000000000000001000000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000001111111111100000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'00101 23'---------------------0- ->    5'00011 279'010000100000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000110000000000001110000000000000000000000000
  transition:    5'00101 23'---------------------1- ->    5'00000 279'010000100000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'01101 23'---------------------0- ->    5'01110 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000001110000000000000000000000000
  transition:    5'01101 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'00011 23'---------------------0- ->    5'00100 279'000000000000000000000101000000000000000000000000000000000001001001000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000001000000000000001110000000000000000000000000
  transition:    5'00011 23'---------------------1- ->    5'00000 279'000000000000000000000101000000000000000000000000000000000001001001000000001000000000000000000010000000000000000000100000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'10011 23'------------------0--0- ->    5'10011 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110010000000001011000000000000001000000000
  transition:    5'10011 23'------------------1--0- ->    5'01001 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010010000000001011000000000000001000000000
  transition:    5'10011 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000001011000000000000001000000000
  transition:    5'01011 23'-----00--------------0- ->    5'01011 279'000000000000000000000000000000100001000010101000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000010110000000000001110000000000000000000000000
  transition:    5'01011 23'-----10--------------0- ->    5'01100 279'000000000000000000000000000000100001000010101000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000011000000000000001110000000000000000000000000
  transition:    5'01011 23'------1--------------0- ->    5'01001 279'000000000000000000000000000000100001000010101000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000010010000000000001110000000000000000000000000
  transition:    5'01011 23'---------------------1- ->    5'00000 279'000000000000000000000000000000100001000010101000000000000000000000000000000000000010000000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'00111 23'------------------0--0- ->    5'00110 279'000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000010000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000001100000000000001110000000000000000000000000
  transition:    5'00111 23'------------------1--0- ->    5'00111 279'000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000010000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000001110000000000001110000000000000000000000000
  transition:    5'00111 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000000010000000000000000000010000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000
  transition:    5'01111 23'--00-----------------0- ->    5'01111 279'000000000000000000000000000000000100010000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000011110000000000011110000000000000000000000000
  transition:    5'01111 23'--10-----------------0- ->    5'10010 279'000000000000000000000000000000000100010000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000100100000000000011110000000000000000000000000
  transition:    5'01111 23'---1-----------------0- ->    5'10000 279'000000000000000000000000000000000100010000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000100000000000000011110000000000000000000000000
  transition:    5'01111 23'---------------------1- ->    5'00000 279'000000000000000000000000000000000100010000000000000000000000000000000000000000000000001000000000000000000010000000000000000000100000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000011110000000000000000000000000
Extracting FSM `\state' from module `\listhandler'.
  found $dff cell for state register: $procdff$5438
  root of input selection tree: $procmux$2931_Y
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \globalreset
  found ctrl input: $procmux$3872_CMP
  found ctrl input: $procmux$3873_CMP
  found ctrl input: $procmux$3874_CMP
  found ctrl input: $procmux$3274_CMP
  found ctrl input: $and$boundtop.v:2570$446_Y
  found state code: 2'00
  found state code: 2'10
  found ctrl input: $procmux$3411_CMP
  found ctrl input: $eq$boundtop.v:2649$462_Y
  found state code: 2'01
  found ctrl input: $procmux$3830_CMP
  found ctrl input: \reset
  found ctrl input: $procmux$3822_CMP
  found ctrl input: \commit
  found ctrl input: $procmux$3811_CMP
  found ctrl input: $or$boundtop.v:2570$447_Y
  found ctrl output: $procmux$2956_CMP
  found ctrl output: $procmux$2974_CMP
  found ctrl output: $procmux$2992_CMP
  found ctrl output: $procmux$3010_CMP
  found ctrl output: $procmux$3025_CMP
  found ctrl output: $procmux$3040_CMP
  found ctrl output: $procmux$3055_CMP
  found ctrl output: $procmux$3070_CMP
  found ctrl output: $procmux$3085_CMP
  found ctrl output: $procmux$3100_CMP
  found ctrl output: $procmux$3112_CMP
  found ctrl output: $procmux$3124_CMP
  found ctrl output: $procmux$3136_CMP
  found ctrl output: $procmux$3148_CMP
  found ctrl output: $procmux$3160_CMP
  found ctrl output: $procmux$3172_CMP
  found ctrl output: $procmux$3184_CMP
  found ctrl output: $procmux$3193_CMP
  found ctrl output: $procmux$3202_CMP
  found ctrl output: $procmux$3211_CMP
  found ctrl output: $procmux$3220_CMP
  found ctrl output: $procmux$3229_CMP
  found ctrl output: $procmux$3238_CMP
  found ctrl output: $procmux$3244_CMP
  found ctrl output: $procmux$3250_CMP
  found ctrl output: $procmux$3256_CMP
  found ctrl output: $procmux$3262_CMP
  found ctrl output: $procmux$3268_CMP
  found ctrl output: $procmux$3274_CMP
  found ctrl output: $procmux$3290_CMP
  found ctrl output: $procmux$3303_CMP
  found ctrl output: $procmux$3316_CMP
  found ctrl output: $procmux$3326_CMP
  found ctrl output: $procmux$3336_CMP
  found ctrl output: $procmux$3343_CMP
  found ctrl output: $procmux$3350_CMP
  found ctrl output: $procmux$3363_CMP
  found ctrl output: $procmux$3373_CMP
  found ctrl output: $procmux$3383_CMP
  found ctrl output: $procmux$3390_CMP
  found ctrl output: $procmux$3397_CMP
  found ctrl output: $procmux$3404_CMP
  found ctrl output: $procmux$3411_CMP
  found ctrl output: $procmux$3439_CMP
  found ctrl output: $procmux$3464_CMP
  found ctrl output: $procmux$3486_CMP
  found ctrl output: $procmux$3505_CMP
  found ctrl output: $procmux$3521_CMP
  found ctrl output: $procmux$3534_CMP
  found ctrl output: $procmux$3544_CMP
  found ctrl output: $procmux$3551_CMP
  found ctrl output: $procmux$3565_CMP
  found ctrl output: $procmux$3579_CMP
  found ctrl output: $procmux$3599_CMP
  found ctrl output: $procmux$3616_CMP
  found ctrl output: $procmux$3633_CMP
  found ctrl output: $procmux$3647_CMP
  found ctrl output: $procmux$3661_CMP
  found ctrl output: $procmux$3675_CMP
  found ctrl output: $procmux$3686_CMP
  found ctrl output: $procmux$3697_CMP
  found ctrl output: $procmux$3708_CMP
  found ctrl output: $procmux$3719_CMP
  found ctrl output: $procmux$3730_CMP
  found ctrl output: $procmux$3741_CMP
  found ctrl output: $procmux$3749_CMP
  found ctrl output: $procmux$3757_CMP
  found ctrl output: $procmux$3765_CMP
  found ctrl output: $procmux$3773_CMP
  found ctrl output: $procmux$3781_CMP
  found ctrl output: $procmux$3789_CMP
  found ctrl output: $procmux$3797_CMP
  found ctrl output: $procmux$3811_CMP
  found ctrl output: $procmux$3822_CMP
  found ctrl output: $procmux$3830_CMP
  found ctrl output: $procmux$3833_CMP
  found ctrl output: $procmux$3834_CMP
  found ctrl output: $procmux$3835_CMP
  found ctrl output: $procmux$3838_CMP
  found ctrl output: $procmux$3839_CMP
  found ctrl output: $procmux$3840_CMP
  found ctrl output: $procmux$3843_CMP
  found ctrl output: $procmux$3844_CMP
  found ctrl output: $procmux$3845_CMP
  found ctrl output: $procmux$3850_CMP
  found ctrl output: $procmux$3853_CMP
  found ctrl output: $procmux$3854_CMP
  found ctrl output: $procmux$3857_CMP
  found ctrl output: $procmux$3858_CMP
  found ctrl output: $procmux$3859_CMP
  found ctrl output: $procmux$3862_CMP
  found ctrl output: $procmux$3863_CMP
  found ctrl output: $procmux$3864_CMP
  found ctrl output: $procmux$3867_CMP
  found ctrl output: $procmux$3868_CMP
  found ctrl output: $procmux$3869_CMP
  found ctrl output: $procmux$3872_CMP
  found ctrl output: $procmux$3873_CMP
  found ctrl output: $procmux$3874_CMP
  found ctrl output: $procmux$3878_CMP
  found ctrl output: $procmux$3879_CMP
  found ctrl output: $procmux$3883_CMP
  found ctrl output: $procmux$3884_CMP
  ctrl inputs: { $eq$boundtop.v:2649$462_Y $or$boundtop.v:2570$447_Y $and$boundtop.v:2570$446_Y \commit \reset \globalreset }
  ctrl outputs: { $procmux$3884_CMP $procmux$3883_CMP $procmux$3879_CMP $procmux$3878_CMP $procmux$3874_CMP $procmux$3873_CMP $procmux$3872_CMP $procmux$3869_CMP $procmux$3868_CMP $procmux$3867_CMP $procmux$3864_CMP $procmux$3863_CMP $procmux$3862_CMP $procmux$3859_CMP $procmux$3858_CMP $procmux$3857_CMP $procmux$3854_CMP $procmux$3853_CMP $procmux$3850_CMP $procmux$3845_CMP $procmux$3844_CMP $procmux$3843_CMP $procmux$3840_CMP $procmux$3839_CMP $procmux$3838_CMP $procmux$3835_CMP $procmux$3834_CMP $procmux$3833_CMP $procmux$3830_CMP $procmux$3822_CMP $procmux$3811_CMP $procmux$3797_CMP $procmux$3789_CMP $procmux$3781_CMP $procmux$3773_CMP $procmux$3765_CMP $procmux$3757_CMP $procmux$3749_CMP $procmux$3741_CMP $procmux$3730_CMP $procmux$3719_CMP $procmux$3708_CMP $procmux$3697_CMP $procmux$3686_CMP $procmux$3675_CMP $procmux$3661_CMP $procmux$3647_CMP $procmux$3633_CMP $procmux$3616_CMP $procmux$3599_CMP $procmux$3579_CMP $procmux$3565_CMP $procmux$3551_CMP $procmux$3544_CMP $procmux$3534_CMP $procmux$3521_CMP $procmux$3505_CMP $procmux$3486_CMP $procmux$3464_CMP $procmux$3439_CMP $procmux$3411_CMP $procmux$3404_CMP $procmux$3397_CMP $procmux$3390_CMP $procmux$3383_CMP $procmux$3373_CMP $procmux$3363_CMP $procmux$3350_CMP $procmux$3343_CMP $procmux$3336_CMP $procmux$3326_CMP $procmux$3316_CMP $procmux$3303_CMP $procmux$3290_CMP $procmux$3274_CMP $procmux$3268_CMP $procmux$3262_CMP $procmux$3256_CMP $procmux$3250_CMP $procmux$3244_CMP $procmux$3238_CMP $procmux$3229_CMP $procmux$3220_CMP $procmux$3211_CMP $procmux$3202_CMP $procmux$3193_CMP $procmux$3184_CMP $procmux$3172_CMP $procmux$3160_CMP $procmux$3148_CMP $procmux$3136_CMP $procmux$3124_CMP $procmux$3112_CMP $procmux$3100_CMP $procmux$3085_CMP $procmux$3070_CMP $procmux$3055_CMP $procmux$3040_CMP $procmux$3025_CMP $procmux$3010_CMP $procmux$2992_CMP $procmux$2974_CMP $procmux$2956_CMP $procmux$2931_Y }
  transition:       2'00 6'-0-000 ->       2'00 105'101010010010010010110010010011111111111111111111111100000000000000000000000000000000000000000000000000000
  transition:       2'00 6'-1-000 ->       2'10 105'101010010010010010110010010011111111111111111111111100000000000000000000000000000000000000000000000000010
  transition:       2'00 6'---100 ->       2'01 105'101010010010010010110010010011111111111111111111111100000000000000000000000000000000000000000000000000001
  transition:       2'00 6'----10 ->       2'00 105'101010010010010010110010010011111111111111111111111100000000000000000000000000000000000000000000000000000
  transition:       2'00 6'-----1 ->       2'00 105'101010010010010010110010010011111111111111111111111100000000000000000000000000000000000000000000000000000
  transition:       2'10 6'--0--0 ->       2'00 105'000000100100100101000100100100000000000000000000000000000000000000000000001111111111111111111111111111100
  transition:       2'10 6'--1--0 ->       2'10 105'000000100100100101000100100100000000000000000000000000000000000000000000001111111111111111111111111111110
  transition:       2'10 6'-----1 ->       2'00 105'000000100100100101000100100100000000000000000000000000000000000000000000001111111111111111111111111111100
  transition:       2'01 6'0----0 ->       2'01 105'010101001001001000001001001000000000000000000000000011111111111111111111110000000000000000000000000000001
  transition:       2'01 6'1----0 ->       2'10 105'010101001001001000001001001000000000000000000000000011111111111111111111110000000000000000000000000000010
  transition:       2'01 6'-----1 ->       2'00 105'010101001001001000001001001000000000000000000000000011111111111111111111110000000000000000000000000000000
Extracting FSM `\state' from module `\onlyonecycle'.
  found $dff cell for state register: $procdff$5447
  root of input selection tree: $procmux$3889_Y
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \globalreset
  found ctrl input: $procmux$3919_CMP
  found ctrl input: $procmux$3920_CMP
  found ctrl input: $procmux$3921_CMP
  found ctrl input: $procmux$3896_CMP
  found ctrl input: \trigger
  found state code: 2'00
  found state code: 2'10
  found ctrl input: $procmux$3903_CMP
  found ctrl input: \count
  found state code: 2'01
  found ctrl input: $procmux$3911_CMP
  found ctrl output: $procmux$3896_CMP
  found ctrl output: $procmux$3903_CMP
  found ctrl output: $procmux$3911_CMP
  found ctrl output: $procmux$3915_CMP
  found ctrl output: $procmux$3916_CMP
  found ctrl output: $procmux$3919_CMP
  found ctrl output: $procmux$3920_CMP
  found ctrl output: $procmux$3921_CMP
  found ctrl output: $procmux$3924_CMP
  found ctrl output: $procmux$3925_CMP
  found ctrl output: $procmux$3926_CMP
  ctrl inputs: { \trigger \count \globalreset }
  ctrl outputs: { $procmux$3926_CMP $procmux$3925_CMP $procmux$3924_CMP $procmux$3921_CMP $procmux$3920_CMP $procmux$3919_CMP $procmux$3916_CMP $procmux$3915_CMP $procmux$3911_CMP $procmux$3903_CMP $procmux$3896_CMP $procmux$3889_Y }
  transition:       2'00 3'0-0 ->       2'00 13'1001001010000
  transition:       2'00 3'1-0 ->       2'01 13'1001001010001
  transition:       2'00 3'--1 ->       2'00 13'1001001010000
  transition:       2'10 3'0-0 ->       2'00 13'0010010000100
  transition:       2'10 3'1-0 ->       2'10 13'0010010000110
  transition:       2'10 3'--1 ->       2'00 13'0010010000100
  transition:       2'01 3'-00 ->       2'10 13'0100100101010
  transition:       2'01 3'-10 ->       2'01 13'0100100101001
  transition:       2'01 3'--1 ->       2'00 13'0100100101000
Extracting FSM `\state' from module `\resultinterface'.
  found $dff cell for state register: $procdff$5462
  root of input selection tree: $procmux$4071_Y
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \globalreset
  found ctrl input: $procmux$4125_CMP
  found ctrl input: $procmux$4126_CMP
  found ctrl input: $procmux$4127_CMP
  found ctrl input: $procmux$4128_CMP
  found ctrl input: $procmux$4129_CMP
  found ctrl input: $procmux$4130_CMP
  found ctrl input: $procmux$4131_CMP
  found ctrl input: $procmux$4132_CMP
  found ctrl input: $procmux$4133_CMP
  found state code: 4'0000
  found state code: 4'1000
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: $procmux$4100_CMP
  found ctrl input: \resultready
  found state code: 4'0001
  found ctrl output: $procmux$4086_CMP
  found ctrl output: $procmux$4100_CMP
  found ctrl output: $procmux$4111_CMP
  found ctrl output: $procmux$4114_CMP
  found ctrl output: $procmux$4115_CMP
  found ctrl output: $procmux$4116_CMP
  found ctrl output: $procmux$4117_CMP
  found ctrl output: $procmux$4118_CMP
  found ctrl output: $procmux$4119_CMP
  found ctrl output: $procmux$4120_CMP
  found ctrl output: $procmux$4121_CMP
  found ctrl output: $procmux$4122_CMP
  found ctrl output: $procmux$4125_CMP
  found ctrl output: $procmux$4126_CMP
  found ctrl output: $procmux$4127_CMP
  found ctrl output: $procmux$4128_CMP
  found ctrl output: $procmux$4129_CMP
  found ctrl output: $procmux$4130_CMP
  found ctrl output: $procmux$4131_CMP
  found ctrl output: $procmux$4132_CMP
  found ctrl output: $procmux$4133_CMP
  found ctrl output: $procmux$4142_CMP
  found ctrl output: $procmux$4145_CMP
  found ctrl output: $procmux$4151_CMP
  found ctrl output: $procmux$4160_CMP
  found ctrl output: $procmux$4163_CMP
  found ctrl output: $procmux$4169_CMP
  found ctrl output: $procmux$4178_CMP
  found ctrl output: $procmux$4182_CMP
  found ctrl output: $procmux$4189_CMP
  found ctrl output: $procmux$4199_CMP
  found ctrl output: $procmux$4203_CMP
  found ctrl output: $procmux$4210_CMP
  found ctrl output: $procmux$4220_CMP
  found ctrl output: $procmux$4225_CMP
  found ctrl output: $procmux$4233_CMP
  ctrl inputs: { \globalreset \resultready }
  ctrl outputs: { $procmux$4233_CMP $procmux$4225_CMP $procmux$4220_CMP $procmux$4210_CMP $procmux$4203_CMP $procmux$4199_CMP $procmux$4189_CMP $procmux$4182_CMP $procmux$4178_CMP $procmux$4169_CMP $procmux$4163_CMP $procmux$4160_CMP $procmux$4151_CMP $procmux$4145_CMP $procmux$4142_CMP $procmux$4133_CMP $procmux$4132_CMP $procmux$4131_CMP $procmux$4130_CMP $procmux$4129_CMP $procmux$4128_CMP $procmux$4127_CMP $procmux$4126_CMP $procmux$4125_CMP $procmux$4122_CMP $procmux$4121_CMP $procmux$4120_CMP $procmux$4119_CMP $procmux$4118_CMP $procmux$4117_CMP $procmux$4116_CMP $procmux$4115_CMP $procmux$4114_CMP $procmux$4111_CMP $procmux$4100_CMP $procmux$4086_CMP $procmux$4071_Y }
  transition:     4'0000 2'00 ->     4'0000 40'0000000000000001000000001000000001110000
  transition:     4'0000 2'01 ->     4'0001 40'0000000000000001000000001000000001110001
  transition:     4'0000 2'1- ->     4'0000 40'0000000000000001000000001000000001110000
  transition:     4'1000 2'0- ->     4'0000 40'0000000000100100000000010000000010000000
  transition:     4'1000 2'1- ->     4'0000 40'0000000000100100000000010000000010000000
  transition:     4'0100 2'0- ->     4'0101 40'0001001000000000000100000000100000000101
  transition:     4'0100 2'1- ->     4'0000 40'0001001000000000000100000000100000000000
  transition:     4'0010 2'0- ->     4'0011 40'0000000010010010010000000010000000000011
  transition:     4'0010 2'1- ->     4'0000 40'0000000010010010010000000010000000000000
  transition:     4'0110 2'0- ->     4'0111 40'0100000000000000000001000000001000000111
  transition:     4'0110 2'1- ->     4'0000 40'0100000000000000000001000000001000000000
  transition:     4'0001 2'0- ->     4'0010 40'0010010000000000100000000100000000000010
  transition:     4'0001 2'1- ->     4'0000 40'0010010000000000100000000100000000000000
  transition:     4'0101 2'0- ->     4'0110 40'0000000001001000000010000000010000000110
  transition:     4'0101 2'1- ->     4'0000 40'0000000001001000000010000000010000000000
  transition:     4'0011 2'0- ->     4'0100 40'1000000000000000001000000001000000000100
  transition:     4'0011 2'1- ->     4'0000 40'1000000000000000001000000001000000000000
  transition:     4'0111 2'0- ->     4'1000 40'0000100100000000000000100000000100001000
  transition:     4'0111 2'1- ->     4'0000 40'0000100100000000000000100000000100000000
Extracting FSM `\state' from module `\resulttransmit'.
  found $dff cell for state register: $procdff$5483
  root of input selection tree: $procmux$4244_Y
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \globalreset
  found ctrl input: $procmux$4325_CMP
  found ctrl input: $procmux$4326_CMP
  found ctrl input: $procmux$4327_CMP
  found ctrl input: $procmux$4328_CMP
  found ctrl input: $procmux$4329_CMP
  found ctrl input: $procmux$4330_CMP
  found ctrl input: $procmux$4331_CMP
  found ctrl input: $procmux$4332_CMP
  found ctrl input: $procmux$4333_CMP
  found state code: 4'0000
  found state code: 4'1000
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: $procmux$4322_CMP
  found ctrl input: \pending01
  found ctrl input: $procmux$4308_CMP
  found ctrl input: \pending10
  found state code: 4'0101
  found state code: 4'0001
  found ctrl output: $procmux$4308_CMP
  found ctrl output: $procmux$4322_CMP
  found ctrl output: $procmux$4325_CMP
  found ctrl output: $procmux$4326_CMP
  found ctrl output: $procmux$4327_CMP
  found ctrl output: $procmux$4328_CMP
  found ctrl output: $procmux$4329_CMP
  found ctrl output: $procmux$4330_CMP
  found ctrl output: $procmux$4331_CMP
  found ctrl output: $procmux$4332_CMP
  found ctrl output: $procmux$4333_CMP
  found ctrl output: $procmux$4336_CMP
  found ctrl output: $procmux$4337_CMP
  found ctrl output: $procmux$4338_CMP
  found ctrl output: $procmux$4339_CMP
  found ctrl output: $procmux$4340_CMP
  found ctrl output: $procmux$4341_CMP
  found ctrl output: $procmux$4342_CMP
  found ctrl output: $procmux$4343_CMP
  found ctrl output: $procmux$4346_CMP
  found ctrl output: $procmux$4347_CMP
  found ctrl output: $procmux$4348_CMP
  found ctrl output: $procmux$4349_CMP
  found ctrl output: $procmux$4350_CMP
  found ctrl output: $procmux$4351_CMP
  found ctrl output: $procmux$4352_CMP
  found ctrl output: $procmux$4353_CMP
  found ctrl output: $procmux$4354_CMP
  found ctrl output: $procmux$4357_CMP
  found ctrl output: $procmux$4358_CMP
  found ctrl output: $procmux$4359_CMP
  found ctrl output: $procmux$4360_CMP
  found ctrl output: $procmux$4361_CMP
  found ctrl output: $procmux$4362_CMP
  found ctrl output: $procmux$4363_CMP
  found ctrl output: $procmux$4364_CMP
  ctrl inputs: { \pending10 \pending01 \globalreset }
  ctrl outputs: { $procmux$4364_CMP $procmux$4363_CMP $procmux$4362_CMP $procmux$4361_CMP $procmux$4360_CMP $procmux$4359_CMP $procmux$4358_CMP $procmux$4357_CMP $procmux$4354_CMP $procmux$4353_CMP $procmux$4352_CMP $procmux$4351_CMP $procmux$4350_CMP $procmux$4349_CMP $procmux$4348_CMP $procmux$4347_CMP $procmux$4346_CMP $procmux$4343_CMP $procmux$4342_CMP $procmux$4341_CMP $procmux$4340_CMP $procmux$4339_CMP $procmux$4338_CMP $procmux$4337_CMP $procmux$4336_CMP $procmux$4333_CMP $procmux$4332_CMP $procmux$4331_CMP $procmux$4330_CMP $procmux$4329_CMP $procmux$4328_CMP $procmux$4327_CMP $procmux$4326_CMP $procmux$4325_CMP $procmux$4322_CMP $procmux$4308_CMP $procmux$4244_Y }
  transition:     4'0000 3'000 ->     4'0000 40'0000000010000000000000000100000000110000
  transition:     4'0000 3'100 ->     4'0101 40'0000000010000000000000000100000000110101
  transition:     4'0000 3'-10 ->     4'0001 40'0000000010000000000000000100000000110001
  transition:     4'0000 3'--1 ->     4'0000 40'0000000010000000000000000100000000110000
  transition:     4'1000 3'--0 ->     4'0000 40'0000000100000000100000001000000001000000
  transition:     4'1000 3'--1 ->     4'0000 40'0000000100000000100000001000000001000000
  transition:     4'0100 3'--0 ->     4'0000 40'0001000000001000000010000000010000000000
  transition:     4'0100 3'--1 ->     4'0000 40'0001000000001000000010000000010000000000
  transition:     4'0010 3'--0 ->     4'0011 40'0100000000100000001000000001000000000011
  transition:     4'0010 3'--1 ->     4'0000 40'0100000000100000001000000001000000000000
  transition:     4'0110 3'--0 ->     4'0111 40'0000010000000010000000100000000100000111
  transition:     4'0110 3'--1 ->     4'0000 40'0000010000000010000000100000000100000000
  transition:     4'0001 3'--0 ->     4'0010 40'1000000001000000010000000010000000000010
  transition:     4'0001 3'--1 ->     4'0000 40'1000000001000000010000000010000000000000
  transition:     4'0101 3'--0 ->     4'0110 40'0000100000000100000001000000001000000110
  transition:     4'0101 3'--1 ->     4'0000 40'0000100000000100000001000000001000000000
  transition:     4'0011 3'--0 ->     4'0100 40'0010000000010000000100000000100000000100
  transition:     4'0011 3'--1 ->     4'0000 40'0010000000010000000100000000100000000000
  transition:     4'0111 3'--0 ->     4'1000 40'0000001000000001000000010000000010001000
  transition:     4'0111 3'--1 ->     4'0000 40'0000001000000001000000010000000010000000
Extracting FSM `\state' from module `\sramcontroller'.
  found $dff cell for state register: $procdff$5522
  root of input selection tree: $procmux$4904_Y
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \globalreset
  found ctrl input: $procmux$5149_CMP
  found ctrl input: $procmux$5150_CMP
  found ctrl input: $procmux$5151_CMP
  found ctrl input: $procmux$5152_CMP
  found ctrl input: $procmux$5153_CMP
  found ctrl input: $procmux$5154_CMP
  found state code: 3'000
  found ctrl input: $procmux$4915_CMP
  found ctrl input: \addr_ready
  found state code: 3'100
  found ctrl input: $procmux$4923_CMP
  found ctrl input: \data_ready
  found state code: 3'010
  found state code: 3'011
  found ctrl input: $procmux$4977_CMP
  found ctrl input: $procmux$4944_CMP
  found ctrl input: $procmux$5005_CMP
  found state code: 3'001
  found ctrl input: $procmux$5094_CMP
  found ctrl input: $procmux$5083_CMP
  found ctrl input: $and$boundtop.v:1751$328_Y
  found state code: 3'101
  found ctrl output: $procmux$4915_CMP
  found ctrl output: $procmux$4923_CMP
  found ctrl output: $procmux$4932_CMP
  found ctrl output: $procmux$4944_CMP
  found ctrl output: $procmux$4956_CMP
  found ctrl output: $procmux$4968_CMP
  found ctrl output: $procmux$4977_CMP
  found ctrl output: $procmux$4986_CMP
  found ctrl output: $procmux$4995_CMP
  found ctrl output: $procmux$5005_CMP
  found ctrl output: $procmux$5016_CMP
  found ctrl output: $procmux$5027_CMP
  found ctrl output: $procmux$5041_CMP
  found ctrl output: $procmux$5055_CMP
  found ctrl output: $procmux$5069_CMP
  found ctrl output: $procmux$5083_CMP
  found ctrl output: $procmux$5094_CMP
  found ctrl output: $procmux$5105_CMP
  found ctrl output: $procmux$5116_CMP
  found ctrl output: $procmux$5127_CMP
  found ctrl output: $procmux$5130_CMP
  found ctrl output: $procmux$5131_CMP
  found ctrl output: $procmux$5137_CMP
  found ctrl output: $procmux$5138_CMP
  found ctrl output: $procmux$5141_CMP
  found ctrl output: $procmux$5142_CMP
  found ctrl output: $procmux$5143_CMP
  found ctrl output: $procmux$5144_CMP
  found ctrl output: $procmux$5145_CMP
  found ctrl output: $procmux$5146_CMP
  found ctrl output: $procmux$5149_CMP
  found ctrl output: $procmux$5150_CMP
  found ctrl output: $procmux$5151_CMP
  found ctrl output: $procmux$5152_CMP
  found ctrl output: $procmux$5153_CMP
  found ctrl output: $procmux$5154_CMP
  found ctrl output: $procmux$5157_CMP
  found ctrl output: $procmux$5158_CMP
  found ctrl output: $procmux$5159_CMP
  found ctrl output: $procmux$5160_CMP
  found ctrl output: $procmux$5161_CMP
  found ctrl output: $procmux$5162_CMP
  found ctrl output: $procmux$5165_CMP
  found ctrl output: $procmux$5166_CMP
  found ctrl output: $procmux$5167_CMP
  found ctrl output: $procmux$5168_CMP
  found ctrl output: $procmux$5169_CMP
  found ctrl output: $procmux$5170_CMP
  found ctrl output: $procmux$5173_CMP
  found ctrl output: $procmux$5174_CMP
  found ctrl output: $procmux$5175_CMP
  found ctrl output: $procmux$5176_CMP
  found ctrl output: $procmux$5177_CMP
  found ctrl output: $procmux$5178_CMP
  found ctrl output: $procmux$5181_CMP
  found ctrl output: $procmux$5182_CMP
  found ctrl output: $procmux$5183_CMP
  found ctrl output: $procmux$5184_CMP
  found ctrl output: $procmux$5185_CMP
  found ctrl output: $procmux$5186_CMP
  found ctrl output: $procmux$5189_CMP
  found ctrl output: $procmux$5190_CMP
  found ctrl output: $procmux$5191_CMP
  found ctrl output: $procmux$5192_CMP
  found ctrl output: $procmux$5193_CMP
  found ctrl output: $procmux$5194_CMP
  found ctrl output: $procmux$5197_CMP
  found ctrl output: $procmux$5198_CMP
  found ctrl output: $procmux$5199_CMP
  found ctrl output: $procmux$5200_CMP
  found ctrl output: $procmux$5201_CMP
  found ctrl output: $procmux$5202_CMP
  found ctrl output: $procmux$5205_CMP
  found ctrl output: $procmux$5206_CMP
  found ctrl output: $procmux$5207_CMP
  found ctrl output: $procmux$5208_CMP
  found ctrl output: $procmux$5209_CMP
  found ctrl output: $procmux$5210_CMP
  found ctrl output: $procmux$5213_CMP
  ctrl inputs: { $and$boundtop.v:1751$328_Y \data_ready \addr_ready \globalreset }
  ctrl outputs: { $procmux$5213_CMP $procmux$5210_CMP $procmux$5209_CMP $procmux$5208_CMP $procmux$5207_CMP $procmux$5206_CMP $procmux$5205_CMP $procmux$5202_CMP $procmux$5201_CMP $procmux$5200_CMP $procmux$5199_CMP $procmux$5198_CMP $procmux$5197_CMP $procmux$5194_CMP $procmux$5193_CMP $procmux$5192_CMP $procmux$5191_CMP $procmux$5190_CMP $procmux$5189_CMP $procmux$5186_CMP $procmux$5185_CMP $procmux$5184_CMP $procmux$5183_CMP $procmux$5182_CMP $procmux$5181_CMP $procmux$5178_CMP $procmux$5177_CMP $procmux$5176_CMP $procmux$5175_CMP $procmux$5174_CMP $procmux$5173_CMP $procmux$5170_CMP $procmux$5169_CMP $procmux$5168_CMP $procmux$5167_CMP $procmux$5166_CMP $procmux$5165_CMP $procmux$5162_CMP $procmux$5161_CMP $procmux$5160_CMP $procmux$5159_CMP $procmux$5158_CMP $procmux$5157_CMP $procmux$5154_CMP $procmux$5153_CMP $procmux$5152_CMP $procmux$5151_CMP $procmux$5150_CMP $procmux$5149_CMP $procmux$5146_CMP $procmux$5145_CMP $procmux$5144_CMP $procmux$5143_CMP $procmux$5142_CMP $procmux$5141_CMP $procmux$5138_CMP $procmux$5137_CMP $procmux$5131_CMP $procmux$5130_CMP $procmux$5127_CMP $procmux$5116_CMP $procmux$5105_CMP $procmux$5094_CMP $procmux$5083_CMP $procmux$5069_CMP $procmux$5055_CMP $procmux$5041_CMP $procmux$5027_CMP $procmux$5016_CMP $procmux$5005_CMP $procmux$4995_CMP $procmux$4986_CMP $procmux$4977_CMP $procmux$4968_CMP $procmux$4956_CMP $procmux$4944_CMP $procmux$4932_CMP $procmux$4923_CMP $procmux$4915_CMP $procmux$4904_Y }
  transition:      3'000 4'0-00 ->      3'000 82'0100000100000100000100000100000100000100000100000100000101011111111110000000000000
  transition:      3'000 4'1-00 ->      3'101 82'0100000100000100000100000100000100000100000100000100000101011111111110000000000101
  transition:      3'000 4'--10 ->      3'001 82'0100000100000100000100000100000100000100000100000100000101011111111110000000000001
  transition:      3'000 4'---1 ->      3'000 82'0100000100000100000100000100000100000100000100000100000101011111111110000000000000
  transition:      3'100 4'--00 ->      3'000 82'0000010000010000010000010000010000010000010000010000010000000000000000000000001000
  transition:      3'100 4'--10 ->      3'100 82'0000010000010000010000010000010000010000010000010000010000000000000000000000001100
  transition:      3'100 4'---1 ->      3'000 82'0000010000010000010000010000010000010000010000010000010000000000000000000000001000
  transition:      3'010 4'-000 ->      3'010 82'0001000001000001000001000001000001000001000001000001000010000000000000111111100010
  transition:      3'010 4'-100 ->      3'011 82'0001000001000001000001000001000001000001000001000001000010000000000000111111100011
  transition:      3'010 4'--10 ->      3'100 82'0001000001000001000001000001000001000001000001000001000010000000000000111111100100
  transition:      3'010 4'---1 ->      3'000 82'0001000001000001000001000001000001000001000001000001000010000000000000111111100000
  transition:      3'001 4'--00 ->      3'010 82'0010000010000010000010000010000010000010000010000010000000000000000001000000000010
  transition:      3'001 4'--10 ->      3'001 82'0010000010000010000010000010000010000010000010000010000000000000000001000000000001
  transition:      3'001 4'---1 ->      3'000 82'0010000010000010000010000010000010000010000010000010000000000000000001000000000000
  transition:      3'101 4'---0 ->      3'000 82'1000001000001000001000001000001000001000001000001000001000100000000000000000000000
  transition:      3'101 4'---1 ->      3'000 82'1000001000001000001000001000001000001000001000001000001000100000000000000000000000
  transition:      3'011 4'-0-0 ->      3'010 82'0000100000100000100000100000100000100000100000100000100000000000000000000000010010
  transition:      3'011 4'-1-0 ->      3'011 82'0000100000100000100000100000100000100000100000100000100000000000000000000000010011
  transition:      3'011 4'---1 ->      3'000 82'0000100000100000100000100000100000100000100000100000100000000000000000000000010000

10.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN$5531' from module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Optimizing FSM `$fsm$\state$5533' from module `\boundcontroller'.
Optimizing FSM `$fsm$\state$5809' from module `\listhandler'.
Optimizing FSM `$fsm$\state$5914' from module `\onlyonecycle'.
Optimizing FSM `$fsm$\state$5927' from module `\resultinterface'.
  Merging pattern 2'0- and 2'1- from group (1 0 40'0000000000100100000000010000000010000000).
  Merging pattern 2'1- and 2'0- from group (1 0 40'0000000000100100000000010000000010000000).
Optimizing FSM `$fsm$\state$5965' from module `\resulttransmit'.
  Merging pattern 3'--0 and 3'--1 from group (1 0 40'0000000100000000100000001000000001000000).
  Merging pattern 3'--1 and 3'--0 from group (1 0 40'0000000100000000100000001000000001000000).
  Merging pattern 3'--0 and 3'--1 from group (2 0 40'0001000000001000000010000000010000000000).
  Merging pattern 3'--1 and 3'--0 from group (2 0 40'0001000000001000000010000000010000000000).
Optimizing FSM `$fsm$\state$6003' from module `\sramcontroller'.
  Merging pattern 4'---0 and 4'---1 from group (4 0 82'1000001000001000001000001000001000001000001000001000001000100000000000000000000000).
  Merging pattern 4'---1 and 4'---0 from group (4 0 82'1000001000001000001000001000001000001000001000001000001000100000000000000000000000).

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 687 unused cells and 2344 unused wires.
<suppressed ~720 debug messages>

10.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN$5531' from module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Optimizing FSM `$fsm$\state$5533' from module `\boundcontroller'.
  Removing unused output signal $procmux$823_CMP.
  Removing unused output signal $procmux$847_CMP.
  Removing unused output signal $procmux$887_CMP.
  Removing unused output signal $procmux$665_CMP.
  Removing unused output signal $0\state[4:0] [0].
  Removing unused output signal $0\state[4:0] [1].
  Removing unused output signal $0\state[4:0] [2].
  Removing unused output signal $0\state[4:0] [3].
  Removing unused output signal $0\state[4:0] [4].
  Removing unused output signal $procmux$919_CMP.
  Removing unused output signal $procmux$937_CMP.
  Removing unused output signal $procmux$982_CMP.
  Removing unused output signal $procmux$1002_CMP.
  Removing unused output signal $procmux$1215_CMP.
  Removing unused output signal $procmux$1276_CMP.
  Removing unused output signal $procmux$1304_CMP.
  Removing unused output signal $procmux$1363_CMP.
  Removing unused output signal $procmux$1470_CMP.
  Removing unused output signal $procmux$1508_CMP.
  Removing unused output signal $procmux$1556_CMP.
  Removing unused output signal $procmux$1606_CMP.
  Removing unused output signal $procmux$1659_CMP.
  Removing unused output signal $procmux$1790_CMP.
  Removing unused output signal $procmux$1834_CMP.
  Removing unused output signal $procmux$1872_CMP.
  Removing unused output signal $procmux$1933_CMP.
  Removing unused output signal $procmux$2044_CMP.
  Removing unused output signal $procmux$2121_CMP.
  Removing unused output signal $procmux$2169_CMP.
  Removing unused output signal $procmux$2336_CMP.
  Removing unused output signal $procmux$2392_CMP.
  Removing unused output signal $procmux$2442_CMP.
  Removing unused output signal $procmux$2530_CMP.
  Removing unused output signal $procmux$2531_CMP.
  Removing unused output signal $procmux$2532_CMP.
  Removing unused output signal $procmux$2533_CMP.
  Removing unused output signal $procmux$2534_CMP.
  Removing unused output signal $procmux$2535_CMP.
  Removing unused output signal $procmux$2536_CMP.
  Removing unused output signal $procmux$2537_CMP.
  Removing unused output signal $procmux$2538_CMP.
  Removing unused output signal $procmux$2539_CMP.
  Removing unused output signal $procmux$2540_CMP.
  Removing unused output signal $procmux$2541_CMP.
  Removing unused output signal $procmux$2542_CMP.
  Removing unused output signal $procmux$2543_CMP.
  Removing unused output signal $procmux$2544_CMP.
  Removing unused output signal $procmux$2545_CMP.
  Removing unused output signal $procmux$2546_CMP.
  Removing unused output signal $procmux$2547_CMP.
  Removing unused output signal $procmux$2548_CMP.
  Removing unused output signal $procmux$2549_CMP.
Optimizing FSM `$fsm$\state$5809' from module `\listhandler'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].
  Removing unused output signal $procmux$3274_CMP.
  Removing unused output signal $procmux$3411_CMP.
  Removing unused output signal $procmux$3811_CMP.
  Removing unused output signal $procmux$3822_CMP.
  Removing unused output signal $procmux$3830_CMP.
  Removing unused output signal $procmux$3872_CMP.
  Removing unused output signal $procmux$3873_CMP.
  Removing unused output signal $procmux$3874_CMP.
Optimizing FSM `$fsm$\state$5914' from module `\onlyonecycle'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].
  Removing unused output signal $procmux$3896_CMP.
  Removing unused output signal $procmux$3903_CMP.
  Removing unused output signal $procmux$3911_CMP.
  Removing unused output signal $procmux$3919_CMP.
  Removing unused output signal $procmux$3920_CMP.
  Removing unused output signal $procmux$3921_CMP.
Optimizing FSM `$fsm$\state$5927' from module `\resultinterface'.
  Removing unused output signal $0\state[3:0] [0].
  Removing unused output signal $0\state[3:0] [1].
  Removing unused output signal $0\state[3:0] [2].
  Removing unused output signal $0\state[3:0] [3].
  Removing unused output signal $procmux$4100_CMP.
  Removing unused output signal $procmux$4125_CMP.
  Removing unused output signal $procmux$4126_CMP.
  Removing unused output signal $procmux$4127_CMP.
  Removing unused output signal $procmux$4128_CMP.
  Removing unused output signal $procmux$4129_CMP.
  Removing unused output signal $procmux$4130_CMP.
  Removing unused output signal $procmux$4131_CMP.
  Removing unused output signal $procmux$4132_CMP.
  Removing unused output signal $procmux$4133_CMP.
Optimizing FSM `$fsm$\state$5965' from module `\resulttransmit'.
  Removing unused output signal $0\state[3:0] [0].
  Removing unused output signal $0\state[3:0] [1].
  Removing unused output signal $0\state[3:0] [2].
  Removing unused output signal $0\state[3:0] [3].
  Removing unused output signal $procmux$4308_CMP.
  Removing unused output signal $procmux$4322_CMP.
  Removing unused output signal $procmux$4325_CMP.
  Removing unused output signal $procmux$4326_CMP.
  Removing unused output signal $procmux$4327_CMP.
  Removing unused output signal $procmux$4328_CMP.
  Removing unused output signal $procmux$4329_CMP.
  Removing unused output signal $procmux$4330_CMP.
  Removing unused output signal $procmux$4331_CMP.
  Removing unused output signal $procmux$4332_CMP.
  Removing unused output signal $procmux$4333_CMP.
Optimizing FSM `$fsm$\state$6003' from module `\sramcontroller'.
  Removing unused output signal $0\state[2:0] [0].
  Removing unused output signal $0\state[2:0] [1].
  Removing unused output signal $0\state[2:0] [2].
  Removing unused output signal $procmux$4915_CMP.
  Removing unused output signal $procmux$4923_CMP.
  Removing unused output signal $procmux$4944_CMP.
  Removing unused output signal $procmux$4977_CMP.
  Removing unused output signal $procmux$5005_CMP.
  Removing unused output signal $procmux$5083_CMP.
  Removing unused output signal $procmux$5094_CMP.
  Removing unused output signal $procmux$5149_CMP.
  Removing unused output signal $procmux$5150_CMP.
  Removing unused output signal $procmux$5151_CMP.
  Removing unused output signal $procmux$5152_CMP.
  Removing unused output signal $procmux$5153_CMP.
  Removing unused output signal $procmux$5154_CMP.

10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN$5531' from module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -1
  11111111111111111111111111111111 -> 1-
Recoding FSM `$fsm$\state$5533' from module `\boundcontroller' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -------------------1
  10000 -> ------------------1-
  01000 -> -----------------1--
  00100 -> ----------------1---
  01100 -> ---------------1----
  00010 -> --------------1-----
  10010 -> -------------1------
  01010 -> ------------1-------
  00110 -> -----------1--------
  01110 -> ----------1---------
  00001 -> ---------1----------
  10001 -> --------1-----------
  01001 -> -------1------------
  00101 -> ------1-------------
  01101 -> -----1--------------
  00011 -> ----1---------------
  10011 -> ---1----------------
  01011 -> --1-----------------
  00111 -> -1------------------
  01111 -> 1-------------------
Recoding FSM `$fsm$\state$5809' from module `\listhandler' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\state$5914' from module `\onlyonecycle' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\state$5927' from module `\resultinterface' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\state$5965' from module `\resulttransmit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\state$6003' from module `\sramcontroller' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----

10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN$5531' from module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram':
-------------------------------------

  Information on FSM $fsm$$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN$5531 ($memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN):

  Number of input signals:    1
  Number of output signals:  32
  Number of state bits:       2

  Input signals:
    0: \we

  Output signals:
    0: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [0]
    1: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [1]
    2: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [2]
    3: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [3]
    4: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [4]
    5: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [5]
    6: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [6]
    7: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [7]
    8: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [8]
    9: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [9]
   10: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [10]
   11: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [11]
   12: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [12]
   13: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [13]
   14: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [14]
   15: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [15]
   16: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [16]
   17: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [17]
   18: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [18]
   19: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [19]
   20: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [20]
   21: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [21]
   22: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [22]
   23: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [23]
   24: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [24]
   25: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [25]
   26: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [26]
   27: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [27]
   28: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [28]
   29: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [29]
   30: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [30]
   31: $0$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN[31:0]$513 [31]

  State encoding:
    0:       2'-1  <RESET STATE>
    1:       2'1-

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 1'0   ->     0 0
      1:     0 1'1   ->     1 32'11111111111111111111111111111111
      2:     1 1'0   ->     0 0
      3:     1 1'1   ->     1 32'11111111111111111111111111111111

-------------------------------------

FSM `$fsm$\state$5533' from module `boundcontroller':
-------------------------------------

  Information on FSM $fsm$\state$5533 (\state):

  Number of input signals:   23
  Number of output signals: 227
  Number of state bits:      20

  Input signals:
    0: \wanttriID
    1: \globalreset
    2: \lempty
    3: \dataindvalid
    4: \passCTSin
    5: $and$boundtop.v:794$111_Y
    6: $and$boundtop.v:799$114_Y
    7: $and$boundtop.v:804$119_Y
    8: $eq$boundtop.v:832$128_Y
    9: $and$boundtop.v:832$130_Y
   10: $eq$boundtop.v:905$146_Y
   11: $and$boundtop.v:938$152_Y
   12: $and$boundtop.v:943$155_Y
   13: $and$boundtop.v:948$158_Y
   14: $and$boundtop.v:1022$172_Y
   15: $and$boundtop.v:1027$175_Y
   16: $or$boundtop.v:1092$192_Y
   17: $and$boundtop.v:1097$195_Y
   18: $ne$boundtop.v:1123$204_Y
   19: $and$boundtop.v:1214$227_Y
   20: $and$boundtop.v:1219$230_Y
   21: $and$boundtop.v:1288$259_Y
   22: $and$boundtop.v:1293$272_Y

  Output signals:
    0: $procmux$803_CMP
    1: $procmux$813_CMP
    2: $procmux$833_CMP
    3: $procmux$840_CMP
    4: $procmux$879_CMP
    5: $procmux$872_CMP
    6: $procmux$865_CMP
    7: $procmux$859_CMP
    8: $procmux$858_CMP
    9: $procmux$854_CMP
   10: $procmux$733_CMP
   11: $procmux$740_CMP
   12: $procmux$747_CMP
   13: $procmux$796_CMP
   14: $procmux$789_CMP
   15: $procmux$782_CMP
   16: $procmux$775_CMP
   17: $procmux$768_CMP
   18: $procmux$761_CMP
   19: $procmux$754_CMP
   20: $procmux$654_CMP
   21: $procmux$659_CMP
   22: $ne$boundtop.v:682$92_Y
   23: $ne$boundtop.v:682$94_Y
   24: $ne$boundtop.v:682$96_Y
   25: $eq$boundtop.v:732$102_Y
   26: $procmux$712_CMP
   27: $procmux$705_CMP
   28: $procmux$698_CMP
   29: $procmux$691_CMP
   30: $procmux$684_CMP
   31: $procmux$677_CMP
   32: $procmux$670_CMP
   33: $procmux$669_CMP
   34: $procmux$719_CMP
   35: $procmux$726_CMP
   36: $procmux$653_CMP
   37: $procmux$896_CMP
   38: $procmux$907_CMP
   39: $procmux$928_CMP
   40: $procmux$947_CMP
   41: $procmux$957_CMP
   42: $procmux$969_CMP
   43: $procmux$992_CMP
   44: $procmux$1013_CMP
   45: $procmux$1024_CMP
   46: $procmux$1035_CMP
   47: $procmux$1046_CMP
   48: $procmux$1062_CMP
   49: $procmux$1078_CMP
   50: $procmux$1091_CMP
   51: $procmux$1104_CMP
   52: $procmux$1117_CMP
   53: $procmux$1136_CMP
   54: $procmux$1152_CMP
   55: $procmux$1165_CMP
   56: $procmux$1178_CMP
   57: $procmux$1190_CMP
   58: $procmux$1202_CMP
   59: $procmux$1229_CMP
   60: $procmux$1243_CMP
   61: $procmux$1259_CMP
   62: $procmux$1290_CMP
   63: $procmux$1319_CMP
   64: $procmux$1334_CMP
   65: $procmux$1348_CMP
   66: $procmux$1379_CMP
   67: $procmux$1395_CMP
   68: $procmux$1411_CMP
   69: $procmux$1427_CMP
   70: $procmux$1448_CMP
   71: $procmux$1489_CMP
   72: $procmux$1524_CMP
   73: $procmux$1540_CMP
   74: $procmux$1573_CMP
   75: $procmux$1589_CMP
   76: $procmux$1624_CMP
   77: $procmux$1641_CMP
   78: $procmux$1681_CMP
   79: $procmux$1703_CMP
   80: $procmux$1722_CMP
   81: $procmux$1741_CMP
   82: $procmux$1765_CMP
   83: $procmux$1812_CMP
   84: $procmux$1853_CMP
   85: $procmux$1892_CMP
   86: $procmux$1912_CMP
   87: $procmux$1955_CMP
   88: $procmux$1977_CMP
   89: $procmux$1999_CMP
   90: $procmux$2021_CMP
   91: $procmux$2068_CMP
   92: $procmux$2094_CMP
   93: $procmux$2145_CMP
   94: $procmux$2197_CMP
   95: $procmux$2225_CMP
   96: $procmux$2250_CMP
   97: $procmux$2275_CMP
   98: $procmux$2305_CMP
   99: $procmux$2364_CMP
  100: $procmux$2417_CMP
  101: $procmux$2445_CMP
  102: $procmux$2446_CMP
  103: $procmux$2447_CMP
  104: $procmux$2448_CMP
  105: $procmux$2449_CMP
  106: $procmux$2450_CMP
  107: $procmux$2451_CMP
  108: $procmux$2452_CMP
  109: $procmux$2453_CMP
  110: $procmux$2454_CMP
  111: $procmux$2458_CMP
  112: $procmux$2459_CMP
  113: $procmux$2460_CMP
  114: $procmux$2461_CMP
  115: $procmux$2483_CMP
  116: $procmux$2486_CMP
  117: $procmux$2487_CMP
  118: $procmux$2488_CMP
  119: $procmux$2489_CMP
  120: $procmux$2490_CMP
  121: $procmux$2491_CMP
  122: $procmux$2492_CMP
  123: $procmux$2493_CMP
  124: $procmux$2494_CMP
  125: $procmux$2495_CMP
  126: $procmux$2496_CMP
  127: $procmux$2497_CMP
  128: $procmux$2498_CMP
  129: $procmux$2499_CMP
  130: $procmux$2500_CMP
  131: $procmux$2501_CMP
  132: $procmux$2502_CMP
  133: $procmux$2503_CMP
  134: $procmux$2504_CMP
  135: $procmux$2505_CMP
  136: $procmux$2508_CMP
  137: $procmux$2509_CMP
  138: $procmux$2510_CMP
  139: $procmux$2511_CMP
  140: $procmux$2512_CMP
  141: $procmux$2513_CMP
  142: $procmux$2514_CMP
  143: $procmux$2515_CMP
  144: $procmux$2516_CMP
  145: $procmux$2517_CMP
  146: $procmux$2518_CMP
  147: $procmux$2519_CMP
  148: $procmux$2520_CMP
  149: $procmux$2521_CMP
  150: $procmux$2522_CMP
  151: $procmux$2523_CMP
  152: $procmux$2524_CMP
  153: $procmux$2525_CMP
  154: $procmux$2526_CMP
  155: $procmux$2527_CMP
  156: $procmux$2571_CMP
  157: $procmux$2575_CMP
  158: $procmux$2576_CMP
  159: $procmux$2577_CMP
  160: $procmux$2587_CMP
  161: $procmux$2588_CMP
  162: $procmux$2589_CMP
  163: $procmux$2599_CMP
  164: $procmux$2600_CMP
  165: $procmux$2601_CMP
  166: $procmux$2611_CMP
  167: $procmux$2612_CMP
  168: $procmux$2613_CMP
  169: $procmux$2617_CMP
  170: $procmux$2621_CMP
  171: $procmux$2625_CMP
  172: $procmux$2629_CMP
  173: $procmux$2633_CMP
  174: $procmux$2637_CMP
  175: $procmux$2641_CMP
  176: $procmux$2645_CMP
  177: $procmux$2649_CMP
  178: $procmux$2653_CMP
  179: $procmux$2657_CMP
  180: $procmux$2661_CMP
  181: $procmux$2669_CMP
  182: $procmux$2670_CMP
  183: $procmux$2678_CMP
  184: $procmux$2679_CMP
  185: $procmux$2687_CMP
  186: $procmux$2688_CMP
  187: $procmux$2698_CMP
  188: $procmux$2699_CMP
  189: $procmux$2706_CMP
  190: $procmux$2707_CMP
  191: $procmux$2708_CMP
  192: $procmux$2709_CMP
  193: $procmux$2716_CMP
  194: $procmux$2717_CMP
  195: $procmux$2718_CMP
  196: $procmux$2719_CMP
  197: $procmux$2720_CMP
  198: $procmux$2732_CMP
  199: $procmux$2733_CMP
  200: $procmux$2746_CMP
  201: $procmux$2759_CMP
  202: $procmux$2769_CMP
  203: $procmux$2770_CMP
  204: $procmux$2780_CMP
  205: $procmux$2781_CMP
  206: $procmux$2785_CMP
  207: $procmux$2786_CMP
  208: $procmux$2790_CMP
  209: $procmux$2791_CMP
  210: $procmux$2795_CMP
  211: $procmux$2796_CMP
  212: $procmux$2804_CMP
  213: $procmux$2817_CMP
  214: $procmux$2818_CMP
  215: $procmux$2831_CMP
  216: $procmux$2832_CMP
  217: $procmux$2845_CMP
  218: $procmux$2846_CMP
  219: $procmux$2859_CMP
  220: $procmux$2860_CMP
  221: $procmux$2861_CMP
  222: $procmux$2874_CMP
  223: $procmux$2875_CMP
  224: $procmux$2888_CMP
  225: $procmux$2889_CMP
  226: $procmux$2890_CMP

  State encoding:
    0: 20'-------------------1  <RESET STATE>
    1: 20'------------------1-
    2: 20'-----------------1--
    3: 20'----------------1---
    4: 20'---------------1----
    5: 20'--------------1-----
    6: 20'-------------1------
    7: 20'------------1-------
    8: 20'-----------1--------
    9: 20'----------1---------
   10: 20'---------1----------
   11: 20'--------1-----------
   12: 20'-------1------------
   13: 20'------1-------------
   14: 20'-----1--------------
   15: 20'----1---------------
   16: 20'---1----------------
   17: 20'--1-----------------
   18: 20'-1------------------
   19: 20'1-------------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 23'---------------000---0-   ->     0 227'00000000000000000000000000000000000000000000000000000000001001001001001100000000000000000001000000000000000000011000100000000011111110000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
      1:     0 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000001001001001001100000000000000000001000000000000000000011000100000000011111110000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
      2:     0 23'-----------------1---0-   ->     5 227'00000000000000000000000000000000000000000000000000000000001001001001001100000000000000000001000000000000000000011000100000000011111110000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
      3:     0 23'---------------100---0-   ->    10 227'00000000000000000000000000000000000000000000000000000000001001001001001100000000000000000001000000000000000000011000100000000011111110000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
      4:     0 23'----------------10---0-   ->    10 227'00000000000000000000000000000000000000000000000000000000001001001001001100000000000000000001000000000000000000011000100000000011111110000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
      5:     1 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000001110000000000000000000000
      6:     1 23'--0---------------1--0-   ->     1 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000001110000000000000000000000
      7:     1 23'--1------------------0-   ->    11 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000001110000000000000000000000
      8:     1 23'--0---------------0--0-   ->    19 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000001110000000000000000000000
      9:     2 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000010000000000000000000000000000001100000000000000000000000000000000000000000000000001100000000000000000000000
     10:     2 23'------------------0--0-   ->     2 227'00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000010000000000000000000000000000001100000000000000000000000000000000000000000000000001100000000000000000000000
     11:     2 23'------------------1--0-   ->    12 227'00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000010000000000000000000000000000001100000000000000000000000000000000000000000000000001100000000000000000000000
     12:     3 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     13:     3 23'------------1--------0-   ->     8 227'00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     14:     3 23'------------0--------0-   ->    13 227'00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     15:     4 23'---------------------1-   ->     0 227'00000000000000000000001010000001000000010000000000000000000010010010000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000001110000000000000000000000
     16:     4 23'----1----------------0-   ->    14 227'00000000000000000000001010000001000000010000000000000000000010010010000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000001110000000000000000000000
     17:     4 23'----0----------------0-   ->    19 227'00000000000000000000001010000001000000010000000000000000000010010010000000000000000100000000000000000001000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000001110000000000000000000000
     18:     5 23'---------------------1-   ->     0 227'10010100101010010101000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000100000001110100000000000010000000
     19:     5 23'---------------------00   ->     5 227'10010100101010010101000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000100000001110100000000000010000000
     20:     5 23'---------------------01   ->    15 227'10010100101010010101000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000100000001110100000000000010000000
     21:     6 23'00-------------------0-   ->     0 227'00000000000000001010100000000000000000000000001111111111110000000000010000000000000000000100000000000000000001000001000000001000000000000000000000000000000000000000000000000000000000000000001111011111101110011111111111100101111
     22:     6 23'---------------------1-   ->     0 227'00000000000000001010100000000000000000000000001111111111110000000000010000000000000000000100000000000000000001000001000000001000000000000000000000000000000000000000000000000000000000000000001111011111101110011111111111100101111
     23:     6 23'10-------------------0-   ->    12 227'00000000000000001010100000000000000000000000001111111111110000000000010000000000000000000100000000000000000001000001000000001000000000000000000000000000000000000000000000000000000000000000001111011111101110011111111111100101111
     24:     6 23'-1-------------------0-   ->    16 227'00000000000000001010100000000000000000000000001111111111110000000000010000000000000000000100000000000000000001000001000000001000000000000000000000000000000000000000000000000000000000000000001111011111101110011111111111100101111
     25:     7 23'---------------------1-   ->     0 227'00000000000000000000000000001100001000100000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000001110000000000000000000000
     26:     7 23'-------------------0-0-   ->     7 227'00000000000000000000000000001100001000100000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000001110000000000000000000000
     27:     7 23'-------------------1-0-   ->    17 227'00000000000000000000000000001100001000100000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000001110000000000000000000000
     28:     8 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000100001000000000000000000000001111111000000000000000000000000000000000000000000000000000001110000000000000000000000
     29:     8 23'----------10---------0-   ->     2 227'00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000100001000000000000000000000001111111000000000000000000000000000000000000000000000000000001110000000000000000000000
     30:     8 23'---------000---------0-   ->     8 227'00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000100001000000000000000000000001111111000000000000000000000000000000000000000000000000000001110000000000000000000000
     31:     8 23'---------100---------0-   ->    12 227'00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000100001000000000000000000000001111111000000000000000000000000000000000000000000000000000001110000000000000000000000
     32:     8 23'-----------1---------0-   ->    18 227'00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000001000000000000000100001000000000000000000000001111111000000000000000000000000000000000000000000000000000001110000000000000000000000
     33:     9 23'---------------------1-   ->     0 227'00000000000000000000000000000000100010000101010000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000001110000000000000000000000
     34:     9 23'---------------------0-   ->     4 227'00000000000000000000000000000000100010000101010000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000001110000000000000000000000
     35:    10 23'-------------01------0-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000010000000000000001110000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000
     36:    10 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000010000000000000001110000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000
     37:    10 23'-------------1-------0-   ->     5 227'00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000010000000000000001110000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000
     38:    10 23'-------------00------0-   ->    10 227'00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000010000000000000001110000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000
     39:    11 23'---------------------1-   ->     0 227'00000000000000100000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000010000
     40:    11 23'------------------0--0-   ->     6 227'00000000000000100000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000010000
     41:    11 23'------------------1--0-   ->    11 227'00000000000000100000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000010000
     42:    12 23'--------------------10-   ->     0 227'00101001010101000000000001110000000000000000000000000000000000000000100000000000100000000000000000001000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000001110000000000000000000000
     43:    12 23'---------------------1-   ->     0 227'00101001010101000000000001110000000000000000000000000000000000000000100000000000100000000000000000001000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000001110000000000000000000000
     44:    12 23'--------1-----------00-   ->     7 227'00101001010101000000000001110000000000000000000000000000000000000000100000000000100000000000000000001000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000001110000000000000000000000
     45:    12 23'-------00-----------00-   ->    12 227'00101001010101000000000001110000000000000000000000000000000000000000100000000000100000000000000000001000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000001110000000000000000000000
     46:    12 23'-------10-----------00-   ->    15 227'00101001010101000000000001110000000000000000000000000000000000000000100000000000100000000000000000001000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000001110000000000000000000000
     47:    13 23'---------------------1-   ->     0 227'01000010000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     48:    13 23'---------------------0-   ->    15 227'01000010000000000000000000000000000000000000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     49:    14 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     50:    14 23'---------------------0-   ->     9 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     51:    15 23'---------------------1-   ->     0 227'00000000000000000000010100000000000000000000000000000000000100100100000000100000000000000000001000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     52:    15 23'---------------------0-   ->     3 227'00000000000000000000010100000000000000000000000000000000000100100100000000100000000000000000001000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000001110000000000000000000000
     53:    16 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000000000000000001011000000000000001000000
     54:    16 23'------------------1--0-   ->    12 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000000000000000001011000000000000001000000
     55:    16 23'------------------0--0-   ->    16 227'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000100000000000000000000000000000000000000000000000000000000000000000000000000001011000000000000001000000
     56:    17 23'---------------------1-   ->     0 227'00000000000000000000000000000010000100001010100000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000001110000000000000000000000
     57:    17 23'-----10--------------0-   ->     4 227'00000000000000000000000000000010000100001010100000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000001110000000000000000000000
     58:    17 23'------1--------------0-   ->    12 227'00000000000000000000000000000010000100001010100000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000001110000000000000000000000
     59:    17 23'-----00--------------0-   ->    17 227'00000000000000000000000000000010000100001010100000000000000000000000000000000000001000000000000000000010000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000001110000000000000000000000
     60:    18 23'---------------------1-   ->     0 227'00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000100000000000000000000000000000110000000000000000000000000000000000000000000000000001110000000000000000000000
     61:    18 23'------------------0--0-   ->     8 227'00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000100000000000000000000000000000110000000000000000000000000000000000000000000000000001110000000000000000000000
     62:    18 23'------------------1--0-   ->    18 227'00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100000000000000000000100000000000000000000000000000110000000000000000000000000000000000000000000000000001110000000000000000000000
     63:    19 23'---------------------1-   ->     0 227'00000000000000000000000000000000010001000000000000000000000000000000000000000000000000100000000000000000001000000010000001000000000000000000000000000000000000000000000000000000000000011110000000000000011110000000000000000000000
     64:    19 23'---1-----------------0-   ->     1 227'00000000000000000000000000000000010001000000000000000000000000000000000000000000000000100000000000000000001000000010000001000000000000000000000000000000000000000000000000000000000000011110000000000000011110000000000000000000000
     65:    19 23'--10-----------------0-   ->     6 227'00000000000000000000000000000000010001000000000000000000000000000000000000000000000000100000000000000000001000000010000001000000000000000000000000000000000000000000000000000000000000011110000000000000011110000000000000000000000
     66:    19 23'--00-----------------0-   ->    19 227'00000000000000000000000000000000010001000000000000000000000000000000000000000000000000100000000000000000001000000010000001000000000000000000000000000000000000000000000000000000000000011110000000000000011110000000000000000000000

-------------------------------------

FSM `$fsm$\state$5809' from module `listhandler':
-------------------------------------

  Information on FSM $fsm$\state$5809 (\state):

  Number of input signals:    6
  Number of output signals:  95
  Number of state bits:       3

  Input signals:
    0: \globalreset
    1: \reset
    2: \commit
    3: $and$boundtop.v:2570$446_Y
    4: $or$boundtop.v:2570$447_Y
    5: $eq$boundtop.v:2649$462_Y

  Output signals:
    0: $procmux$2956_CMP
    1: $procmux$2974_CMP
    2: $procmux$2992_CMP
    3: $procmux$3010_CMP
    4: $procmux$3025_CMP
    5: $procmux$3040_CMP
    6: $procmux$3055_CMP
    7: $procmux$3070_CMP
    8: $procmux$3085_CMP
    9: $procmux$3100_CMP
   10: $procmux$3112_CMP
   11: $procmux$3124_CMP
   12: $procmux$3136_CMP
   13: $procmux$3148_CMP
   14: $procmux$3160_CMP
   15: $procmux$3172_CMP
   16: $procmux$3184_CMP
   17: $procmux$3193_CMP
   18: $procmux$3202_CMP
   19: $procmux$3211_CMP
   20: $procmux$3220_CMP
   21: $procmux$3229_CMP
   22: $procmux$3238_CMP
   23: $procmux$3244_CMP
   24: $procmux$3250_CMP
   25: $procmux$3256_CMP
   26: $procmux$3262_CMP
   27: $procmux$3268_CMP
   28: $procmux$3290_CMP
   29: $procmux$3303_CMP
   30: $procmux$3316_CMP
   31: $procmux$3326_CMP
   32: $procmux$3336_CMP
   33: $procmux$3343_CMP
   34: $procmux$3350_CMP
   35: $procmux$3363_CMP
   36: $procmux$3373_CMP
   37: $procmux$3383_CMP
   38: $procmux$3390_CMP
   39: $procmux$3397_CMP
   40: $procmux$3404_CMP
   41: $procmux$3439_CMP
   42: $procmux$3464_CMP
   43: $procmux$3486_CMP
   44: $procmux$3505_CMP
   45: $procmux$3521_CMP
   46: $procmux$3534_CMP
   47: $procmux$3544_CMP
   48: $procmux$3551_CMP
   49: $procmux$3565_CMP
   50: $procmux$3579_CMP
   51: $procmux$3599_CMP
   52: $procmux$3616_CMP
   53: $procmux$3633_CMP
   54: $procmux$3647_CMP
   55: $procmux$3661_CMP
   56: $procmux$3675_CMP
   57: $procmux$3686_CMP
   58: $procmux$3697_CMP
   59: $procmux$3708_CMP
   60: $procmux$3719_CMP
   61: $procmux$3730_CMP
   62: $procmux$3741_CMP
   63: $procmux$3749_CMP
   64: $procmux$3757_CMP
   65: $procmux$3765_CMP
   66: $procmux$3773_CMP
   67: $procmux$3781_CMP
   68: $procmux$3789_CMP
   69: $procmux$3797_CMP
   70: $procmux$3833_CMP
   71: $procmux$3834_CMP
   72: $procmux$3835_CMP
   73: $procmux$3838_CMP
   74: $procmux$3839_CMP
   75: $procmux$3840_CMP
   76: $procmux$3843_CMP
   77: $procmux$3844_CMP
   78: $procmux$3845_CMP
   79: $procmux$3850_CMP
   80: $procmux$3853_CMP
   81: $procmux$3854_CMP
   82: $procmux$3857_CMP
   83: $procmux$3858_CMP
   84: $procmux$3859_CMP
   85: $procmux$3862_CMP
   86: $procmux$3863_CMP
   87: $procmux$3864_CMP
   88: $procmux$3867_CMP
   89: $procmux$3868_CMP
   90: $procmux$3869_CMP
   91: $procmux$3878_CMP
   92: $procmux$3879_CMP
   93: $procmux$3883_CMP
   94: $procmux$3884_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-0-000   ->     0 95'10101001001001011001001001111111111111111111110000000000000000000000000000000000000000000000000
      1:     0 6'----10   ->     0 95'10101001001001011001001001111111111111111111110000000000000000000000000000000000000000000000000
      2:     0 6'-----1   ->     0 95'10101001001001011001001001111111111111111111110000000000000000000000000000000000000000000000000
      3:     0 6'-1-000   ->     1 95'10101001001001011001001001111111111111111111110000000000000000000000000000000000000000000000000
      4:     0 6'---100   ->     2 95'10101001001001011001001001111111111111111111110000000000000000000000000000000000000000000000000
      5:     1 6'--0--0   ->     0 95'00000010010010100010010010000000000000000000000000000000000000000001111111111111111111111111111
      6:     1 6'-----1   ->     0 95'00000010010010100010010010000000000000000000000000000000000000000001111111111111111111111111111
      7:     1 6'--1--0   ->     1 95'00000010010010100010010010000000000000000000000000000000000000000001111111111111111111111111111
      8:     2 6'-----1   ->     0 95'01010100100100000100100100000000000000000000001111111111111111111110000000000000000000000000000
      9:     2 6'1----0   ->     1 95'01010100100100000100100100000000000000000000001111111111111111111110000000000000000000000000000
     10:     2 6'0----0   ->     2 95'01010100100100000100100100000000000000000000001111111111111111111110000000000000000000000000000

-------------------------------------

FSM `$fsm$\state$5914' from module `onlyonecycle':
-------------------------------------

  Information on FSM $fsm$\state$5914 (\state):

  Number of input signals:    3
  Number of output signals:   5
  Number of state bits:       3

  Input signals:
    0: \globalreset
    1: \count
    2: \trigger

  Output signals:
    0: $procmux$3915_CMP
    1: $procmux$3916_CMP
    2: $procmux$3924_CMP
    3: $procmux$3925_CMP
    4: $procmux$3926_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 5'10010
      1:     0 3'--1   ->     0 5'10010
      2:     0 3'1-0   ->     2 5'10010
      3:     1 3'0-0   ->     0 5'00100
      4:     1 3'--1   ->     0 5'00100
      5:     1 3'1-0   ->     1 5'00100
      6:     2 3'--1   ->     0 5'01001
      7:     2 3'-00   ->     1 5'01001
      8:     2 3'-10   ->     2 5'01001

-------------------------------------

FSM `$fsm$\state$5927' from module `resultinterface':
-------------------------------------

  Information on FSM $fsm$\state$5927 (\state):

  Number of input signals:    2
  Number of output signals:  26
  Number of state bits:       9

  Input signals:
    0: \resultready
    1: \globalreset

  Output signals:
    0: $procmux$4086_CMP
    1: $procmux$4111_CMP
    2: $procmux$4114_CMP
    3: $procmux$4115_CMP
    4: $procmux$4116_CMP
    5: $procmux$4117_CMP
    6: $procmux$4118_CMP
    7: $procmux$4119_CMP
    8: $procmux$4120_CMP
    9: $procmux$4121_CMP
   10: $procmux$4122_CMP
   11: $procmux$4142_CMP
   12: $procmux$4145_CMP
   13: $procmux$4151_CMP
   14: $procmux$4160_CMP
   15: $procmux$4163_CMP
   16: $procmux$4169_CMP
   17: $procmux$4178_CMP
   18: $procmux$4182_CMP
   19: $procmux$4189_CMP
   20: $procmux$4199_CMP
   21: $procmux$4203_CMP
   22: $procmux$4210_CMP
   23: $procmux$4220_CMP
   24: $procmux$4225_CMP
   25: $procmux$4233_CMP

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'00   ->     0 26'00000000000000010000000011
      1:     0 2'1-   ->     0 26'00000000000000010000000011
      2:     0 2'01   ->     5 26'00000000000000010000000011
      3:     1 2'--   ->     0 26'00000000001001000000000100
      4:     2 2'1-   ->     0 26'00010010000000000001000000
      5:     2 2'0-   ->     6 26'00010010000000000001000000
      6:     3 2'1-   ->     0 26'00000000100100100100000000
      7:     3 2'0-   ->     7 26'00000000100100100100000000
      8:     4 2'1-   ->     0 26'01000000000000000000010000
      9:     4 2'0-   ->     8 26'01000000000000000000010000
     10:     5 2'1-   ->     0 26'00100100000000001000000000
     11:     5 2'0-   ->     3 26'00100100000000001000000000
     12:     6 2'1-   ->     0 26'00000000010010000000100000
     13:     6 2'0-   ->     4 26'00000000010010000000100000
     14:     7 2'1-   ->     0 26'10000000000000000010000000
     15:     7 2'0-   ->     2 26'10000000000000000010000000
     16:     8 2'1-   ->     0 26'00001001000000000000001000
     17:     8 2'0-   ->     1 26'00001001000000000000001000

-------------------------------------

FSM `$fsm$\state$5965' from module `resulttransmit':
-------------------------------------

  Information on FSM $fsm$\state$5965 (\state):

  Number of input signals:    3
  Number of output signals:  25
  Number of state bits:       9

  Input signals:
    0: \globalreset
    1: \pending01
    2: \pending10

  Output signals:
    0: $procmux$4336_CMP
    1: $procmux$4337_CMP
    2: $procmux$4338_CMP
    3: $procmux$4339_CMP
    4: $procmux$4340_CMP
    5: $procmux$4341_CMP
    6: $procmux$4342_CMP
    7: $procmux$4343_CMP
    8: $procmux$4346_CMP
    9: $procmux$4347_CMP
   10: $procmux$4348_CMP
   11: $procmux$4349_CMP
   12: $procmux$4350_CMP
   13: $procmux$4351_CMP
   14: $procmux$4352_CMP
   15: $procmux$4353_CMP
   16: $procmux$4354_CMP
   17: $procmux$4357_CMP
   18: $procmux$4358_CMP
   19: $procmux$4359_CMP
   20: $procmux$4360_CMP
   21: $procmux$4361_CMP
   22: $procmux$4362_CMP
   23: $procmux$4363_CMP
   24: $procmux$4364_CMP

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'000   ->     0 25'0000000010000000000000000
      1:     0 3'--1   ->     0 25'0000000010000000000000000
      2:     0 3'-10   ->     5 25'0000000010000000000000000
      3:     0 3'100   ->     6 25'0000000010000000000000000
      4:     1 3'---   ->     0 25'0000000100000000100000001
      5:     2 3'---   ->     0 25'0001000000001000000010000
      6:     3 3'--1   ->     0 25'0100000000100000001000000
      7:     3 3'--0   ->     7 25'0100000000100000001000000
      8:     4 3'--1   ->     0 25'0000010000000010000000100
      9:     4 3'--0   ->     8 25'0000010000000010000000100
     10:     5 3'--1   ->     0 25'1000000001000000010000000
     11:     5 3'--0   ->     3 25'1000000001000000010000000
     12:     6 3'--1   ->     0 25'0000100000000100000001000
     13:     6 3'--0   ->     4 25'0000100000000100000001000
     14:     7 3'--1   ->     0 25'0010000000010000000100000
     15:     7 3'--0   ->     2 25'0010000000010000000100000
     16:     8 3'--1   ->     0 25'0000001000000001000000010
     17:     8 3'--0   ->     1 25'0000001000000001000000010

-------------------------------------

FSM `$fsm$\state$6003' from module `sramcontroller':
-------------------------------------

  Information on FSM $fsm$\state$6003 (\state):

  Number of input signals:    4
  Number of output signals:  66
  Number of state bits:       6

  Input signals:
    0: \globalreset
    1: \addr_ready
    2: \data_ready
    3: $and$boundtop.v:1751$328_Y

  Output signals:
    0: $procmux$4932_CMP
    1: $procmux$4956_CMP
    2: $procmux$4968_CMP
    3: $procmux$4986_CMP
    4: $procmux$4995_CMP
    5: $procmux$5016_CMP
    6: $procmux$5027_CMP
    7: $procmux$5041_CMP
    8: $procmux$5055_CMP
    9: $procmux$5069_CMP
   10: $procmux$5105_CMP
   11: $procmux$5116_CMP
   12: $procmux$5127_CMP
   13: $procmux$5130_CMP
   14: $procmux$5131_CMP
   15: $procmux$5137_CMP
   16: $procmux$5138_CMP
   17: $procmux$5141_CMP
   18: $procmux$5142_CMP
   19: $procmux$5143_CMP
   20: $procmux$5144_CMP
   21: $procmux$5145_CMP
   22: $procmux$5146_CMP
   23: $procmux$5157_CMP
   24: $procmux$5158_CMP
   25: $procmux$5159_CMP
   26: $procmux$5160_CMP
   27: $procmux$5161_CMP
   28: $procmux$5162_CMP
   29: $procmux$5165_CMP
   30: $procmux$5166_CMP
   31: $procmux$5167_CMP
   32: $procmux$5168_CMP
   33: $procmux$5169_CMP
   34: $procmux$5170_CMP
   35: $procmux$5173_CMP
   36: $procmux$5174_CMP
   37: $procmux$5175_CMP
   38: $procmux$5176_CMP
   39: $procmux$5177_CMP
   40: $procmux$5178_CMP
   41: $procmux$5181_CMP
   42: $procmux$5182_CMP
   43: $procmux$5183_CMP
   44: $procmux$5184_CMP
   45: $procmux$5185_CMP
   46: $procmux$5186_CMP
   47: $procmux$5189_CMP
   48: $procmux$5190_CMP
   49: $procmux$5191_CMP
   50: $procmux$5192_CMP
   51: $procmux$5193_CMP
   52: $procmux$5194_CMP
   53: $procmux$5197_CMP
   54: $procmux$5198_CMP
   55: $procmux$5199_CMP
   56: $procmux$5200_CMP
   57: $procmux$5201_CMP
   58: $procmux$5202_CMP
   59: $procmux$5205_CMP
   60: $procmux$5206_CMP
   61: $procmux$5207_CMP
   62: $procmux$5208_CMP
   63: $procmux$5209_CMP
   64: $procmux$5210_CMP
   65: $procmux$5213_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0-00   ->     0 66'010000010000010000010000010000010000010000010000010101111111100000
      1:     0 4'---1   ->     0 66'010000010000010000010000010000010000010000010000010101111111100000
      2:     0 4'--10   ->     3 66'010000010000010000010000010000010000010000010000010101111111100000
      3:     0 4'1-00   ->     4 66'010000010000010000010000010000010000010000010000010101111111100000
      4:     1 4'--00   ->     0 66'000001000001000001000001000001000001000001000001000000000000000000
      5:     1 4'---1   ->     0 66'000001000001000001000001000001000001000001000001000000000000000000
      6:     1 4'--10   ->     1 66'000001000001000001000001000001000001000001000001000000000000000000
      7:     2 4'---1   ->     0 66'000100000100000100000100000100000100000100000100001000000000011111
      8:     2 4'--10   ->     1 66'000100000100000100000100000100000100000100000100001000000000011111
      9:     2 4'-000   ->     2 66'000100000100000100000100000100000100000100000100001000000000011111
     10:     2 4'-100   ->     5 66'000100000100000100000100000100000100000100000100001000000000011111
     11:     3 4'---1   ->     0 66'001000001000001000001000001000001000001000001000000000000000000000
     12:     3 4'--00   ->     2 66'001000001000001000001000001000001000001000001000000000000000000000
     13:     3 4'--10   ->     3 66'001000001000001000001000001000001000001000001000000000000000000000
     14:     4 4'----   ->     0 66'100000100000100000100000100000100000100000100000100010000000000000
     15:     5 4'---1   ->     0 66'000010000010000010000010000010000010000010000010000000000000000000
     16:     5 4'-0-0   ->     2 66'000010000010000010000010000010000010000010000010000000000000000000
     17:     5 4'-1-0   ->     5 66'000010000010000010000010000010000010000010000010000000000000000000

-------------------------------------

10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$$memwr$\Mem$/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v:269$509_EN$5531' from module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Mapping FSM `$fsm$\state$5533' from module `\boundcontroller'.
Mapping FSM `$fsm$\state$5809' from module `\listhandler'.
Mapping FSM `$fsm$\state$5914' from module `\onlyonecycle'.
Mapping FSM `$fsm$\state$5927' from module `\resultinterface'.
Mapping FSM `$fsm$\state$5965' from module `\resulttransmit'.
Mapping FSM `$fsm$\state$6003' from module `\sramcontroller'.

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
<suppressed ~34 debug messages>
Optimizing module boundcontroller.
<suppressed ~21 debug messages>
Optimizing module listhandler.
<suppressed ~4 debug messages>
Optimizing module onlyonecycle.
<suppressed ~3 debug messages>
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
<suppressed ~9 debug messages>
Optimizing module resulttransmit.
<suppressed ~8 debug messages>
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
<suppressed ~6 debug messages>
Optimizing module vblockramcontroller.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~24 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
<suppressed ~3 debug messages>
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
<suppressed ~18 debug messages>
Finding identical cells in module `\resulttransmit'.
<suppressed ~15 debug messages>
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
<suppressed ~6 debug messages>
Finding identical cells in module `\vblockramcontroller'.
<suppressed ~105 debug messages>
Removed a total of 57 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$1012.
    dead port 2/2 on $mux $procmux$1023.
    dead port 2/2 on $mux $procmux$1034.
    dead port 2/2 on $mux $procmux$1045.
    dead port 2/2 on $mux $procmux$1059.
    dead port 2/2 on $mux $procmux$1061.
    dead port 2/2 on $mux $procmux$1075.
    dead port 2/2 on $mux $procmux$1077.
    dead port 2/2 on $mux $procmux$1090.
    dead port 2/2 on $mux $procmux$1103.
    dead port 2/2 on $mux $procmux$1116.
    dead port 1/2 on $mux $procmux$1130.
    dead port 1/2 on $mux $procmux$1133.
    dead port 2/2 on $mux $procmux$1135.
    dead port 1/2 on $mux $procmux$1149.
    dead port 2/2 on $mux $procmux$1151.
    dead port 2/2 on $mux $procmux$1164.
    dead port 2/2 on $mux $procmux$1177.
    dead port 2/2 on $mux $procmux$1189.
    dead port 2/2 on $mux $procmux$1201.
    dead port 2/2 on $mux $procmux$1228.
    dead port 2/2 on $mux $procmux$1242.
    dead port 1/2 on $mux $procmux$1256.
    dead port 2/2 on $mux $procmux$1258.
    dead port 2/2 on $mux $procmux$1289.
    dead port 2/2 on $mux $procmux$1318.
    dead port 2/2 on $mux $procmux$1333.
    dead port 2/2 on $mux $procmux$1347.
    dead port 2/2 on $mux $procmux$1378.
    dead port 2/2 on $mux $procmux$1394.
    dead port 2/2 on $mux $procmux$1410.
    dead port 2/2 on $mux $procmux$1426.
    dead port 1/2 on $mux $procmux$1442.
    dead port 1/2 on $mux $procmux$1445.
    dead port 2/2 on $mux $procmux$1447.
    dead port 1/2 on $mux $procmux$1486.
    dead port 2/2 on $mux $procmux$1488.
    dead port 2/2 on $mux $procmux$1523.
    dead port 2/2 on $mux $procmux$1539.
    dead port 2/2 on $mux $procmux$1572.
    dead port 2/2 on $mux $procmux$1588.
    dead port 2/2 on $mux $procmux$1623.
    dead port 2/2 on $mux $procmux$1640.
    dead port 1/2 on $mux $procmux$1678.
    dead port 2/2 on $mux $procmux$1680.
    dead port 1/2 on $mux $procmux$1700.
    dead port 2/2 on $mux $procmux$1702.
    dead port 2/2 on $mux $procmux$1721.
    dead port 2/2 on $mux $procmux$1740.
    dead port 1/2 on $mux $procmux$1759.
    dead port 1/2 on $mux $procmux$1762.
    dead port 2/2 on $mux $procmux$1764.
    dead port 1/2 on $mux $procmux$1809.
    dead port 2/2 on $mux $procmux$1811.
    dead port 2/2 on $mux $procmux$1852.
    dead port 2/2 on $mux $procmux$1891.
    dead port 2/2 on $mux $procmux$1911.
    dead port 2/2 on $mux $procmux$1954.
    dead port 2/2 on $mux $procmux$1976.
    dead port 2/2 on $mux $procmux$1998.
    dead port 2/2 on $mux $procmux$2020.
    dead port 2/2 on $mux $procmux$2067.
    dead port 1/2 on $mux $procmux$2091.
    dead port 2/2 on $mux $procmux$2093.
    dead port 2/2 on $mux $procmux$2144.
    dead port 1/2 on $mux $procmux$2194.
    dead port 2/2 on $mux $procmux$2196.
    dead port 1/2 on $mux $procmux$2222.
    dead port 2/2 on $mux $procmux$2224.
    dead port 2/2 on $mux $procmux$2249.
    dead port 2/2 on $mux $procmux$2274.
    dead port 1/2 on $mux $procmux$2299.
    dead port 1/2 on $mux $procmux$2302.
    dead port 2/2 on $mux $procmux$2304.
    dead port 1/2 on $mux $procmux$2361.
    dead port 2/2 on $mux $procmux$2363.
    dead port 2/2 on $mux $procmux$2416.
    dead port 2/2 on $mux $procmux$2803.
    dead port 2/2 on $mux $procmux$658.
    dead port 2/2 on $mux $procmux$676.
    dead port 2/2 on $mux $procmux$683.
    dead port 2/2 on $mux $procmux$690.
    dead port 2/2 on $mux $procmux$697.
    dead port 2/2 on $mux $procmux$704.
    dead port 2/2 on $mux $procmux$711.
    dead port 2/2 on $mux $procmux$718.
    dead port 2/2 on $mux $procmux$725.
    dead port 2/2 on $mux $procmux$732.
    dead port 2/2 on $mux $procmux$739.
    dead port 2/2 on $mux $procmux$746.
    dead port 2/2 on $mux $procmux$753.
    dead port 2/2 on $mux $procmux$760.
    dead port 2/2 on $mux $procmux$767.
    dead port 2/2 on $mux $procmux$774.
    dead port 2/2 on $mux $procmux$781.
    dead port 2/2 on $mux $procmux$788.
    dead port 2/2 on $mux $procmux$795.
    dead port 2/2 on $mux $procmux$802.
    dead port 1/2 on $mux $procmux$810.
    dead port 2/2 on $mux $procmux$812.
    dead port 1/2 on $mux $procmux$830.
    dead port 2/2 on $mux $procmux$832.
    dead port 2/2 on $mux $procmux$839.
    dead port 2/2 on $mux $procmux$853.
    dead port 2/2 on $mux $procmux$864.
    dead port 2/2 on $mux $procmux$871.
    dead port 2/2 on $mux $procmux$878.
    dead port 2/2 on $mux $procmux$895.
    dead port 1/2 on $mux $procmux$904.
    dead port 2/2 on $mux $procmux$906.
    dead port 2/2 on $mux $procmux$927.
    dead port 2/2 on $mux $procmux$946.
    dead port 2/2 on $mux $procmux$956.
    dead port 1/2 on $mux $procmux$966.
    dead port 2/2 on $mux $procmux$968.
    dead port 2/2 on $mux $procmux$991.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2895.
    dead port 1/2 on $mux $procmux$2898.
    dead port 1/2 on $mux $procmux$2904.
    dead port 2/2 on $mux $procmux$2943.
    dead port 2/2 on $mux $procmux$2945.
    dead port 1/2 on $mux $procmux$2948.
    dead port 1/2 on $mux $procmux$2951.
    dead port 2/2 on $mux $procmux$2953.
    dead port 2/2 on $mux $procmux$2955.
    dead port 2/2 on $mux $procmux$2963.
    dead port 1/2 on $mux $procmux$2966.
    dead port 1/2 on $mux $procmux$2969.
    dead port 2/2 on $mux $procmux$2971.
    dead port 2/2 on $mux $procmux$2973.
    dead port 2/2 on $mux $procmux$2981.
    dead port 1/2 on $mux $procmux$2984.
    dead port 1/2 on $mux $procmux$2987.
    dead port 2/2 on $mux $procmux$2989.
    dead port 2/2 on $mux $procmux$2991.
    dead port 2/2 on $mux $procmux$2999.
    dead port 1/2 on $mux $procmux$3002.
    dead port 1/2 on $mux $procmux$3005.
    dead port 2/2 on $mux $procmux$3007.
    dead port 2/2 on $mux $procmux$3009.
    dead port 1/2 on $mux $procmux$3017.
    dead port 1/2 on $mux $procmux$3020.
    dead port 2/2 on $mux $procmux$3022.
    dead port 2/2 on $mux $procmux$3024.
    dead port 1/2 on $mux $procmux$3032.
    dead port 1/2 on $mux $procmux$3035.
    dead port 2/2 on $mux $procmux$3037.
    dead port 2/2 on $mux $procmux$3039.
    dead port 1/2 on $mux $procmux$3047.
    dead port 1/2 on $mux $procmux$3050.
    dead port 2/2 on $mux $procmux$3052.
    dead port 2/2 on $mux $procmux$3054.
    dead port 2/2 on $mux $procmux$3062.
    dead port 1/2 on $mux $procmux$3065.
    dead port 2/2 on $mux $procmux$3067.
    dead port 2/2 on $mux $procmux$3069.
    dead port 2/2 on $mux $procmux$3077.
    dead port 1/2 on $mux $procmux$3080.
    dead port 2/2 on $mux $procmux$3082.
    dead port 2/2 on $mux $procmux$3084.
    dead port 2/2 on $mux $procmux$3092.
    dead port 1/2 on $mux $procmux$3095.
    dead port 2/2 on $mux $procmux$3097.
    dead port 2/2 on $mux $procmux$3099.
    dead port 1/2 on $mux $procmux$3107.
    dead port 2/2 on $mux $procmux$3109.
    dead port 2/2 on $mux $procmux$3111.
    dead port 1/2 on $mux $procmux$3119.
    dead port 2/2 on $mux $procmux$3121.
    dead port 2/2 on $mux $procmux$3123.
    dead port 1/2 on $mux $procmux$3131.
    dead port 2/2 on $mux $procmux$3133.
    dead port 2/2 on $mux $procmux$3135.
    dead port 1/2 on $mux $procmux$3143.
    dead port 2/2 on $mux $procmux$3145.
    dead port 2/2 on $mux $procmux$3147.
    dead port 1/2 on $mux $procmux$3155.
    dead port 2/2 on $mux $procmux$3157.
    dead port 2/2 on $mux $procmux$3159.
    dead port 2/2 on $mux $procmux$3167.
    dead port 2/2 on $mux $procmux$3169.
    dead port 2/2 on $mux $procmux$3171.
    dead port 2/2 on $mux $procmux$3179.
    dead port 2/2 on $mux $procmux$3181.
    dead port 2/2 on $mux $procmux$3183.
    dead port 2/2 on $mux $procmux$3190.
    dead port 2/2 on $mux $procmux$3192.
    dead port 2/2 on $mux $procmux$3199.
    dead port 2/2 on $mux $procmux$3201.
    dead port 2/2 on $mux $procmux$3208.
    dead port 2/2 on $mux $procmux$3210.
    dead port 2/2 on $mux $procmux$3217.
    dead port 2/2 on $mux $procmux$3219.
    dead port 2/2 on $mux $procmux$3226.
    dead port 2/2 on $mux $procmux$3228.
    dead port 2/2 on $mux $procmux$3235.
    dead port 2/2 on $mux $procmux$3237.
    dead port 2/2 on $mux $procmux$3243.
    dead port 2/2 on $mux $procmux$3249.
    dead port 2/2 on $mux $procmux$3255.
    dead port 2/2 on $mux $procmux$3261.
    dead port 2/2 on $mux $procmux$3267.
    dead port 1/2 on $mux $procmux$3282.
    dead port 1/2 on $mux $procmux$3285.
    dead port 2/2 on $mux $procmux$3287.
    dead port 2/2 on $mux $procmux$3289.
    dead port 1/2 on $mux $procmux$3298.
    dead port 2/2 on $mux $procmux$3300.
    dead port 2/2 on $mux $procmux$3302.
    dead port 1/2 on $mux $procmux$3311.
    dead port 2/2 on $mux $procmux$3313.
    dead port 2/2 on $mux $procmux$3315.
    dead port 2/2 on $mux $procmux$3323.
    dead port 2/2 on $mux $procmux$3325.
    dead port 2/2 on $mux $procmux$3333.
    dead port 2/2 on $mux $procmux$3335.
    dead port 2/2 on $mux $procmux$3342.
    dead port 2/2 on $mux $procmux$3349.
    dead port 1/2 on $mux $procmux$3357.
    dead port 1/2 on $mux $procmux$3360.
    dead port 2/2 on $mux $procmux$3362.
    dead port 1/2 on $mux $procmux$3370.
    dead port 2/2 on $mux $procmux$3372.
    dead port 1/2 on $mux $procmux$3380.
    dead port 2/2 on $mux $procmux$3382.
    dead port 2/2 on $mux $procmux$3389.
    dead port 2/2 on $mux $procmux$3396.
    dead port 2/2 on $mux $procmux$3403.
    dead port 1/2 on $mux $procmux$3418.
    dead port 1/2 on $mux $procmux$3421.
    dead port 1/2 on $mux $procmux$3424.
    dead port 1/2 on $mux $procmux$3427.
    dead port 1/2 on $mux $procmux$3430.
    dead port 1/2 on $mux $procmux$3433.
    dead port 1/2 on $mux $procmux$3436.
    dead port 2/2 on $mux $procmux$3438.
    dead port 1/2 on $mux $procmux$3446.
    dead port 1/2 on $mux $procmux$3449.
    dead port 1/2 on $mux $procmux$3452.
    dead port 1/2 on $mux $procmux$3455.
    dead port 1/2 on $mux $procmux$3458.
    dead port 1/2 on $mux $procmux$3461.
    dead port 2/2 on $mux $procmux$3463.
    dead port 1/2 on $mux $procmux$3471.
    dead port 1/2 on $mux $procmux$3474.
    dead port 1/2 on $mux $procmux$3477.
    dead port 1/2 on $mux $procmux$3480.
    dead port 1/2 on $mux $procmux$3483.
    dead port 2/2 on $mux $procmux$3485.
    dead port 1/2 on $mux $procmux$3493.
    dead port 1/2 on $mux $procmux$3496.
    dead port 1/2 on $mux $procmux$3499.
    dead port 1/2 on $mux $procmux$3502.
    dead port 2/2 on $mux $procmux$3504.
    dead port 1/2 on $mux $procmux$3512.
    dead port 1/2 on $mux $procmux$3515.
    dead port 1/2 on $mux $procmux$3518.
    dead port 2/2 on $mux $procmux$3520.
    dead port 1/2 on $mux $procmux$3528.
    dead port 1/2 on $mux $procmux$3531.
    dead port 2/2 on $mux $procmux$3533.
    dead port 1/2 on $mux $procmux$3541.
    dead port 2/2 on $mux $procmux$3543.
    dead port 1/2 on $mux $procmux$3559.
    dead port 1/2 on $mux $procmux$3562.
    dead port 2/2 on $mux $procmux$3564.
    dead port 1/2 on $mux $procmux$3573.
    dead port 1/2 on $mux $procmux$3576.
    dead port 2/2 on $mux $procmux$3578.
    dead port 1/2 on $mux $procmux$3588.
    dead port 1/2 on $mux $procmux$3591.
    dead port 2/2 on $mux $procmux$3593.
    dead port 1/2 on $mux $procmux$3596.
    dead port 2/2 on $mux $procmux$3598.
    dead port 1/2 on $mux $procmux$3608.
    dead port 2/2 on $mux $procmux$3610.
    dead port 1/2 on $mux $procmux$3613.
    dead port 2/2 on $mux $procmux$3615.
    dead port 1/2 on $mux $procmux$3625.
    dead port 2/2 on $mux $procmux$3627.
    dead port 1/2 on $mux $procmux$3630.
    dead port 2/2 on $mux $procmux$3632.
    dead port 2/2 on $mux $procmux$3641.
    dead port 1/2 on $mux $procmux$3644.
    dead port 2/2 on $mux $procmux$3646.
    dead port 2/2 on $mux $procmux$3655.
    dead port 1/2 on $mux $procmux$3658.
    dead port 2/2 on $mux $procmux$3660.
    dead port 2/2 on $mux $procmux$3669.
    dead port 1/2 on $mux $procmux$3672.
    dead port 2/2 on $mux $procmux$3674.
    dead port 1/2 on $mux $procmux$3683.
    dead port 2/2 on $mux $procmux$3685.
    dead port 1/2 on $mux $procmux$3694.
    dead port 2/2 on $mux $procmux$3696.
    dead port 1/2 on $mux $procmux$3705.
    dead port 2/2 on $mux $procmux$3707.
    dead port 1/2 on $mux $procmux$3716.
    dead port 2/2 on $mux $procmux$3718.
    dead port 1/2 on $mux $procmux$3727.
    dead port 2/2 on $mux $procmux$3729.
    dead port 1/2 on $mux $procmux$3738.
    dead port 2/2 on $mux $procmux$3740.
    dead port 2/2 on $mux $procmux$3748.
    dead port 2/2 on $mux $procmux$3756.
    dead port 2/2 on $mux $procmux$3764.
    dead port 2/2 on $mux $procmux$3772.
    dead port 2/2 on $mux $procmux$3780.
    dead port 2/2 on $mux $procmux$3788.
    dead port 2/2 on $mux $procmux$3796.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3931.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4085.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4369.
    dead port 1/2 on $mux $procmux$4372.
    dead port 1/2 on $mux $procmux$4375.
    dead port 1/2 on $mux $procmux$4378.
    dead port 1/2 on $mux $procmux$4381.
    dead port 1/2 on $mux $procmux$4384.
    dead port 1/2 on $mux $procmux$4390.
    dead port 1/2 on $mux $procmux$4393.
    dead port 1/2 on $mux $procmux$4396.
    dead port 1/2 on $mux $procmux$4399.
    dead port 1/2 on $mux $procmux$4402.
    dead port 1/2 on $mux $procmux$4408.
    dead port 1/2 on $mux $procmux$4411.
    dead port 1/2 on $mux $procmux$4414.
    dead port 1/2 on $mux $procmux$4417.
    dead port 1/2 on $mux $procmux$4423.
    dead port 1/2 on $mux $procmux$4426.
    dead port 1/2 on $mux $procmux$4429.
    dead port 1/2 on $mux $procmux$4435.
    dead port 1/2 on $mux $procmux$4438.
    dead port 1/2 on $mux $procmux$4444.
    dead port 1/2 on $mux $procmux$4461.
    dead port 1/2 on $mux $procmux$4487.
    dead port 1/2 on $mux $procmux$4510.
    dead port 1/2 on $mux $procmux$4530.
    dead port 1/2 on $mux $procmux$4547.
    dead port 1/2 on $mux $procmux$4608.
    dead port 1/2 on $mux $procmux$4634.
    dead port 1/2 on $mux $procmux$4657.
    dead port 1/2 on $mux $procmux$4677.
    dead port 1/2 on $mux $procmux$4694.
    dead port 1/2 on $mux $procmux$4756.
    dead port 1/2 on $mux $procmux$4779.
    dead port 1/2 on $mux $procmux$4799.
    dead port 1/2 on $mux $procmux$4816.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4931.
    dead port 1/2 on $mux $procmux$4953.
    dead port 2/2 on $mux $procmux$4955.
    dead port 1/2 on $mux $procmux$4965.
    dead port 2/2 on $mux $procmux$4967.
    dead port 2/2 on $mux $procmux$4985.
    dead port 2/2 on $mux $procmux$4994.
    dead port 2/2 on $mux $procmux$5015.
    dead port 2/2 on $mux $procmux$5026.
    dead port 1/2 on $mux $procmux$5038.
    dead port 2/2 on $mux $procmux$5040.
    dead port 1/2 on $mux $procmux$5052.
    dead port 2/2 on $mux $procmux$5054.
    dead port 1/2 on $mux $procmux$5066.
    dead port 2/2 on $mux $procmux$5068.
    dead port 2/2 on $mux $procmux$5104.
    dead port 2/2 on $mux $procmux$5115.
    dead port 2/2 on $mux $procmux$5126.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5292.
    dead port 2/2 on $mux $procmux$5303.
    dead port 2/2 on $mux $procmux$5314.
    dead port 1/2 on $mux $procmux$5326.
    dead port 2/2 on $mux $procmux$5328.
    dead port 2/2 on $mux $procmux$5339.
    dead port 2/2 on $mux $procmux$5230.
    dead port 2/2 on $mux $procmux$5237.
    dead port 2/2 on $mux $procmux$5245.
    dead port 1/2 on $mux $procmux$5254.
    dead port 2/2 on $mux $procmux$5256.
    dead port 1/2 on $mux $procmux$5265.
    dead port 2/2 on $mux $procmux$5267.
    dead port 2/2 on $mux $procmux$5275.
    dead port 2/2 on $mux $procmux$5283.
Removed 380 multiplexer ports.
<suppressed ~166 debug messages>

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
    New ctrl vector for $pmux cell $procmux$2485: { \state [0] \state [10] \state [5] \state [15] \state [3] \state [13] $auto$opt_reduce.cc:134:opt_pmux$6579 \state [2] \state [12] \state [7] \state [17] \state [4] \state [14] \state [9] \state [19] \state [1] \state [11] \state [6] \state [16] }
    New ctrl vector for $pmux cell $procmux$2507: { \state [0] \state [10] \state [12] \state [19] \state [1] \state [6] $auto$opt_reduce.cc:134:opt_pmux$6581 }
    New ctrl vector for $pmux cell $procmux$2598: { \state [15] $auto$opt_reduce.cc:134:opt_pmux$6583 }
    New ctrl vector for $pmux cell $procmux$2610: { \state [15] $auto$opt_reduce.cc:134:opt_pmux$6585 }
    New ctrl vector for $pmux cell $procmux$2887: { \state [13] $auto$opt_reduce.cc:134:opt_pmux$6587 }
    New ctrl vector for $pmux cell $procmux$2507: { \state [0] \state [10] \state [12] \state [6] $auto$opt_reduce.cc:134:opt_pmux$6589 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$6588: { \state [19:13] \state [11] \state [9:7] \state [5:1] }
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
    New ctrl vector for $pmux cell $procmux$3923: { \state [2] $auto$opt_reduce.cc:134:opt_pmux$6591 }
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
    New ctrl vector for $pmux cell $procmux$4113: { $auto$opt_reduce.cc:134:opt_pmux$6593 \state [1] }
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
    New ctrl vector for $pmux cell $procmux$4335: { $auto$opt_reduce.cc:134:opt_pmux$6597 $auto$opt_reduce.cc:134:opt_pmux$6595 }
    New ctrl vector for $pmux cell $procmux$4345: { \state [0] $auto$opt_reduce.cc:134:opt_pmux$6601 $auto$opt_reduce.cc:134:opt_pmux$6599 }
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
    New ctrl vector for $pmux cell $procmux$5156: { \state [0] \state [2] $auto$opt_reduce.cc:134:opt_pmux$6603 }
    New ctrl vector for $pmux cell $procmux$5164: { \state [0] $auto$opt_reduce.cc:134:opt_pmux$6605 }
    New ctrl vector for $pmux cell $procmux$5172: { \state [0] \state [2] $auto$opt_reduce.cc:134:opt_pmux$6607 }
    New ctrl vector for $pmux cell $procmux$5180: { $auto$opt_reduce.cc:134:opt_pmux$6611 $auto$opt_reduce.cc:134:opt_pmux$6609 }
    New ctrl vector for $pmux cell $procmux$5188: { $auto$opt_reduce.cc:134:opt_pmux$6615 $auto$opt_reduce.cc:134:opt_pmux$6613 }
    New ctrl vector for $pmux cell $procmux$5196: { \state [2] $auto$opt_reduce.cc:134:opt_pmux$6617 }
    New ctrl vector for $pmux cell $procmux$5204: { \state [2] $auto$opt_reduce.cc:134:opt_pmux$6619 }
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
    New ctrl vector for $pmux cell $procmux$5364: { $auto$opt_reduce.cc:134:opt_pmux$6623 $auto$opt_reduce.cc:134:opt_pmux$6621 }
    New ctrl vector for $pmux cell $procmux$5372: { $auto$opt_reduce.cc:134:opt_pmux$6627 $auto$opt_reduce.cc:134:opt_pmux$6625 }
    New ctrl vector for $pmux cell $procmux$5380: { $procmux$5246_CMP $auto$opt_reduce.cc:134:opt_pmux$6629 }
  Optimizing cells in module \vblockramcontroller.
Performed a total of 28 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~18 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
<suppressed ~3 debug messages>
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
<suppressed ~6 debug messages>
Finding identical cells in module `\vblockramcontroller'.
<suppressed ~3 debug messages>
Removed a total of 10 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$5437 ($dff) from module boundcontroller (D = \temp_maskcount, Q = \maskcount, rval = 2'00).
Adding SRST signal on $procdff$5436 ($dff) from module boundcontroller (D = \temp_subcount, Q = \subcount, rval = 2'00).
Adding SRST signal on $procdff$5435 ($dff) from module boundcontroller (D = \temp_triDatalatch, Q = \triDatalatch, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$5434 ($dff) from module boundcontroller (D = \temp_count, Q = \count, rval = 14'00000000000000).
Adding SRST signal on $procdff$5433 ($dff) from module boundcontroller (D = \temp_raygroupoutl, Q = \raygroupoutl, rval = 2'00).
Adding SRST signal on $procdff$5432 ($dff) from module boundcontroller (D = \temp_resetcount, Q = \resetcount, rval = 3'000).
Adding SRST signal on $procdff$5431 ($dff) from module boundcontroller (D = \temp_startAddr, Q = \startAddr, rval = 12'000000000000).
Adding SRST signal on $procdff$5430 ($dff) from module boundcontroller (D = \temp_cts, Q = \cts, rval = 1'0).
Adding EN signal on $procdff$5429 ($dff) from module boundcontroller (D = \temp_statepeek, Q = \statepeek).
Adding SRST signal on $procdff$5428 ($dff) from module boundcontroller (D = \temp_passCTSout, Q = \passCTSout, rval = 1'0).
Adding SRST signal on $procdff$5427 ($dff) from module boundcontroller (D = $procmux$606_Y, Q = \resetcnt, rval = 1'0).
Adding SRST signal on $procdff$5426 ($dff) from module boundcontroller (D = \temp_hit3, Q = \hit3, rval = 1'0).
Adding SRST signal on $procdff$5425 ($dff) from module boundcontroller (D = \temp_hit2, Q = \hit2, rval = 1'0).
Adding SRST signal on $procdff$5424 ($dff) from module boundcontroller (D = \temp_hit1, Q = \hit1, rval = 1'0).
Adding SRST signal on $procdff$5423 ($dff) from module boundcontroller (D = \temp_id3, Q = \id3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5422 ($dff) from module boundcontroller (D = \temp_id2, Q = \id2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5421 ($dff) from module boundcontroller (D = \temp_id1, Q = \id1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5420 ($dff) from module boundcontroller (D = \temp_v3, Q = \v3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5419 ($dff) from module boundcontroller (D = \temp_v2, Q = \v2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5418 ($dff) from module boundcontroller (D = \temp_v1, Q = \v1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5417 ($dff) from module boundcontroller (D = \temp_u3, Q = \u3, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5416 ($dff) from module boundcontroller (D = \temp_u2, Q = \u2, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5415 ($dff) from module boundcontroller (D = \temp_u1, Q = \u1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5414 ($dff) from module boundcontroller (D = \temp_t3, Q = \t3, rval = 0).
Adding SRST signal on $procdff$5413 ($dff) from module boundcontroller (D = \temp_t2, Q = \t2, rval = 0).
Adding SRST signal on $procdff$5412 ($dff) from module boundcontroller (D = \temp_t1, Q = \t1, rval = 0).
Adding SRST signal on $procdff$5411 ($dff) from module boundcontroller (D = \temp_addrindvalid, Q = \addrindvalid, rval = 1'0).
Adding SRST signal on $procdff$5410 ($dff) from module boundcontroller (D = \temp_addrind, Q = \addrind, rval = 10'0000000000).
Adding SRST signal on $procdff$5409 ($dff) from module boundcontroller (D = \temp_lack, Q = \lack, rval = 1'0).
Adding SRST signal on $procdff$5408 ($dff) from module boundcontroller (D = \temp_hitmask, Q = \hitmask, rval = 3'001).
Adding SRST signal on $procdff$5407 ($dff) from module boundcontroller (D = \temp_boundNodeIDout, Q = \boundNodeIDout, rval = 10'0000000000).
Adding SRST signal on $procdff$5406 ($dff) from module boundcontroller (D = \temp_baseaddress, Q = \baseaddress, rval = 2'00).
Adding SRST signal on $procdff$5405 ($dff) from module boundcontroller (D = \temp_l0reset, Q = \l0reset, rval = 1'0).
Adding SRST signal on $procdff$5404 ($dff) from module boundcontroller (D = \temp_busy, Q = \busy, rval = 1'0).
Adding SRST signal on $procdff$5402 ($dff) from module boundcontroller (D = \temp_tladdrvalid, Q = \tladdrvalid, rval = 1'0).
Adding SRST signal on $procdff$5401 ($dff) from module boundcontroller (D = \temp_tladdr, Q = \tladdr, rval = 18'000000000000000000).
Adding SRST signal on $procdff$5400 ($dff) from module boundcontroller (D = \temp_triID, Q = \triID, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5399 ($dff) from module boundcontroller (D = \temp_triIDvalid, Q = \triIDvalid, rval = 1'0).
Adding SRST signal on $procdff$5398 ($dff) from module boundcontroller (D = \temp_addr, Q = \addr, rval = 12'000000000000).
Adding SRST signal on $procdff$5446 ($dff) from module listhandler (D = \temp_lvempty, Q = \lvempty, rval = 3'001).
Adding SRST signal on $procdff$5445 ($dff) from module listhandler (D = \temp_offset2, Q = \offset2, rval = 3'000).
Adding SRST signal on $procdff$5444 ($dff) from module listhandler (D = \temp_offset1, Q = \offset1, rval = 3'000).
Adding SRST signal on $procdff$5443 ($dff) from module listhandler (D = \temp_offset0, Q = \offset0, rval = 3'000).
Adding SRST signal on $procdff$5442 ($dff) from module listhandler (D = \temp_writelevel, Q = \writelevel, rval = 2'00).
Adding SRST signal on $procdff$5441 ($dff) from module listhandler (D = \temp_readlevel, Q = \readlevel, rval = 2'00).
Adding EN signal on $procdff$5440 ($dff) from module listhandler (D = \temp_peekstate, Q = \peekstate).
Adding SRST signal on $procdff$5439 ($dff) from module listhandler (D = \temp_busy, Q = \busy, rval = 1'0).
Adding SRST signal on $procdff$5448 ($dff) from module onlyonecycle (D = \temp_count, Q = \count, rval = 1'0).
Adding SRST signal on $procdff$5451 ($dff) from module paj_boundtop_hierarchy_no_mem (D = $procmux$3945_Y, Q = \peeklatch, rval = 104'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6678 ($sdff) from module paj_boundtop_hierarchy_no_mem (D = \peekdata, Q = \peeklatch).
Adding SRST signal on $procdff$5450 ($dff) from module paj_boundtop_hierarchy_no_mem (D = $procmux$3940_Y, Q = \reset, rval = 1'0).
Adding SRST signal on $procdff$5449 ($dff) from module paj_boundtop_hierarchy_no_mem (D = \resultid, Q = \oldresultid, rval = 2'00).
Adding SRST signal on $procdff$5459 ($dff) from module rayinterface (D = \rgAddrValid, Q = \rgAddrValidl, rval = 1'0).
Adding SRST signal on $procdff$5458 ($dff) from module rayinterface (D = \rgWE, Q = \rgWEl, rval = 3'000).
Adding SRST signal on $procdff$5457 ($dff) from module rayinterface (D = \rgAddr, Q = \rgAddrl, rval = 4'0000).
Adding SRST signal on $procdff$5456 ($dff) from module rayinterface (D = \rgData, Q = \rgDatal, rval = 0).
Adding SRST signal on $procdff$5455 ($dff) from module rayinterface (D = $procmux$3992_Y, Q = \rgDone, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6686 ($sdff) from module rayinterface (D = $procmux$3992_Y, Q = \rgDone).
Adding SRST signal on $procdff$5454 ($dff) from module rayinterface (D = $procmux$3981_Y, Q = \raywe, rval = 3'000).
Adding SRST signal on $procdff$5453 ($dff) from module rayinterface (D = $procmux$4001_Y, Q = \rayaddr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$6695 ($sdff) from module rayinterface (D = $procmux$4001_Y, Q = \rayaddr).
Adding SRST signal on $procdff$5452 ($dff) from module rayinterface (D = $procmux$3963_Y, Q = \raydata [0], rval = 1'0).
Adding SRST signal on $procdff$5452 ($dff) from module rayinterface (D = $procmux$3951_Y, Q = \raydata [31:1], rval = 31'0000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6700 ($sdff) from module rayinterface (D = \rgDatal [31:1], Q = \raydata [31:1]).
Adding EN signal on $auto$ff.cc:266:slice$6699 ($sdff) from module rayinterface (D = $procmux$3963_Y, Q = \raydata [0]).
Adding SRST signal on $procdff$5461 ($dff) from module resultcounter (D = $procmux$4009_Y, Q = \curr, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$6707 ($sdff) from module resultcounter (D = \resultID, Q = \curr).
Adding SRST signal on $procdff$5460 ($dff) from module resultcounter (D = $procmux$4014_Y, Q = \count, rval = 4'1000).
Adding EN signal on $auto$ff.cc:266:slice$6709 ($sdff) from module resultcounter (D = $sub$boundtop.v:2819$508_Y [3:0], Q = \count).
Adding SRST signal on $procdff$5479 ($dff) from module resultinterface (D = \temp_hit3b, Q = \hit3b, rval = 1'0).
Adding SRST signal on $procdff$5478 ($dff) from module resultinterface (D = \temp_hit2b, Q = \hit2b, rval = 1'0).
Adding SRST signal on $procdff$5477 ($dff) from module resultinterface (D = \temp_hit1b, Q = \hit1b, rval = 1'0).
Adding SRST signal on $procdff$5476 ($dff) from module resultinterface (D = \temp_id3b, Q = \id3b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5475 ($dff) from module resultinterface (D = \temp_id2b, Q = \id2b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5474 ($dff) from module resultinterface (D = \temp_id1b, Q = \id1b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5473 ($dff) from module resultinterface (D = \temp_v3b, Q = \v3b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5472 ($dff) from module resultinterface (D = \temp_v2b, Q = \v2b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5471 ($dff) from module resultinterface (D = \temp_v1b, Q = \v1b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5470 ($dff) from module resultinterface (D = \temp_u3b, Q = \u3b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5469 ($dff) from module resultinterface (D = \temp_u2b, Q = \u2b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5468 ($dff) from module resultinterface (D = \temp_u1b, Q = \u1b, rval = 16'0000000000000000).
Adding SRST signal on $procdff$5467 ($dff) from module resultinterface (D = \temp_t3b, Q = \t3b, rval = 0).
Adding SRST signal on $procdff$5466 ($dff) from module resultinterface (D = \temp_t2b, Q = \t2b, rval = 0).
Adding SRST signal on $procdff$5465 ($dff) from module resultinterface (D = \temp_t1b, Q = \t1b, rval = 0).
Adding SRST signal on $procdff$5464 ($dff) from module resultinterface (D = \temp_resultID, Q = \resultID, rval = 2'00).
Adding SRST signal on $procdff$5463 ($dff) from module resultinterface (D = \temp_newdata, Q = \newdata, rval = 1'0).
Adding EN signal on $procdff$5493 ($dff) from module resulttransmit (D = \valid10, Q = \valid10d).
Adding EN signal on $procdff$5492 ($dff) from module resulttransmit (D = \valid01, Q = \valid01d).
Adding SRST signal on $procdff$5491 ($dff) from module resulttransmit (D = $procmux$4252_Y, Q = \pending10, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6730 ($sdff) from module resulttransmit (D = 1'1, Q = \pending10).
Adding SRST signal on $procdff$5490 ($dff) from module resulttransmit (D = $procmux$4257_Y, Q = \pending01, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6732 ($sdff) from module resulttransmit (D = 1'1, Q = \pending01).
Adding EN signal on $procdff$5489 ($dff) from module resulttransmit (D = \hit10c, Q = \hit10cl).
Adding EN signal on $procdff$5488 ($dff) from module resulttransmit (D = \hit10b, Q = \hit10bl).
Adding EN signal on $procdff$5487 ($dff) from module resulttransmit (D = \hit10a, Q = \hit10al).
Adding EN signal on $procdff$5486 ($dff) from module resulttransmit (D = \hit01c, Q = \hit01cl).
Adding EN signal on $procdff$5485 ($dff) from module resulttransmit (D = \hit01b, Q = \hit01bl).
Adding EN signal on $procdff$5484 ($dff) from module resulttransmit (D = \hit01a, Q = \hit01al).
Adding SRST signal on $procdff$5482 ($dff) from module resulttransmit (D = \temp_rgResultSource, Q = \rgResultSource, rval = 2'00).
Adding SRST signal on $procdff$5481 ($dff) from module resulttransmit (D = \temp_rgResultReady, Q = \rgResultReady, rval = 1'0).
Adding SRST signal on $procdff$5480 ($dff) from module resulttransmit (D = \temp_rgResultData, Q = \rgResultData, rval = 0).
Adding SRST signal on $procdff$5499 ($dff) from module sortedstack (D = $procmux$4827_Y, Q = \key3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6767 ($sdff) from module sortedstack (D = $procmux$4825_Y, Q = \key3).
Adding SRST signal on $procdff$5498 ($dff) from module sortedstack (D = $procmux$4841_Y, Q = \key2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6773 ($sdff) from module sortedstack (D = $procmux$4839_Y, Q = \key2).
Adding SRST signal on $procdff$5497 ($dff) from module sortedstack (D = $procmux$4852_Y, Q = \key1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6779 ($sdff) from module sortedstack (D = $procmux$4850_Y, Q = \key1).
Adding SRST signal on $procdff$5496 ($dff) from module sortedstack (D = $procmux$4860_Y, Q = \key0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6785 ($sdff) from module sortedstack (D = \keyin, Q = \key0).
Adding SRST signal on $procdff$5495 ($dff) from module sortedstack (D = $procmux$4874_Y, Q = \data2, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6789 ($sdff) from module sortedstack (D = $procmux$4872_Y, Q = \data2).
Adding SRST signal on $procdff$5494 ($dff) from module sortedstack (D = $procmux$4885_Y, Q = \data1, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6795 ($sdff) from module sortedstack (D = $procmux$4883_Y, Q = \data1).
Adding SRST signal on $procdff$5517 ($dff) from module sortedstack (D = $procmux$4472_Y, Q = \full7, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6801 ($sdff) from module sortedstack (D = $procmux$4470_Y, Q = \full7).
Adding SRST signal on $procdff$5516 ($dff) from module sortedstack (D = $procmux$4498_Y, Q = \full6, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6807 ($sdff) from module sortedstack (D = $procmux$4496_Y, Q = \full6).
Adding SRST signal on $procdff$5515 ($dff) from module sortedstack (D = $procmux$4521_Y, Q = \full5, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6813 ($sdff) from module sortedstack (D = $procmux$4519_Y, Q = \full5).
Adding SRST signal on $procdff$5514 ($dff) from module sortedstack (D = $procmux$4541_Y, Q = \full4, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6819 ($sdff) from module sortedstack (D = $procmux$4539_Y, Q = \full4).
Adding SRST signal on $procdff$5513 ($dff) from module sortedstack (D = $procmux$4558_Y, Q = \full3, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6825 ($sdff) from module sortedstack (D = $procmux$4556_Y, Q = \full3).
Adding SRST signal on $procdff$5512 ($dff) from module sortedstack (D = $procmux$4572_Y, Q = \full2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6831 ($sdff) from module sortedstack (D = $procmux$4570_Y, Q = \full2).
Adding SRST signal on $procdff$5511 ($dff) from module sortedstack (D = $procmux$4583_Y, Q = \full1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6837 ($sdff) from module sortedstack (D = $procmux$4581_Y, Q = \full1).
Adding SRST signal on $procdff$5510 ($dff) from module sortedstack (D = $procmux$4591_Y, Q = \full0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$6843 ($sdff) from module sortedstack (D = 1'1, Q = \full0).
Adding SRST signal on $procdff$5509 ($dff) from module sortedstack (D = $procmux$4619_Y, Q = \data7, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6847 ($sdff) from module sortedstack (D = $procmux$4617_Y, Q = \data7).
Adding SRST signal on $procdff$5508 ($dff) from module sortedstack (D = $procmux$4645_Y, Q = \data6, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6853 ($sdff) from module sortedstack (D = $procmux$4643_Y, Q = \data6).
Adding SRST signal on $procdff$5507 ($dff) from module sortedstack (D = $procmux$4668_Y, Q = \data5, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6859 ($sdff) from module sortedstack (D = $procmux$4666_Y, Q = \data5).
Adding SRST signal on $procdff$5506 ($dff) from module sortedstack (D = $procmux$4688_Y, Q = \data4, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6865 ($sdff) from module sortedstack (D = $procmux$4686_Y, Q = \data4).
Adding SRST signal on $procdff$5505 ($dff) from module sortedstack (D = $procmux$4705_Y, Q = \data3, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6871 ($sdff) from module sortedstack (D = $procmux$4703_Y, Q = \data3).
Adding SRST signal on $procdff$5504 ($dff) from module sortedstack (D = $procmux$4713_Y, Q = \data0, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$6877 ($sdff) from module sortedstack (D = \datain, Q = \data0).
Adding SRST signal on $procdff$5502 ($dff) from module sortedstack (D = $procmux$4767_Y, Q = \key6, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6881 ($sdff) from module sortedstack (D = $procmux$4765_Y, Q = \key6).
Adding SRST signal on $procdff$5501 ($dff) from module sortedstack (D = $procmux$4790_Y, Q = \key5, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6887 ($sdff) from module sortedstack (D = $procmux$4788_Y, Q = \key5).
Adding SRST signal on $procdff$5500 ($dff) from module sortedstack (D = $procmux$4810_Y, Q = \key4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$6893 ($sdff) from module sortedstack (D = $procmux$4808_Y, Q = \key4).
Adding EN signal on $procdff$5520 ($dff) from module spram (D = \mem1, Q = \mem2).
Adding EN signal on $procdff$5519 ($dff) from module spram (D = $add$boundtop.v:2785$497_Y, Q = \mem1).
Setting constant 0-bit at position 0 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 1 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 2 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 3 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 4 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 5 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 6 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 7 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 8 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 9 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 10 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 11 on $procdff$5518 ($dff) from module spram.
Setting constant 0-bit at position 12 on $procdff$5518 ($dff) from module spram.
Adding SRST signal on $procdff$5525 ($dff) from module sramcontroller (D = \temp_waddress, Q = \waddress, rval = 18'000000000000000000).
Adding SRST signal on $procdff$5524 ($dff) from module sramcontroller (D = \temp_datavalid, Q = \datavalid, rval = 1'0).
Adding EN signal on $procdff$5523 ($dff) from module sramcontroller (D = \temp_statepeek, Q = \statepeek).
Adding SRST signal on $procdff$5521 ($dff) from module sramcontroller (D = \temp_data, Q = \data, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $procdff$5527 ($dff) from module vblockramcontroller (D = \next_state, Q = \state, rval = 3'000).
Adding SRST signal on $procdff$5526 ($dff) from module vblockramcontroller (D = \temp_data, Q = \data, rval = 0).
Adding SRST signal on $procdff$5529 ($dff) from module vblockramcontroller (D = \temp_waddr, Q = \waddr, rval = 10'0000000000).
Adding SRST signal on $procdff$5528 ($dff) from module vblockramcontroller (D = \temp_datavalid, Q = \datavalid, rval = 1'0).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 167 unused cells and 1217 unused wires.
<suppressed ~180 debug messages>

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
<suppressed ~3 debug messages>
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
<suppressed ~20 debug messages>
Optimizing module spram.
<suppressed ~1 debug messages>
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

11.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
    New ctrl vector for $pmux cell $procmux$2444: { \state [0] \state [10] \state [8] \state [19] \state [1] $auto$opt_reduce.cc:134:opt_pmux$6912 \state [6] $auto$opt_reduce.cc:134:opt_pmux$6910 }
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 1 changes.

11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~3 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
<suppressed ~6 debug messages>
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
<suppressed ~30 debug messages>
Finding identical cells in module `\sortedstack'.
<suppressed ~90 debug messages>
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 43 cells.

11.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 0 unused cells and 44 unused wires.
<suppressed ~6 debug messages>

11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

11.16. Rerunning OPT passes. (Maybe there is more to do..)

11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~148 debug messages>

11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 0 cells.

11.20. Executing OPT_DFF pass (perform DFF optimizations).

11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..

11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

11.23. Finished OPT passes. (There is nothing left to do.)

12. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 bits (of 32) from port Y of cell boundcontroller.$sub$boundtop.v:884$134 ($sub).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$ge$boundtop.v:884$135 ($ge).
Removed top 26 bits (of 32) from port B of cell boundcontroller.$ne$boundtop.v:884$137 ($ne).
Removed top 26 bits (of 32) from port B of cell boundcontroller.$ne$boundtop.v:897$141 ($ne).
Removed top 26 bits (of 32) from port B of cell boundcontroller.$eq$boundtop.v:905$146 ($eq).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$add$boundtop.v:925$147 ($add).
Removed top 20 bits (of 32) from port Y of cell boundcontroller.$add$boundtop.v:925$147 ($add).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$add$boundtop.v:932$149 ($add).
Removed top 29 bits (of 32) from port Y of cell boundcontroller.$add$boundtop.v:932$149 ($add).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$add$boundtop.v:1041$176 ($add).
Removed top 30 bits (of 32) from port Y of cell boundcontroller.$add$boundtop.v:1041$176 ($add).
Removed top 1 bits (of 12) from port B of cell boundcontroller.$add$boundtop.v:1048$177 ($add).
Removed top 1 bits (of 15) from port A of cell boundcontroller.$add$boundtop.v:1052$178 ($add).
Removed top 3 bits (of 15) from port Y of cell boundcontroller.$add$boundtop.v:1052$178 ($add).
Removed top 2 bits (of 14) from port A of cell boundcontroller.$add$boundtop.v:1052$178 ($add).
Removed top 3 bits (of 15) from port B of cell boundcontroller.$add$boundtop.v:1052$178 ($add).
Removed top 25 bits (of 32) from port B of cell boundcontroller.$sub$boundtop.v:1061$187 ($sub).
Removed top 22 bits (of 32) from port Y of cell boundcontroller.$sub$boundtop.v:1061$187 ($sub).
Removed top 13 bits (of 14) from port B of cell boundcontroller.$eq$boundtop.v:1092$191 ($eq).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$add$boundtop.v:1116$203 ($add).
Removed top 14 bits (of 32) from port Y of cell boundcontroller.$add$boundtop.v:1116$203 ($add).
Removed top 1 bits (of 2) from port B of cell boundcontroller.$eq$boundtop.v:1133$205 ($eq).
Removed top 1 bits (of 2) from port B of cell boundcontroller.$eq$boundtop.v:1160$211 ($eq).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$sub$boundtop.v:1172$213 ($sub).
Removed top 18 bits (of 32) from port Y of cell boundcontroller.$sub$boundtop.v:1172$213 ($sub).
Removed top 13 bits (of 14) from port B of cell boundcontroller.$ne$boundtop.v:1173$214 ($ne).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$sub$boundtop.v:1201$217 ($sub).
Removed top 30 bits (of 32) from port Y of cell boundcontroller.$sub$boundtop.v:1201$217 ($sub).
Removed top 31 bits (of 32) from port B of cell boundcontroller.$add$boundtop.v:1209$220 ($add).
Removed top 30 bits (of 32) from port Y of cell boundcontroller.$add$boundtop.v:1209$220 ($add).
Removed top 1 bits (of 2) from port B of cell boundcontroller.$lt$boundtop.v:1233$232 ($lt).
Removed top 1 bits (of 2) from port B of cell boundcontroller.$eq$boundtop.v:1259$242 ($eq).
Removed top 1 bits (of 2) from port B of cell boundcontroller.$auto$fsm_map.cc:77:implement_pattern_cache$6312 ($eq).
Removed top 1 bits (of 3) from port B of cell boundcontroller.$auto$fsm_map.cc:77:implement_pattern_cache$6180 ($eq).
Removed top 1 bits (of 3) from port B of cell boundcontroller.$auto$fsm_map.cc:77:implement_pattern_cache$6169 ($eq).
Removed top 30 bits (of 32) from wire boundcontroller.$add$boundtop.v:1041$176_Y.
Removed top 20 bits (of 32) from wire boundcontroller.$add$boundtop.v:925$147_Y.
Removed top 5 bits (of 20) from wire boundcontroller.$auto$fsm_map.cc:170:map_fsm$6156.
Removed top 1 bits (of 2) from port B of cell listhandler.$eq$boundtop.v:2509$436 ($eq).
Removed top 1 bits (of 2) from port B of cell listhandler.$eq$boundtop.v:2600$451 ($eq).
Removed top 31 bits (of 32) from port B of cell listhandler.$add$boundtop.v:2613$454 ($add).
Removed top 30 bits (of 32) from port Y of cell listhandler.$add$boundtop.v:2613$454 ($add).
Removed top 2 bits (of 3) from port B of cell listhandler.$eq$boundtop.v:2625$456 ($eq).
Removed top 1 bits (of 3) from port B of cell listhandler.$eq$boundtop.v:2629$457 ($eq).
Removed top 1 bits (of 3) from port B of cell listhandler.$eq$boundtop.v:2633$458 ($eq).
Removed top 31 bits (of 32) from port B of cell listhandler.$add$boundtop.v:2669$465 ($add).
Removed top 29 bits (of 32) from port Y of cell listhandler.$add$boundtop.v:2669$465 ($add).
Removed top 31 bits (of 32) from port B of cell listhandler.$add$boundtop.v:2674$467 ($add).
Removed top 29 bits (of 32) from port Y of cell listhandler.$add$boundtop.v:2674$467 ($add).
Removed top 31 bits (of 32) from port B of cell listhandler.$add$boundtop.v:2678$469 ($add).
Removed top 29 bits (of 32) from port Y of cell listhandler.$add$boundtop.v:2678$469 ($add).
Removed top 1 bits (of 2) from mux cell listhandler.$procmux$2941 ($mux).
Removed top 1 bits (of 2) from wire listhandler.$10\temp_readlevel[1:0].
Removed top 30 bits (of 32) from wire listhandler.$add$boundtop.v:2613$454_Y.
Removed top 29 bits (of 32) from wire listhandler.$add$boundtop.v:2674$467_Y.
Removed top 31 bits (of 32) from port B of cell onlyonecycle.$sub$boundtop.v:1430$302 ($sub).
Removed top 31 bits (of 32) from port Y of cell onlyonecycle.$sub$boundtop.v:1430$302 ($sub).
Removed top 31 bits (of 32) from wire onlyonecycle.$sub$boundtop.v:1430$302_Y.
Removed top 1 bits (of 2) from port B of cell paj_boundtop_hierarchy_no_mem.$eq$boundtop.v:239$50 ($eq).
Removed top 1 bits (of 2) from port B of cell paj_boundtop_hierarchy_no_mem.$eq$boundtop.v:255$62 ($eq).
Removed top 31 bits (of 32) from port B of cell resultcounter.$sub$boundtop.v:2819$508 ($sub).
Removed top 28 bits (of 32) from port Y of cell resultcounter.$sub$boundtop.v:2819$508 ($sub).
Removed top 28 bits (of 32) from wire resultcounter.$sub$boundtop.v:2819$508_Y.
Removed top 1 bits (of 2) from port B of cell resultinterface.$auto$fsm_map.cc:77:implement_pattern_cache$6467 ($eq).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2210$352 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2211$355 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2212$358 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2213$361 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2214$364 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2215$367 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2216$370 ($mux).
Removed top 19 bits (of 32) from mux cell sortedstack.$ternary$boundtop.v:2217$373 ($mux).
Removed top 2 bits (of 3) from port B of cell sortedstack.$eq$boundtop.v:2319$401 ($eq).
Removed top 1 bits (of 3) from port B of cell sortedstack.$eq$boundtop.v:2343$402 ($eq).
Removed top 2 bits (of 3) from mux cell sortedstack.$procmux$4366 ($mux).
Removed top 1 bits (of 3) from mux cell sortedstack.$procmux$4387 ($mux).
Removed top 1 bits (of 3) from mux cell sortedstack.$procmux$4405 ($mux).
Removed top 1 bits (of 3) from wire sortedstack.$5\location[2:0].
Removed top 1 bits (of 3) from wire sortedstack.$6\location[2:0].
Removed top 2 bits (of 3) from wire sortedstack.$7\location[2:0].
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2210$352_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2211$355_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2212$358_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2213$361_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2214$364_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2215$367_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2216$370_Y.
Removed top 19 bits (of 32) from wire sortedstack.$ternary$boundtop.v:2217$373_Y.
Removed top 31 bits (of 32) from port B of cell sramcontroller.$add$boundtop.v:1822$335 ($add).
Removed top 14 bits (of 32) from port Y of cell sramcontroller.$add$boundtop.v:1822$335 ($add).
Removed top 14 bits (of 32) from wire sramcontroller.$add$boundtop.v:1822$335_Y.
Removed top 31 bits (of 32) from port B of cell vblockramcontroller.$add$boundtop.v:1592$319 ($add).
Removed top 22 bits (of 32) from port Y of cell vblockramcontroller.$add$boundtop.v:1592$319 ($add).
Removed top 2 bits (of 3) from mux cell vblockramcontroller.$procmux$5235 ($mux).
Removed top 1 bits (of 3) from port B of cell vblockramcontroller.$procmux$5238_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell vblockramcontroller.$procmux$5246_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell vblockramcontroller.$procmux$5290 ($mux).
Removed top 2 bits (of 3) from port B of cell vblockramcontroller.$procmux$5293_CMP0 ($eq).
Removed top 1 bits (of 3) from wire vblockramcontroller.$4\next_state[2:0].
Removed top 2 bits (of 3) from wire vblockramcontroller.$6\next_state[2:0].
Removed top 22 bits (of 32) from wire vblockramcontroller.$add$boundtop.v:1592$319_Y.

13. Executing PEEPOPT pass (run peephole optimizers).

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 0 unused cells and 30 unused wires.
<suppressed ~7 debug messages>

15. Executing SHARE pass (SAT-based resource sharing).

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
<suppressed ~2 debug messages>
Optimizing module boundcontroller.
<suppressed ~129 debug messages>
Optimizing module listhandler.
<suppressed ~73 debug messages>
Optimizing module onlyonecycle.
<suppressed ~4 debug messages>
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~4 debug messages>
Optimizing module rayinterface.
<suppressed ~4 debug messages>
Optimizing module resultcounter.
Optimizing module resultinterface.
<suppressed ~18 debug messages>
Optimizing module resulttransmit.
<suppressed ~3 debug messages>
Optimizing module sortedstack.
<suppressed ~27 debug messages>
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
<suppressed ~27 debug messages>
Optimizing module vblockramcontroller.
<suppressed ~17 debug messages>

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~12 debug messages>
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
<suppressed ~33 debug messages>
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 15 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
    New input vector for $reduce_or cell $auto$opt_expr.cc:2126:replace_const_cells$6936: { $sub$boundtop.v:884$134_Y [31] $sub$boundtop.v:884$134_Y [11:0] }
    New ctrl vector for $pmux cell $procmux$2444: $auto$opt_reduce.cc:134:opt_pmux$6938
    New ctrl vector for $pmux cell $procmux$2574: $auto$opt_reduce.cc:134:opt_pmux$6940
    New ctrl vector for $pmux cell $procmux$2586: $auto$opt_reduce.cc:134:opt_pmux$6942
    New ctrl vector for $pmux cell $procmux$2705: { $auto$opt_reduce.cc:134:opt_pmux$6944 \state [19] }
    New ctrl vector for $pmux cell $procmux$2715: $auto$opt_reduce.cc:134:opt_pmux$6946
    Consolidated identical input bits for $mux cell $procmux$2830:
      Old ports: A=10'0000000000, B={ \lboundNodeID [6:0] 3'000 }, Y=\temp_boundNodeIDout
      New ports: A=7'0000000, B=\lboundNodeID [6:0], Y=\temp_boundNodeIDout [9:3]
      New connections: \temp_boundNodeIDout [2:0] = 3'000
    Consolidated identical input bits for $mux cell $procmux$2844:
      Old ports: A=12'000000000000, B=$add$boundtop.v:1052$178_Y [11:0], Y=\temp_startAddr
      New ports: A=8'00000000, B={ $add$boundtop.v:1052$178_Y [11:5] \lboundNodeID [0] }, Y=\temp_startAddr [11:4]
      New connections: \temp_startAddr [3:0] = 4'0000
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$6937: { \state [18] \state [16] \state [11:10] \state [2:1] }
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
    Consolidated identical input bits for $mux cell $procmux$3116:
      Old ports: A=$8\temp_readlevel[1:0], B=2'00, Y=$6\temp_readlevel[1:0]
      New ports: A=$10\temp_readlevel[1:0], B=1'0, Y=$6\temp_readlevel[1:0] [0]
      New connections: $6\temp_readlevel[1:0] [1] = 1'0
    New ctrl vector for $pmux cell $procmux$3832: $auto$opt_reduce.cc:134:opt_pmux$6948
    New ctrl vector for $pmux cell $procmux$3837: $auto$opt_reduce.cc:134:opt_pmux$6950
    New ctrl vector for $pmux cell $procmux$3842: $auto$opt_reduce.cc:134:opt_pmux$6952
    Consolidated identical input bits for $pmux cell $procmux$3856:
      Old ports: A=3'001, B=6'000111, Y=\temp_lvempty
      New ports: A=2'01, B=4'0011, Y=\temp_lvempty [1:0]
      New connections: \temp_lvempty [2] = \temp_lvempty [1]
    New ctrl vector for $pmux cell $procmux$3861: $auto$opt_reduce.cc:134:opt_pmux$6954
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
    New ctrl vector for $pmux cell $procmux$5156: $auto$opt_reduce.cc:134:opt_pmux$6603
    Consolidated identical input bits for $mux cell $procmux$5164:
      Old ports: A=2'01, B=2'11, Y=\tm3_sram_oe
      New ports: A=1'0, B=1'1, Y=\tm3_sram_oe [1]
      New connections: \tm3_sram_oe [0] = 1'1
    Consolidated identical input bits for $pmux cell $procmux$5172:
      Old ports: A=$2\tm3_sram_addr[18:0], B={ 1'0 \waddress 19'0000000000000000000 }, Y=\tm3_sram_addr
      New ports: A=\addr, B={ \waddress 18'000000000000000000 }, Y=\tm3_sram_addr [17:0]
      New connections: \tm3_sram_addr [18] = 1'0
    Consolidated identical input bits for $mux cell $procmux$5204:
      Old ports: A=8'00000000, B=8'11111111, Y=\tm3_sram_we
      New ports: A=1'0, B=1'1, Y=\tm3_sram_we [0]
      New connections: \tm3_sram_we [7:1] = { \tm3_sram_we [0] \tm3_sram_we [0] \tm3_sram_we [0] \tm3_sram_we [0] \tm3_sram_we [0] \tm3_sram_we [0] \tm3_sram_we [0] }
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
    Consolidated identical input bits for $mux cell $procmux$5228:
      Old ports: A=3'000, B=3'100, Y=$8\next_state[2:0]
      New ports: A=1'0, B=1'1, Y=$8\next_state[2:0] [2]
      New connections: $8\next_state[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$5323:
      Old ports: A=3'000, B=3'101, Y=$3\next_state[2:0]
      New ports: A=1'0, B=1'1, Y=$3\next_state[2:0] [0]
      New connections: $3\next_state[2:0] [2:1] = { $3\next_state[2:0] [0] 1'0 }
  Optimizing cells in module \vblockramcontroller.
    Consolidated identical input bits for $mux cell $procmux$5337:
      Old ports: A=$3\next_state[2:0], B=3'001, Y=$2\next_state[2:0]
      New ports: A={ $3\next_state[2:0] [0] $3\next_state[2:0] [0] }, B=2'01, Y={ $2\next_state[2:0] [2] $2\next_state[2:0] [0] }
      New connections: $2\next_state[2:0] [1] = 1'0
  Optimizing cells in module \vblockramcontroller.
Performed a total of 22 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
<suppressed ~9 debug messages>
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 3 cells.

16.6. Executing OPT_SHARE pass.

16.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$6666 ($sdff) from module boundcontroller (D = $2\temp_triID[15:0] [15:12], Q = \triID [15:12], rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$6661 ($sdff) from module boundcontroller (D = $add$boundtop.v:1041$176_Y, Q = \baseaddress, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$6660 ($sdff) from module boundcontroller (D = \lboundNodeID [6:0], Q = \boundNodeIDout [9:3], rval = 7'0000000).
Adding SRST signal on $auto$ff.cc:266:slice$6636 ($sdff) from module boundcontroller (D = { $add$boundtop.v:1052$178_Y [11:5] \lboundNodeID [0] }, Q = \startAddr [11:4], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$6635 ($sdff) from module boundcontroller (D = $add$boundtop.v:932$149_Y [1:0], Q = \resetcount [1:0], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$6631 ($sdff) from module boundcontroller (D = $2\temp_subcount[1:0] [0], Q = \subcount [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$6630 ($sdff) from module boundcontroller (D = $add$boundtop.v:1209$220_Y [1:0], Q = \maskcount, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$6676 ($sdff) from module listhandler (D = $2\temp_busy[0:0], Q = \busy, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$6672 ($sdff) from module listhandler (D = $add$boundtop.v:2669$465_Y [2:0], Q = \offset0, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$6671 ($sdff) from module listhandler (D = $add$boundtop.v:2674$467_Y, Q = \offset1, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$6670 ($sdff) from module listhandler (D = $add$boundtop.v:2678$469_Y [2:0], Q = \offset2, rval = 3'000).

16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 52 unused cells and 231 unused wires.
<suppressed ~70 debug messages>

16.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
<suppressed ~22 debug messages>
Optimizing module listhandler.
<suppressed ~1 debug messages>
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
<suppressed ~1 debug messages>
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
<suppressed ~3 debug messages>
Optimizing module vblockramcontroller.
<suppressed ~3 debug messages>

16.10. Rerunning OPT passes. (Maybe there is more to do..)

16.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

16.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$6995: { \state [2:1] \globalreset }
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 1 changes.

16.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
<suppressed ~18 debug messages>
Finding identical cells in module `\listhandler'.
<suppressed ~12 debug messages>
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 10 cells.

16.14. Executing OPT_SHARE pass.

16.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6659 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$6659 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6971 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6971 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$6971 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6977 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6977 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$6977 ($sdff) from module boundcontroller.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$6977 ($sdff) from module boundcontroller.
Adding SRST signal on $auto$ff.cc:266:slice$6674 ($sdff) from module listhandler (D = \writelevel [1], Q = \readlevel [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$6673 ($sdff) from module listhandler (D = $3\temp_writelevel[1:0], Q = \writelevel, rval = 2'00).

16.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 1 unused cells and 18 unused wires.
<suppressed ~6 debug messages>

16.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
<suppressed ~5 debug messages>
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

16.18. Rerunning OPT passes. (Maybe there is more to do..)

16.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

16.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

16.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 0 cells.

16.22. Executing OPT_SHARE pass.

16.23. Executing OPT_DFF pass (perform DFF optimizations).

16.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

16.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

16.26. Rerunning OPT passes. (Maybe there is more to do..)

16.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \boundcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \listhandler..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \onlyonecycle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \rayinterface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultcounter..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \resultinterface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \resulttransmit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sortedstack..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \spram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \spramblock..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \sramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vblockramcontroller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~56 debug messages>

16.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \boundcontroller.
  Optimizing cells in module \listhandler.
  Optimizing cells in module \onlyonecycle.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module \rayinterface.
  Optimizing cells in module \resultcounter.
  Optimizing cells in module \resultinterface.
  Optimizing cells in module \resulttransmit.
  Optimizing cells in module \sortedstack.
  Optimizing cells in module \spram.
  Optimizing cells in module \spramblock.
  Optimizing cells in module \sramcontroller.
  Optimizing cells in module \vblockramcontroller.
Performed a total of 0 changes.

16.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\boundcontroller'.
Finding identical cells in module `\listhandler'.
Finding identical cells in module `\onlyonecycle'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `\rayinterface'.
Finding identical cells in module `\resultcounter'.
Finding identical cells in module `\resultinterface'.
Finding identical cells in module `\resulttransmit'.
Finding identical cells in module `\sortedstack'.
Finding identical cells in module `\spram'.
Finding identical cells in module `\spramblock'.
Finding identical cells in module `\sramcontroller'.
Finding identical cells in module `\vblockramcontroller'.
Removed a total of 0 cells.

16.30. Executing OPT_SHARE pass.

16.31. Executing OPT_DFF pass (perform DFF optimizations).

16.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..

16.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module boundcontroller.
Optimizing module listhandler.
Optimizing module onlyonecycle.
Optimizing module paj_boundtop_hierarchy_no_mem.
Optimizing module rayinterface.
Optimizing module resultcounter.
Optimizing module resultinterface.
Optimizing module resulttransmit.
Optimizing module sortedstack.
Optimizing module spram.
Optimizing module spramblock.
Optimizing module sramcontroller.
Optimizing module vblockramcontroller.

16.34. Finished OPT passes. (There is nothing left to do.)

17. Executing MEMORY pass.

17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.Mem write port 0.

17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\Mem'[0] in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram': merging output FF to cell.
    Write port 0: non-transparent.

17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..
Removed 1 unused cells and 33 unused wires.
<suppressed ~2 debug messages>

17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \boundcontroller..
Finding unused cells or wires in module \listhandler..
Finding unused cells or wires in module \onlyonecycle..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module \rayinterface..
Finding unused cells or wires in module \resultcounter..
Finding unused cells or wires in module \resultinterface..
Finding unused cells or wires in module \resulttransmit..
Finding unused cells or wires in module \sortedstack..
Finding unused cells or wires in module \spram..
Finding unused cells or wires in module \spramblock..
Finding unused cells or wires in module \sramcontroller..
Finding unused cells or wires in module \vblockramcontroller..

17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

18. Executing FLATTEN pass (flatten design).
Keeping spramblock.new_ram (found keep_hierarchy attribute).
Keeping vblockramcontroller.ramblock.new_ram (found keep_hierarchy attribute).
Keeping paj_boundtop_hierarchy_no_mem.offsettable.ramblock.new_ram (found keep_hierarchy attribute).
Deleting now unused module boundcontroller.
Deleting now unused module listhandler.
Deleting now unused module onlyonecycle.
Deleting now unused module rayinterface.
Deleting now unused module resultcounter.
Deleting now unused module resultinterface.
Deleting now unused module resulttransmit.
Deleting now unused module sortedstack.
Deleting now unused module spram.
Deleting now unused module spramblock.
Deleting now unused module sramcontroller.
Deleting now unused module vblockramcontroller.
<suppressed ~14 debug messages>

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~43 debug messages>
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
<suppressed ~159 debug messages>
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Removed a total of 53 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~71 debug messages>

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3852:
      Old ports: A=2'00, B={ 1'0 $flatten\lh01.$4\temp_readlevel[1:0] [0] }, Y=\lh01.temp_readlevel
      New ports: A=1'0, B=$flatten\lh01.$4\temp_readlevel[1:0] [0], Y=\lh01.temp_readlevel [0]
      New connections: \lh01.temp_readlevel [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3852:
      Old ports: A=2'00, B={ 1'0 $flatten\lh02.$4\temp_readlevel[1:0] [0] }, Y=\lh02.temp_readlevel
      New ports: A=1'0, B=$flatten\lh02.$4\temp_readlevel[1:0] [0], Y=\lh02.temp_readlevel [0]
      New connections: \lh02.temp_readlevel [1] = 1'0
    Consolidated identical input bits for $mux cell $procmux$3928:
      Old ports: A=10'0000000000, B=\BoundNodeID10, Y=$2\boundNodeID[9:0]
      New ports: A=7'0000000, B=\boundcont10.boundNodeIDout [9:3], Y=$2\boundNodeID[9:0] [9:3]
      New connections: $2\boundNodeID[9:0] [2:0] = 3'000
    New ctrl vector for $pmux cell $flatten\restransinst.$procmux$4356: { \restransinst.state [3] \restransinst.state [4] $auto$opt_reduce.cc:134:opt_pmux$7057 $auto$opt_reduce.cc:134:opt_pmux$7055 }
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $procmux$3934:
      Old ports: A=$2\boundNodeID[9:0], B=\BoundNodeID01, Y=\boundNodeID
      New ports: A=$2\boundNodeID[9:0] [9:3], B=\boundcont01.boundNodeIDout [9:3], Y=\boundNodeID [9:3]
      New connections: \boundNodeID [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Performed a total of 5 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Removed a total of 0 cells.

19.6. Executing OPT_SHARE pass.

19.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active SRST on $flatten\lh02.$auto$ff.cc:266:slice$7012 ($sdff) from module paj_boundtop_hierarchy_no_mem (changing to const D).
Adding SRST signal on $flatten\lh02.$auto$ff.cc:266:slice$7015 ($sdff) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh02.$10\temp_readlevel[1:0], Q = \lh02.readlevel [0], rval = 1'0).
Handling always-active SRST on $flatten\lh02.$auto$ff.cc:266:slice$7016 ($sdff) from module paj_boundtop_hierarchy_no_mem (changing to const D).
Handling always-active SRST on $flatten\lh01.$auto$ff.cc:266:slice$7012 ($sdff) from module paj_boundtop_hierarchy_no_mem (changing to const D).
Adding SRST signal on $flatten\lh01.$auto$ff.cc:266:slice$7015 ($sdff) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh01.$10\temp_readlevel[1:0], Q = \lh01.readlevel [0], rval = 1'0).
Handling always-active SRST on $flatten\lh01.$auto$ff.cc:266:slice$7016 ($sdff) from module paj_boundtop_hierarchy_no_mem (changing to const D).
Setting constant 0-bit at position 0 on $flatten\lh01.$auto$ff.cc:266:slice$7016 ($dff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\lh01.$auto$ff.cc:266:slice$7016 ($dff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\lh01.$auto$ff.cc:266:slice$7012 ($dff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\lh02.$auto$ff.cc:266:slice$7012 ($dff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\lh02.$auto$ff.cc:266:slice$7016 ($dff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\lh02.$auto$ff.cc:266:slice$7016 ($dff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\lh01.$auto$ff.cc:266:slice$6993 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\lh02.$auto$ff.cc:266:slice$6993 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Removed 58 unused cells and 122 unused wires.
<suppressed ~98 debug messages>

19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~60 debug messages>

19.10. Rerunning OPT passes. (Maybe there is more to do..)

19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\lh01.$procmux$2901.
    dead port 2/2 on $mux $flatten\lh02.$procmux$2901.
Removed 2 multiplexer ports.
<suppressed ~62 debug messages>

19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

19.14. Executing OPT_SHARE pass.

19.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\lh02.\ram.$auto$ff.cc:266:slice$6900 ($dffe) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh02.$2\datain[12:0], Q = \lh02.ram.mem1, rval = 13'0000000000000).
Adding SRST signal on $flatten\lh01.\ram.$auto$ff.cc:266:slice$6900 ($dffe) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh01.$2\datain[12:0], Q = \lh01.ram.mem1, rval = 13'0000000000000).
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6878 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6878 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6878 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 8 unused cells and 35 unused wires.
<suppressed ~19 debug messages>

19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.18. Rerunning OPT passes. (Maybe there is more to do..)

19.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4883:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] 3'000 }, B={ \st.data0 [12:3] 3'000 }, Y=$flatten\st.$procmux$4883_Y
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] }, B=\st.data0 [12:3], Y=$flatten\st.$procmux$4883_Y [12:3]
      New connections: $flatten\st.$procmux$4883_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2210$352:
      Old ports: A=13'0000000000000, B={ \st.data0 [12:3] 3'000 }, Y=\st.peekdata [12:0]
      New ports: A=10'0000000000, B=\st.data0 [12:3], Y=\st.peekdata [12:3]
      New connections: \st.peekdata [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.22. Executing OPT_SHARE pass.

19.23. Executing OPT_DFF pass (perform DFF optimizations).

19.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.26. Rerunning OPT passes. (Maybe there is more to do..)

19.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.30. Executing OPT_SHARE pass.

19.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6679 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$6679 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$6679 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6796 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6796 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6796 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.34. Rerunning OPT passes. (Maybe there is more to do..)

19.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4869:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] 3'000 }, B={ \st.data1 [12:3] 3'000 }, Y=$flatten\st.$procmux$4869_Y
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] }, B=\st.data1 [12:3], Y=$flatten\st.$procmux$4869_Y [12:3]
      New connections: $flatten\st.$procmux$4869_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2211$355:
      Old ports: A=13'0000000000000, B={ \st.data1 [12:3] 3'000 }, Y=\st.peekdata [25:13]
      New ports: A=10'0000000000, B=\st.data1 [12:3], Y=\st.peekdata [25:16]
      New connections: \st.peekdata [15:13] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4872:
      Old ports: A=$flatten\st.$procmux$4869_Y, B={ \st.data1 [12:3] 3'000 }, Y=$flatten\st.$procmux$4872_Y
      New ports: A=$flatten\st.$procmux$4869_Y [12:3], B=\st.data1 [12:3], Y=$flatten\st.$procmux$4872_Y [12:3]
      New connections: $flatten\st.$procmux$4872_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 3 changes.

19.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.38. Executing OPT_SHARE pass.

19.39. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7069 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh01.$3\datain[12:0] [2:0], Q = \lh01.ram.mem1 [2:0], rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$7068 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh02.$3\datain[12:0] [2:0], Q = \lh02.ram.mem1 [2:0], rval = 3'000).

19.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.42. Rerunning OPT passes. (Maybe there is more to do..)

19.43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.46. Executing OPT_SHARE pass.

19.47. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$7071 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$7071 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7071 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6790 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6790 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6790 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.50. Rerunning OPT passes. (Maybe there is more to do..)

19.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2212$358:
      Old ports: A=13'0000000000000, B={ \st.data2 [12:3] 3'000 }, Y=\st.peekdata [38:26]
      New ports: A=10'0000000000, B=\st.data2 [12:3], Y=\st.peekdata [38:29]
      New connections: \st.peekdata [28:26] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.54. Executing OPT_SHARE pass.

19.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6872 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6872 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6872 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.58. Rerunning OPT passes. (Maybe there is more to do..)

19.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4680:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] 3'000 }, B={ \st.data3 [12:3] 3'000 }, Y=$flatten\st.$procmux$4680_Y
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] }, B=\st.data3 [12:3], Y=$flatten\st.$procmux$4680_Y [12:3]
      New connections: $flatten\st.$procmux$4680_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2213$361:
      Old ports: A=13'0000000000000, B={ \st.data3 [12:3] 3'000 }, Y=\st.peekdata [51:39]
      New ports: A=10'0000000000, B=\st.data3 [12:3], Y=\st.peekdata [51:42]
      New connections: \st.peekdata [41:39] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4683:
      Old ports: A=$flatten\st.$procmux$4680_Y, B={ \st.data3 [12:3] 3'000 }, Y=$flatten\st.$procmux$4683_Y
      New ports: A=$flatten\st.$procmux$4680_Y [12:3], B=\st.data3 [12:3], Y=$flatten\st.$procmux$4683_Y [12:3]
      New connections: $flatten\st.$procmux$4683_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4686:
      Old ports: A=$flatten\st.$procmux$4683_Y, B={ \st.data3 [12:3] 3'000 }, Y=$flatten\st.$procmux$4686_Y
      New ports: A=$flatten\st.$procmux$4683_Y [12:3], B=\st.data3 [12:3], Y=$flatten\st.$procmux$4686_Y [12:3]
      New connections: $flatten\st.$procmux$4686_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 4 changes.

19.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.62. Executing OPT_SHARE pass.

19.63. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$7085 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7085 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7085 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.65. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.66. Rerunning OPT passes. (Maybe there is more to do..)

19.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.68. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.70. Executing OPT_SHARE pass.

19.71. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7088 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$7088 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$7088 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6866 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6866 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6866 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.73. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.74. Rerunning OPT passes. (Maybe there is more to do..)

19.75. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.76. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4654:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] 3'000 }, B={ \st.data4 [12:3] 3'000 }, Y=$flatten\st.$procmux$4654_Y
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] }, B=\st.data4 [12:3], Y=$flatten\st.$procmux$4654_Y [12:3]
      New connections: $flatten\st.$procmux$4654_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2214$364:
      Old ports: A=13'0000000000000, B={ \st.data4 [12:3] 3'000 }, Y=\st.peekdata [64:52]
      New ports: A=10'0000000000, B=\st.data4 [12:3], Y=\st.peekdata [64:55]
      New connections: \st.peekdata [54:52] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4660:
      Old ports: A=$flatten\st.$procmux$4654_Y, B={ \st.data4 [12:3] 3'000 }, Y=$flatten\st.$procmux$4660_Y
      New ports: A=$flatten\st.$procmux$4654_Y [12:3], B=\st.data4 [12:3], Y=$flatten\st.$procmux$4660_Y [12:3]
      New connections: $flatten\st.$procmux$4660_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4663:
      Old ports: A=$flatten\st.$procmux$4660_Y, B={ \st.data4 [12:3] 3'000 }, Y=$flatten\st.$procmux$4663_Y
      New ports: A=$flatten\st.$procmux$4660_Y [12:3], B=\st.data4 [12:3], Y=$flatten\st.$procmux$4663_Y [12:3]
      New connections: $flatten\st.$procmux$4663_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4666:
      Old ports: A=$flatten\st.$procmux$4663_Y, B={ \st.data4 [12:3] 3'000 }, Y=$flatten\st.$procmux$4666_Y
      New ports: A=$flatten\st.$procmux$4663_Y [12:3], B=\st.data4 [12:3], Y=$flatten\st.$procmux$4666_Y [12:3]
      New connections: $flatten\st.$procmux$4666_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 5 changes.

19.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.78. Executing OPT_SHARE pass.

19.79. Executing OPT_DFF pass (perform DFF optimizations).

19.80. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.81. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.82. Rerunning OPT passes. (Maybe there is more to do..)

19.83. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.84. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.85. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.86. Executing OPT_SHARE pass.

19.87. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$7089 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$7089 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$7089 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6860 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6860 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6860 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.90. Rerunning OPT passes. (Maybe there is more to do..)

19.91. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.92. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4628:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] 3'000 }, B={ \st.data5 [12:3] 3'000 }, Y=$flatten\st.$procmux$4628_Y
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] }, B=\st.data5 [12:3], Y=$flatten\st.$procmux$4628_Y [12:3]
      New connections: $flatten\st.$procmux$4628_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2215$367:
      Old ports: A=13'0000000000000, B={ \st.data5 [12:3] 3'000 }, Y=\st.peekdata [77:65]
      New ports: A=10'0000000000, B=\st.data5 [12:3], Y=\st.peekdata [77:68]
      New connections: \st.peekdata [67:65] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4631:
      Old ports: A=$flatten\st.$procmux$4628_Y, B={ \st.data5 [12:3] 3'000 }, Y=$flatten\st.$procmux$4631_Y
      New ports: A=$flatten\st.$procmux$4628_Y [12:3], B=\st.data5 [12:3], Y=$flatten\st.$procmux$4631_Y [12:3]
      New connections: $flatten\st.$procmux$4631_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4637:
      Old ports: A=$flatten\st.$procmux$4631_Y, B={ \st.data5 [12:3] 3'000 }, Y=$flatten\st.$procmux$4637_Y
      New ports: A=$flatten\st.$procmux$4631_Y [12:3], B=\st.data5 [12:3], Y=$flatten\st.$procmux$4637_Y [12:3]
      New connections: $flatten\st.$procmux$4637_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4640:
      Old ports: A=$flatten\st.$procmux$4637_Y, B={ \st.data5 [12:3] 3'000 }, Y=$flatten\st.$procmux$4640_Y
      New ports: A=$flatten\st.$procmux$4637_Y [12:3], B=\st.data5 [12:3], Y=$flatten\st.$procmux$4640_Y [12:3]
      New connections: $flatten\st.$procmux$4640_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4643:
      Old ports: A=$flatten\st.$procmux$4640_Y, B={ \st.data5 [12:3] 3'000 }, Y=$flatten\st.$procmux$4643_Y
      New ports: A=$flatten\st.$procmux$4640_Y [12:3], B=\st.data5 [12:3], Y=$flatten\st.$procmux$4643_Y [12:3]
      New connections: $flatten\st.$procmux$4643_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 6 changes.

19.93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.94. Executing OPT_SHARE pass.

19.95. Executing OPT_DFF pass (perform DFF optimizations).

19.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.98. Rerunning OPT passes. (Maybe there is more to do..)

19.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.102. Executing OPT_SHARE pass.

19.103. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$7091 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$7091 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 52 on $auto$ff.cc:266:slice$7091 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6854 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6854 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6854 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.106. Rerunning OPT passes. (Maybe there is more to do..)

19.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4599:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] 3'000 }, B={ \st.data6 [12:3] 3'000 }, Y=$flatten\st.$procmux$4599_Y
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:3] }, B=\st.data6 [12:3], Y=$flatten\st.$procmux$4599_Y [12:3]
      New connections: $flatten\st.$procmux$4599_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2216$370:
      Old ports: A=13'0000000000000, B={ \st.data6 [12:3] 3'000 }, Y=\st.peekdata [90:78]
      New ports: A=10'0000000000, B=\st.data6 [12:3], Y=\st.peekdata [90:81]
      New connections: \st.peekdata [80:78] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4602:
      Old ports: A=$flatten\st.$procmux$4599_Y, B={ \st.data6 [12:3] 3'000 }, Y=$flatten\st.$procmux$4602_Y
      New ports: A=$flatten\st.$procmux$4599_Y [12:3], B=\st.data6 [12:3], Y=$flatten\st.$procmux$4602_Y [12:3]
      New connections: $flatten\st.$procmux$4602_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4605:
      Old ports: A=$flatten\st.$procmux$4602_Y, B={ \st.data6 [12:3] 3'000 }, Y=$flatten\st.$procmux$4605_Y
      New ports: A=$flatten\st.$procmux$4602_Y [12:3], B=\st.data6 [12:3], Y=$flatten\st.$procmux$4605_Y [12:3]
      New connections: $flatten\st.$procmux$4605_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4611:
      Old ports: A=$flatten\st.$procmux$4605_Y, B={ \st.data6 [12:3] 3'000 }, Y=$flatten\st.$procmux$4611_Y
      New ports: A=$flatten\st.$procmux$4605_Y [12:3], B=\st.data6 [12:3], Y=$flatten\st.$procmux$4611_Y [12:3]
      New connections: $flatten\st.$procmux$4611_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4614:
      Old ports: A=$flatten\st.$procmux$4611_Y, B={ \st.data6 [12:3] 3'000 }, Y=$flatten\st.$procmux$4614_Y
      New ports: A=$flatten\st.$procmux$4611_Y [12:3], B=\st.data6 [12:3], Y=$flatten\st.$procmux$4614_Y [12:3]
      New connections: $flatten\st.$procmux$4614_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4617:
      Old ports: A=$flatten\st.$procmux$4614_Y, B={ \st.data6 [12:3] 3'000 }, Y=$flatten\st.$procmux$4617_Y
      New ports: A=$flatten\st.$procmux$4614_Y [12:3], B=\st.data6 [12:3], Y=$flatten\st.$procmux$4617_Y [12:3]
      New connections: $flatten\st.$procmux$4617_Y [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 7 changes.

19.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.110. Executing OPT_SHARE pass.

19.111. Executing OPT_DFF pass (perform DFF optimizations).

19.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.114. Rerunning OPT passes. (Maybe there is more to do..)

19.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.118. Executing OPT_SHARE pass.

19.119. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$7093 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$7093 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$7093 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\st.$auto$ff.cc:266:slice$6848 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\st.$auto$ff.cc:266:slice$6848 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\st.$auto$ff.cc:266:slice$6848 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.122. Rerunning OPT passes. (Maybe there is more to do..)

19.123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2217$373:
      Old ports: A=13'0000000000000, B={ \st.data7 [12:3] 3'000 }, Y=\st.peekdata [103:91]
      New ports: A=10'0000000000, B=\st.data7 [12:3], Y=\st.peekdata [103:94]
      New connections: \st.peekdata [93:91] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.126. Executing OPT_SHARE pass.

19.127. Executing OPT_DFF pass (perform DFF optimizations).

19.128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.130. Rerunning OPT passes. (Maybe there is more to do..)

19.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.134. Executing OPT_SHARE pass.

19.135. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$7095 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$7095 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 72 on $auto$ff.cc:266:slice$7095 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.138. Rerunning OPT passes. (Maybe there is more to do..)

19.139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3443:
      Old ports: A={ \peeklatch [103:94] 3'000 }, B={ \peeklatch [90:81] 3'000 }, Y=$flatten\lh01.$8\datain[12:0]
      New ports: A=\peeklatch [103:94], B=\peeklatch [90:81], Y=$flatten\lh01.$8\datain[12:0] [12:3]
      New connections: $flatten\lh01.$8\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3443:
      Old ports: A={ \peeklatch [103:94] 3'000 }, B={ \peeklatch [90:81] 3'000 }, Y=$flatten\lh02.$8\datain[12:0]
      New ports: A=\peeklatch [103:94], B=\peeklatch [90:81], Y=$flatten\lh02.$8\datain[12:0] [12:3]
      New connections: $flatten\lh02.$8\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3468:
      Old ports: A=$flatten\lh01.$8\datain[12:0], B={ \peeklatch [77:68] 3'000 }, Y=$flatten\lh01.$7\datain[12:0]
      New ports: A=$flatten\lh01.$8\datain[12:0] [12:3], B=\peeklatch [77:68], Y=$flatten\lh01.$7\datain[12:0] [12:3]
      New connections: $flatten\lh01.$7\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3468:
      Old ports: A=$flatten\lh02.$8\datain[12:0], B={ \peeklatch [77:68] 3'000 }, Y=$flatten\lh02.$7\datain[12:0]
      New ports: A=$flatten\lh02.$8\datain[12:0] [12:3], B=\peeklatch [77:68], Y=$flatten\lh02.$7\datain[12:0] [12:3]
      New connections: $flatten\lh02.$7\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3490:
      Old ports: A=$flatten\lh01.$7\datain[12:0], B={ \peeklatch [64:55] 3'000 }, Y=$flatten\lh01.$6\datain[12:0]
      New ports: A=$flatten\lh01.$7\datain[12:0] [12:3], B=\peeklatch [64:55], Y=$flatten\lh01.$6\datain[12:0] [12:3]
      New connections: $flatten\lh01.$6\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3490:
      Old ports: A=$flatten\lh02.$7\datain[12:0], B={ \peeklatch [64:55] 3'000 }, Y=$flatten\lh02.$6\datain[12:0]
      New ports: A=$flatten\lh02.$7\datain[12:0] [12:3], B=\peeklatch [64:55], Y=$flatten\lh02.$6\datain[12:0] [12:3]
      New connections: $flatten\lh02.$6\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3509:
      Old ports: A=$flatten\lh01.$6\datain[12:0], B={ \peeklatch [51:42] 3'000 }, Y=$flatten\lh01.$5\datain[12:0]
      New ports: A=$flatten\lh01.$6\datain[12:0] [12:3], B=\peeklatch [51:42], Y=$flatten\lh01.$5\datain[12:0] [12:3]
      New connections: $flatten\lh01.$5\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3509:
      Old ports: A=$flatten\lh02.$6\datain[12:0], B={ \peeklatch [51:42] 3'000 }, Y=$flatten\lh02.$5\datain[12:0]
      New ports: A=$flatten\lh02.$6\datain[12:0] [12:3], B=\peeklatch [51:42], Y=$flatten\lh02.$5\datain[12:0] [12:3]
      New connections: $flatten\lh02.$5\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3525:
      Old ports: A=$flatten\lh01.$5\datain[12:0], B={ \peeklatch [38:29] 3'000 }, Y=$flatten\lh01.$4\datain[12:0]
      New ports: A=$flatten\lh01.$5\datain[12:0] [12:3], B=\peeklatch [38:29], Y=$flatten\lh01.$4\datain[12:0] [12:3]
      New connections: $flatten\lh01.$4\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3525:
      Old ports: A=$flatten\lh02.$5\datain[12:0], B={ \peeklatch [38:29] 3'000 }, Y=$flatten\lh02.$4\datain[12:0]
      New ports: A=$flatten\lh02.$5\datain[12:0] [12:3], B=\peeklatch [38:29], Y=$flatten\lh02.$4\datain[12:0] [12:3]
      New connections: $flatten\lh02.$4\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3538:
      Old ports: A=$flatten\lh01.$4\datain[12:0], B={ \peeklatch [25:16] 3'000 }, Y=$flatten\lh01.$3\datain[12:0]
      New ports: A=$flatten\lh01.$4\datain[12:0] [12:3], B=\peeklatch [25:16], Y=$flatten\lh01.$3\datain[12:0] [12:3]
      New connections: $flatten\lh01.$3\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3538:
      Old ports: A=$flatten\lh02.$4\datain[12:0], B={ \peeklatch [25:16] 3'000 }, Y=$flatten\lh02.$3\datain[12:0]
      New ports: A=$flatten\lh02.$4\datain[12:0] [12:3], B=\peeklatch [25:16], Y=$flatten\lh02.$3\datain[12:0] [12:3]
      New connections: $flatten\lh02.$3\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3548:
      Old ports: A=$flatten\lh01.$3\datain[12:0], B={ \peeklatch [12:3] 3'000 }, Y=$flatten\lh01.$2\datain[12:0]
      New ports: A=$flatten\lh01.$3\datain[12:0] [12:3], B=\peeklatch [12:3], Y=$flatten\lh01.$2\datain[12:0] [12:3]
      New connections: $flatten\lh01.$2\datain[12:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3548:
      Old ports: A=$flatten\lh02.$3\datain[12:0], B={ \peeklatch [12:3] 3'000 }, Y=$flatten\lh02.$2\datain[12:0]
      New ports: A=$flatten\lh02.$3\datain[12:0] [12:3], B=\peeklatch [12:3], Y=$flatten\lh02.$2\datain[12:0] [12:3]
      New connections: $flatten\lh02.$2\datain[12:0] [2:0] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 14 changes.

19.141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.142. Executing OPT_SHARE pass.

19.143. Executing OPT_DFF pass (perform DFF optimizations).

19.144. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.145. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.146. Rerunning OPT passes. (Maybe there is more to do..)

19.147. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.148. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.149. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.150. Executing OPT_SHARE pass.

19.151. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7073 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7073 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7073 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7079 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7079 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7079 ($sdffce) from module paj_boundtop_hierarchy_no_mem.

19.152. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

19.153. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.154. Rerunning OPT passes. (Maybe there is more to do..)

19.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.158. Executing OPT_SHARE pass.

19.159. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\lh01.\ram.$auto$ff.cc:266:slice$6899 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\lh01.\ram.$auto$ff.cc:266:slice$6899 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\lh01.\ram.$auto$ff.cc:266:slice$6899 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\lh02.\ram.$auto$ff.cc:266:slice$6899 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\lh02.\ram.$auto$ff.cc:266:slice$6899 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\lh02.\ram.$auto$ff.cc:266:slice$6899 ($dffe) from module paj_boundtop_hierarchy_no_mem.

19.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~4 debug messages>

19.162. Rerunning OPT passes. (Maybe there is more to do..)

19.163. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.164. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.166. Executing OPT_SHARE pass.

19.167. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\boundcont01.$auto$ff.cc:266:slice$6657 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\boundcont01.$auto$ff.cc:266:slice$6657 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\boundcont01.$auto$ff.cc:266:slice$6657 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\boundcont01.$auto$ff.cc:266:slice$6966 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\boundcont01.$auto$ff.cc:266:slice$6966 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\boundcont01.$auto$ff.cc:266:slice$6966 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\boundcont01.$auto$ff.cc:266:slice$6972 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\boundcont10.$auto$ff.cc:266:slice$6657 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\boundcont10.$auto$ff.cc:266:slice$6657 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\boundcont10.$auto$ff.cc:266:slice$6657 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\boundcont10.$auto$ff.cc:266:slice$6966 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $flatten\boundcont10.$auto$ff.cc:266:slice$6966 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $flatten\boundcont10.$auto$ff.cc:266:slice$6966 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $flatten\boundcont10.$auto$ff.cc:266:slice$6972 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~10 debug messages>

19.170. Rerunning OPT passes. (Maybe there is more to do..)

19.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $procmux$3928:
      Old ports: A=7'0000000, B={ \boundcont10.boundNodeIDout [9:6] 3'000 }, Y=$2\boundNodeID[9:0] [9:3]
      New ports: A=4'0000, B=\boundcont10.boundNodeIDout [9:6], Y=$2\boundNodeID[9:0] [9:6]
      New connections: $2\boundNodeID[9:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $procmux$3934:
      Old ports: A=$2\boundNodeID[9:0] [9:3], B={ \boundcont01.boundNodeIDout [9:6] 3'000 }, Y=\st.datain [9:3]
      New ports: A=$2\boundNodeID[9:0] [9:6], B=\boundcont01.boundNodeIDout [9:6], Y=\st.datain [9:6]
      New connections: \st.datain [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.174. Executing OPT_SHARE pass.

19.175. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7102 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7102 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7105 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7105 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

19.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~2 debug messages>

19.178. Rerunning OPT passes. (Maybe there is more to do..)

19.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.182. Executing OPT_SHARE pass.

19.183. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7070 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7070 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7070 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.186. Rerunning OPT passes. (Maybe there is more to do..)

19.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4883:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] 3'000 }, B={ \st.data0 [12:6] 3'000 }, Y=$flatten\st.$procmux$4883_Y [12:3]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] }, B=\st.data0 [12:6], Y=$flatten\st.$procmux$4883_Y [12:6]
      New connections: $flatten\st.$procmux$4883_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2210$352:
      Old ports: A=10'0000000000, B={ \st.data0 [12:6] 3'000 }, Y=\st.peekdata [12:3]
      New ports: A=7'0000000, B=\st.data0 [12:6], Y=\st.peekdata [12:6]
      New connections: \st.peekdata [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.190. Executing OPT_SHARE pass.

19.191. Executing OPT_DFF pass (perform DFF optimizations).

19.192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.193. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.194. Rerunning OPT passes. (Maybe there is more to do..)

19.195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.198. Executing OPT_SHARE pass.

19.199. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7072 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7072 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7072 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7097 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7097 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7097 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.202. Rerunning OPT passes. (Maybe there is more to do..)

19.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4869:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] 3'000 }, B={ \st.data1 [12:6] 3'000 }, Y=$flatten\st.$procmux$4869_Y [12:3]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] }, B=\st.data1 [12:6], Y=$flatten\st.$procmux$4869_Y [12:6]
      New connections: $flatten\st.$procmux$4869_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2211$355:
      Old ports: A=10'0000000000, B={ \st.data1 [12:6] 3'000 }, Y=\st.peekdata [25:16]
      New ports: A=7'0000000, B=\st.data1 [12:6], Y=\st.peekdata [25:19]
      New connections: \st.peekdata [18:16] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4872:
      Old ports: A=$flatten\st.$procmux$4869_Y [12:3], B={ \st.data1 [12:6] 3'000 }, Y=$flatten\st.$procmux$4872_Y [12:3]
      New ports: A=$flatten\st.$procmux$4869_Y [12:6], B=\st.data1 [12:6], Y=$flatten\st.$procmux$4872_Y [12:6]
      New connections: $flatten\st.$procmux$4872_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 3 changes.

19.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.206. Executing OPT_SHARE pass.

19.207. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7084 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh02.$3\datain[12:0] [5:3], Q = \lh02.ram.mem1 [5:3], rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$7078 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh01.$3\datain[12:0] [5:3], Q = \lh01.ram.mem1 [5:3], rval = 3'000).

19.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.210. Rerunning OPT passes. (Maybe there is more to do..)

19.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.214. Executing OPT_SHARE pass.

19.215. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7086 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7086 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7086 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$7114 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$7114 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7114 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.218. Rerunning OPT passes. (Maybe there is more to do..)

19.219. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.220. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2212$358:
      Old ports: A=10'0000000000, B={ \st.data2 [12:6] 3'000 }, Y=\st.peekdata [38:29]
      New ports: A=7'0000000, B=\st.data2 [12:6], Y=\st.peekdata [38:32]
      New connections: \st.peekdata [31:29] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.221. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.222. Executing OPT_SHARE pass.

19.223. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7087 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7087 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7087 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.226. Rerunning OPT passes. (Maybe there is more to do..)

19.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4680:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] 3'000 }, B={ \st.data3 [12:6] 3'000 }, Y=$flatten\st.$procmux$4680_Y [12:3]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] }, B=\st.data3 [12:6], Y=$flatten\st.$procmux$4680_Y [12:6]
      New connections: $flatten\st.$procmux$4680_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2213$361:
      Old ports: A=10'0000000000, B={ \st.data3 [12:6] 3'000 }, Y=\st.peekdata [51:42]
      New ports: A=7'0000000, B=\st.data3 [12:6], Y=\st.peekdata [51:45]
      New connections: \st.peekdata [44:42] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4683:
      Old ports: A=$flatten\st.$procmux$4680_Y [12:3], B={ \st.data3 [12:6] 3'000 }, Y=$flatten\st.$procmux$4683_Y [12:3]
      New ports: A=$flatten\st.$procmux$4680_Y [12:6], B=\st.data3 [12:6], Y=$flatten\st.$procmux$4683_Y [12:6]
      New connections: $flatten\st.$procmux$4683_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4686:
      Old ports: A=$flatten\st.$procmux$4683_Y [12:3], B={ \st.data3 [12:6] 3'000 }, Y=$flatten\st.$procmux$4686_Y [12:3]
      New ports: A=$flatten\st.$procmux$4683_Y [12:6], B=\st.data3 [12:6], Y=$flatten\st.$procmux$4686_Y [12:6]
      New connections: $flatten\st.$procmux$4686_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 4 changes.

19.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.230. Executing OPT_SHARE pass.

19.231. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$7128 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$7128 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$7128 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.234. Rerunning OPT passes. (Maybe there is more to do..)

19.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.238. Executing OPT_SHARE pass.

19.239. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7090 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7090 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7090 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7130 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7130 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$7130 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.242. Rerunning OPT passes. (Maybe there is more to do..)

19.243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4654:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] 3'000 }, B={ \st.data4 [12:6] 3'000 }, Y=$flatten\st.$procmux$4654_Y [12:3]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] }, B=\st.data4 [12:6], Y=$flatten\st.$procmux$4654_Y [12:6]
      New connections: $flatten\st.$procmux$4654_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2214$364:
      Old ports: A=10'0000000000, B={ \st.data4 [12:6] 3'000 }, Y=\st.peekdata [64:55]
      New ports: A=7'0000000, B=\st.data4 [12:6], Y=\st.peekdata [64:58]
      New connections: \st.peekdata [57:55] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4660:
      Old ports: A=$flatten\st.$procmux$4654_Y [12:3], B={ \st.data4 [12:6] 3'000 }, Y=$flatten\st.$procmux$4660_Y [12:3]
      New ports: A=$flatten\st.$procmux$4654_Y [12:6], B=\st.data4 [12:6], Y=$flatten\st.$procmux$4660_Y [12:6]
      New connections: $flatten\st.$procmux$4660_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4663:
      Old ports: A=$flatten\st.$procmux$4660_Y [12:3], B={ \st.data4 [12:6] 3'000 }, Y=$flatten\st.$procmux$4663_Y [12:3]
      New ports: A=$flatten\st.$procmux$4660_Y [12:6], B=\st.data4 [12:6], Y=$flatten\st.$procmux$4663_Y [12:6]
      New connections: $flatten\st.$procmux$4663_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4666:
      Old ports: A=$flatten\st.$procmux$4663_Y [12:3], B={ \st.data4 [12:6] 3'000 }, Y=$flatten\st.$procmux$4666_Y [12:3]
      New ports: A=$flatten\st.$procmux$4663_Y [12:6], B=\st.data4 [12:6], Y=$flatten\st.$procmux$4666_Y [12:6]
      New connections: $flatten\st.$procmux$4666_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 5 changes.

19.245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.246. Executing OPT_SHARE pass.

19.247. Executing OPT_DFF pass (perform DFF optimizations).

19.248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.249. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.250. Rerunning OPT passes. (Maybe there is more to do..)

19.251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.252. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.254. Executing OPT_SHARE pass.

19.255. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7092 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7092 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7092 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$7132 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$7132 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7132 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.257. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.258. Rerunning OPT passes. (Maybe there is more to do..)

19.259. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.260. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4628:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] 3'000 }, B={ \st.data5 [12:6] 3'000 }, Y=$flatten\st.$procmux$4628_Y [12:3]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] }, B=\st.data5 [12:6], Y=$flatten\st.$procmux$4628_Y [12:6]
      New connections: $flatten\st.$procmux$4628_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2215$367:
      Old ports: A=10'0000000000, B={ \st.data5 [12:6] 3'000 }, Y=\st.peekdata [77:68]
      New ports: A=7'0000000, B=\st.data5 [12:6], Y=\st.peekdata [77:71]
      New connections: \st.peekdata [70:68] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4631:
      Old ports: A=$flatten\st.$procmux$4628_Y [12:3], B={ \st.data5 [12:6] 3'000 }, Y=$flatten\st.$procmux$4631_Y [12:3]
      New ports: A=$flatten\st.$procmux$4628_Y [12:6], B=\st.data5 [12:6], Y=$flatten\st.$procmux$4631_Y [12:6]
      New connections: $flatten\st.$procmux$4631_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4637:
      Old ports: A=$flatten\st.$procmux$4631_Y [12:3], B={ \st.data5 [12:6] 3'000 }, Y=$flatten\st.$procmux$4637_Y [12:3]
      New ports: A=$flatten\st.$procmux$4631_Y [12:6], B=\st.data5 [12:6], Y=$flatten\st.$procmux$4637_Y [12:6]
      New connections: $flatten\st.$procmux$4637_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4640:
      Old ports: A=$flatten\st.$procmux$4637_Y [12:3], B={ \st.data5 [12:6] 3'000 }, Y=$flatten\st.$procmux$4640_Y [12:3]
      New ports: A=$flatten\st.$procmux$4637_Y [12:6], B=\st.data5 [12:6], Y=$flatten\st.$procmux$4640_Y [12:6]
      New connections: $flatten\st.$procmux$4640_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4643:
      Old ports: A=$flatten\st.$procmux$4640_Y [12:3], B={ \st.data5 [12:6] 3'000 }, Y=$flatten\st.$procmux$4643_Y [12:3]
      New ports: A=$flatten\st.$procmux$4640_Y [12:6], B=\st.data5 [12:6], Y=$flatten\st.$procmux$4643_Y [12:6]
      New connections: $flatten\st.$procmux$4643_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 6 changes.

19.261. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.262. Executing OPT_SHARE pass.

19.263. Executing OPT_DFF pass (perform DFF optimizations).

19.264. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.265. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.266. Rerunning OPT passes. (Maybe there is more to do..)

19.267. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.268. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.269. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.270. Executing OPT_SHARE pass.

19.271. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7094 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7094 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7094 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$7134 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$7134 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$7134 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.272. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.273. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.274. Rerunning OPT passes. (Maybe there is more to do..)

19.275. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.276. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4599:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] 3'000 }, B={ \st.data6 [12:6] 3'000 }, Y=$flatten\st.$procmux$4599_Y [12:3]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9:6] }, B=\st.data6 [12:6], Y=$flatten\st.$procmux$4599_Y [12:6]
      New connections: $flatten\st.$procmux$4599_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2216$370:
      Old ports: A=10'0000000000, B={ \st.data6 [12:6] 3'000 }, Y=\st.peekdata [90:81]
      New ports: A=7'0000000, B=\st.data6 [12:6], Y=\st.peekdata [90:84]
      New connections: \st.peekdata [83:81] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4602:
      Old ports: A=$flatten\st.$procmux$4599_Y [12:3], B={ \st.data6 [12:6] 3'000 }, Y=$flatten\st.$procmux$4602_Y [12:3]
      New ports: A=$flatten\st.$procmux$4599_Y [12:6], B=\st.data6 [12:6], Y=$flatten\st.$procmux$4602_Y [12:6]
      New connections: $flatten\st.$procmux$4602_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4605:
      Old ports: A=$flatten\st.$procmux$4602_Y [12:3], B={ \st.data6 [12:6] 3'000 }, Y=$flatten\st.$procmux$4605_Y [12:3]
      New ports: A=$flatten\st.$procmux$4602_Y [12:6], B=\st.data6 [12:6], Y=$flatten\st.$procmux$4605_Y [12:6]
      New connections: $flatten\st.$procmux$4605_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4611:
      Old ports: A=$flatten\st.$procmux$4605_Y [12:3], B={ \st.data6 [12:6] 3'000 }, Y=$flatten\st.$procmux$4611_Y [12:3]
      New ports: A=$flatten\st.$procmux$4605_Y [12:6], B=\st.data6 [12:6], Y=$flatten\st.$procmux$4611_Y [12:6]
      New connections: $flatten\st.$procmux$4611_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4614:
      Old ports: A=$flatten\st.$procmux$4611_Y [12:3], B={ \st.data6 [12:6] 3'000 }, Y=$flatten\st.$procmux$4614_Y [12:3]
      New ports: A=$flatten\st.$procmux$4611_Y [12:6], B=\st.data6 [12:6], Y=$flatten\st.$procmux$4614_Y [12:6]
      New connections: $flatten\st.$procmux$4614_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4617:
      Old ports: A=$flatten\st.$procmux$4614_Y [12:3], B={ \st.data6 [12:6] 3'000 }, Y=$flatten\st.$procmux$4617_Y [12:3]
      New ports: A=$flatten\st.$procmux$4614_Y [12:6], B=\st.data6 [12:6], Y=$flatten\st.$procmux$4617_Y [12:6]
      New connections: $flatten\st.$procmux$4617_Y [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 7 changes.

19.277. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.278. Executing OPT_SHARE pass.

19.279. Executing OPT_DFF pass (perform DFF optimizations).

19.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.282. Rerunning OPT passes. (Maybe there is more to do..)

19.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.284. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.286. Executing OPT_SHARE pass.

19.287. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7096 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7096 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7096 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$7136 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$7136 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$7136 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.290. Rerunning OPT passes. (Maybe there is more to do..)

19.291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.292. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2217$373:
      Old ports: A=10'0000000000, B={ \st.data7 [12:6] 3'000 }, Y=\st.peekdata [103:94]
      New ports: A=7'0000000, B=\st.data7 [12:6], Y=\st.peekdata [103:97]
      New connections: \st.peekdata [96:94] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.294. Executing OPT_SHARE pass.

19.295. Executing OPT_DFF pass (perform DFF optimizations).

19.296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.298. Rerunning OPT passes. (Maybe there is more to do..)

19.299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.302. Executing OPT_SHARE pass.

19.303. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$7138 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$7138 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$7138 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.306. Rerunning OPT passes. (Maybe there is more to do..)

19.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3443:
      Old ports: A={ \peeklatch [103:97] 3'000 }, B={ \peeklatch [90:84] 3'000 }, Y=$flatten\lh01.$8\datain[12:0] [12:3]
      New ports: A=\peeklatch [103:97], B=\peeklatch [90:84], Y=$flatten\lh01.$8\datain[12:0] [12:6]
      New connections: $flatten\lh01.$8\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3443:
      Old ports: A={ \peeklatch [103:97] 3'000 }, B={ \peeklatch [90:84] 3'000 }, Y=$flatten\lh02.$8\datain[12:0] [12:3]
      New ports: A=\peeklatch [103:97], B=\peeklatch [90:84], Y=$flatten\lh02.$8\datain[12:0] [12:6]
      New connections: $flatten\lh02.$8\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3468:
      Old ports: A=$flatten\lh01.$8\datain[12:0] [12:3], B={ \peeklatch [77:71] 3'000 }, Y=$flatten\lh01.$7\datain[12:0] [12:3]
      New ports: A=$flatten\lh01.$8\datain[12:0] [12:6], B=\peeklatch [77:71], Y=$flatten\lh01.$7\datain[12:0] [12:6]
      New connections: $flatten\lh01.$7\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3468:
      Old ports: A=$flatten\lh02.$8\datain[12:0] [12:3], B={ \peeklatch [77:71] 3'000 }, Y=$flatten\lh02.$7\datain[12:0] [12:3]
      New ports: A=$flatten\lh02.$8\datain[12:0] [12:6], B=\peeklatch [77:71], Y=$flatten\lh02.$7\datain[12:0] [12:6]
      New connections: $flatten\lh02.$7\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3490:
      Old ports: A=$flatten\lh01.$7\datain[12:0] [12:3], B={ \peeklatch [64:58] 3'000 }, Y=$flatten\lh01.$6\datain[12:0] [12:3]
      New ports: A=$flatten\lh01.$7\datain[12:0] [12:6], B=\peeklatch [64:58], Y=$flatten\lh01.$6\datain[12:0] [12:6]
      New connections: $flatten\lh01.$6\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3490:
      Old ports: A=$flatten\lh02.$7\datain[12:0] [12:3], B={ \peeklatch [64:58] 3'000 }, Y=$flatten\lh02.$6\datain[12:0] [12:3]
      New ports: A=$flatten\lh02.$7\datain[12:0] [12:6], B=\peeklatch [64:58], Y=$flatten\lh02.$6\datain[12:0] [12:6]
      New connections: $flatten\lh02.$6\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3509:
      Old ports: A=$flatten\lh01.$6\datain[12:0] [12:3], B={ \peeklatch [51:45] 3'000 }, Y=$flatten\lh01.$5\datain[12:0] [12:3]
      New ports: A=$flatten\lh01.$6\datain[12:0] [12:6], B=\peeklatch [51:45], Y=$flatten\lh01.$5\datain[12:0] [12:6]
      New connections: $flatten\lh01.$5\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3509:
      Old ports: A=$flatten\lh02.$6\datain[12:0] [12:3], B={ \peeklatch [51:45] 3'000 }, Y=$flatten\lh02.$5\datain[12:0] [12:3]
      New ports: A=$flatten\lh02.$6\datain[12:0] [12:6], B=\peeklatch [51:45], Y=$flatten\lh02.$5\datain[12:0] [12:6]
      New connections: $flatten\lh02.$5\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3525:
      Old ports: A=$flatten\lh01.$5\datain[12:0] [12:3], B={ \peeklatch [38:32] 3'000 }, Y=$flatten\lh01.$4\datain[12:0] [12:3]
      New ports: A=$flatten\lh01.$5\datain[12:0] [12:6], B=\peeklatch [38:32], Y=$flatten\lh01.$4\datain[12:0] [12:6]
      New connections: $flatten\lh01.$4\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3525:
      Old ports: A=$flatten\lh02.$5\datain[12:0] [12:3], B={ \peeklatch [38:32] 3'000 }, Y=$flatten\lh02.$4\datain[12:0] [12:3]
      New ports: A=$flatten\lh02.$5\datain[12:0] [12:6], B=\peeklatch [38:32], Y=$flatten\lh02.$4\datain[12:0] [12:6]
      New connections: $flatten\lh02.$4\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3538:
      Old ports: A=$flatten\lh01.$4\datain[12:0] [12:3], B={ \peeklatch [25:19] 3'000 }, Y=$flatten\lh01.$3\datain[12:0] [12:3]
      New ports: A=$flatten\lh01.$4\datain[12:0] [12:6], B=\peeklatch [25:19], Y=$flatten\lh01.$3\datain[12:0] [12:6]
      New connections: $flatten\lh01.$3\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3538:
      Old ports: A=$flatten\lh02.$4\datain[12:0] [12:3], B={ \peeklatch [25:19] 3'000 }, Y=$flatten\lh02.$3\datain[12:0] [12:3]
      New ports: A=$flatten\lh02.$4\datain[12:0] [12:6], B=\peeklatch [25:19], Y=$flatten\lh02.$3\datain[12:0] [12:6]
      New connections: $flatten\lh02.$3\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3548:
      Old ports: A=$flatten\lh01.$3\datain[12:0] [12:3], B={ \peeklatch [12:6] 3'000 }, Y=$flatten\lh01.$2\datain[12:0] [12:3]
      New ports: A=$flatten\lh01.$3\datain[12:0] [12:6], B=\peeklatch [12:6], Y=$flatten\lh01.$2\datain[12:0] [12:6]
      New connections: $flatten\lh01.$2\datain[12:0] [5:3] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3548:
      Old ports: A=$flatten\lh02.$3\datain[12:0] [12:3], B={ \peeklatch [12:6] 3'000 }, Y=$flatten\lh02.$2\datain[12:0] [12:3]
      New ports: A=$flatten\lh02.$3\datain[12:0] [12:6], B=\peeklatch [12:6], Y=$flatten\lh02.$2\datain[12:0] [12:6]
      New connections: $flatten\lh02.$2\datain[12:0] [5:3] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 14 changes.

19.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.310. Executing OPT_SHARE pass.

19.311. Executing OPT_DFF pass (perform DFF optimizations).

19.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.314. Rerunning OPT passes. (Maybe there is more to do..)

19.315. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.316. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.317. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.318. Executing OPT_SHARE pass.

19.319. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7115 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7115 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7115 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7121 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7121 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7121 ($sdffce) from module paj_boundtop_hierarchy_no_mem.

19.320. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

19.321. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.322. Rerunning OPT passes. (Maybe there is more to do..)

19.323. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.324. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.326. Executing OPT_SHARE pass.

19.327. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7098 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7098 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7098 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7099 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7099 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7099 ($dffe) from module paj_boundtop_hierarchy_no_mem.

19.328. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.329. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~4 debug messages>

19.330. Rerunning OPT passes. (Maybe there is more to do..)

19.331. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.332. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.333. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.334. Executing OPT_SHARE pass.

19.335. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7101 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7101 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7101 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7104 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7104 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7104 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7110 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7111 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.336. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~2 debug messages>

19.338. Rerunning OPT passes. (Maybe there is more to do..)

19.339. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.340. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $procmux$3928:
      Old ports: A=4'0000, B={ \boundcont10.boundNodeIDout [9] 3'000 }, Y=$2\boundNodeID[9:0] [9:6]
      New ports: A=1'0, B=\boundcont10.boundNodeIDout [9], Y=$2\boundNodeID[9:0] [9]
      New connections: $2\boundNodeID[9:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $procmux$3934:
      Old ports: A=$2\boundNodeID[9:0] [9:6], B={ \boundcont01.boundNodeIDout [9] 3'000 }, Y=\st.datain [9:6]
      New ports: A=$2\boundNodeID[9:0] [9], B=\boundcont01.boundNodeIDout [9], Y=\st.datain [9]
      New connections: \st.datain [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.342. Executing OPT_SHARE pass.

19.343. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7144 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7144 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7145 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7145 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~3 debug messages>

19.346. Rerunning OPT passes. (Maybe there is more to do..)

19.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.348. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.350. Executing OPT_SHARE pass.

19.351. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7112 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7112 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7112 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.354. Rerunning OPT passes. (Maybe there is more to do..)

19.355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.356. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4883:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] 3'000 }, B={ \st.data0 [12:9] 3'000 }, Y=$flatten\st.$procmux$4883_Y [12:6]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] }, B=\st.data0 [12:9], Y=$flatten\st.$procmux$4883_Y [12:9]
      New connections: $flatten\st.$procmux$4883_Y [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2210$352:
      Old ports: A=7'0000000, B={ \st.data0 [12:9] 3'000 }, Y=\st.peekdata [12:6]
      New ports: A=4'0000, B=\st.data0 [12:9], Y=\st.peekdata [12:9]
      New connections: \st.peekdata [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.357. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.358. Executing OPT_SHARE pass.

19.359. Executing OPT_DFF pass (perform DFF optimizations).

19.360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.362. Rerunning OPT passes. (Maybe there is more to do..)

19.363. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.364. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.365. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.366. Executing OPT_SHARE pass.

19.367. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7113 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7113 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7113 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7139 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7139 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7139 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.368. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.369. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.370. Rerunning OPT passes. (Maybe there is more to do..)

19.371. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.372. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4869:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] 3'000 }, B={ \st.data1 [12:9] 3'000 }, Y=$flatten\st.$procmux$4869_Y [12:6]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] }, B=\st.data1 [12:9], Y=$flatten\st.$procmux$4869_Y [12:9]
      New connections: $flatten\st.$procmux$4869_Y [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2211$355:
      Old ports: A=7'0000000, B={ \st.data1 [12:9] 3'000 }, Y=\st.peekdata [25:19]
      New ports: A=4'0000, B=\st.data1 [12:9], Y=\st.peekdata [25:22]
      New connections: \st.peekdata [21:19] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4872:
      Old ports: A=$flatten\st.$procmux$4869_Y [12:6], B={ \st.data1 [12:9] 3'000 }, Y=$flatten\st.$procmux$4872_Y [12:6]
      New ports: A=$flatten\st.$procmux$4869_Y [12:9], B=\st.data1 [12:9], Y=$flatten\st.$procmux$4872_Y [12:9]
      New connections: $flatten\st.$procmux$4872_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 3 changes.

19.373. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.374. Executing OPT_SHARE pass.

19.375. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7126 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh01.$3\datain[12:0] [8:6], Q = \lh01.ram.mem1 [8:6], rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$7120 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh02.$3\datain[12:0] [8:6], Q = \lh02.ram.mem1 [8:6], rval = 3'000).

19.376. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.377. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.378. Rerunning OPT passes. (Maybe there is more to do..)

19.379. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.380. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.381. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.382. Executing OPT_SHARE pass.

19.383. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7127 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7127 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7127 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$7150 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$7150 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$7150 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.384. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.385. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.386. Rerunning OPT passes. (Maybe there is more to do..)

19.387. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.388. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2212$358:
      Old ports: A=7'0000000, B={ \st.data2 [12:9] 3'000 }, Y=\st.peekdata [38:32]
      New ports: A=4'0000, B=\st.data2 [12:9], Y=\st.peekdata [38:35]
      New connections: \st.peekdata [34:32] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.389. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.390. Executing OPT_SHARE pass.

19.391. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7129 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7129 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7129 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.392. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.394. Rerunning OPT passes. (Maybe there is more to do..)

19.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.396. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4680:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] 3'000 }, B={ \st.data3 [12:9] 3'000 }, Y=$flatten\st.$procmux$4680_Y [12:6]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] }, B=\st.data3 [12:9], Y=$flatten\st.$procmux$4680_Y [12:9]
      New connections: $flatten\st.$procmux$4680_Y [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2213$361:
      Old ports: A=7'0000000, B={ \st.data3 [12:9] 3'000 }, Y=\st.peekdata [51:45]
      New ports: A=4'0000, B=\st.data3 [12:9], Y=\st.peekdata [51:48]
      New connections: \st.peekdata [47:45] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4683:
      Old ports: A=$flatten\st.$procmux$4680_Y [12:6], B={ \st.data3 [12:9] 3'000 }, Y=$flatten\st.$procmux$4683_Y [12:6]
      New ports: A=$flatten\st.$procmux$4680_Y [12:9], B=\st.data3 [12:9], Y=$flatten\st.$procmux$4683_Y [12:9]
      New connections: $flatten\st.$procmux$4683_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4686:
      Old ports: A=$flatten\st.$procmux$4683_Y [12:6], B={ \st.data3 [12:9] 3'000 }, Y=$flatten\st.$procmux$4686_Y [12:6]
      New ports: A=$flatten\st.$procmux$4683_Y [12:9], B=\st.data3 [12:9], Y=$flatten\st.$procmux$4686_Y [12:9]
      New connections: $flatten\st.$procmux$4686_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 4 changes.

19.397. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.398. Executing OPT_SHARE pass.

19.399. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$7164 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7164 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$7164 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.400. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.401. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.402. Rerunning OPT passes. (Maybe there is more to do..)

19.403. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.404. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.405. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.406. Executing OPT_SHARE pass.

19.407. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7131 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7131 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7131 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7166 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$7166 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$7166 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.408. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.410. Rerunning OPT passes. (Maybe there is more to do..)

19.411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.412. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4654:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] 3'000 }, B={ \st.data4 [12:9] 3'000 }, Y=$flatten\st.$procmux$4654_Y [12:6]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] }, B=\st.data4 [12:9], Y=$flatten\st.$procmux$4654_Y [12:9]
      New connections: $flatten\st.$procmux$4654_Y [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2214$364:
      Old ports: A=7'0000000, B={ \st.data4 [12:9] 3'000 }, Y=\st.peekdata [64:58]
      New ports: A=4'0000, B=\st.data4 [12:9], Y=\st.peekdata [64:61]
      New connections: \st.peekdata [60:58] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4660:
      Old ports: A=$flatten\st.$procmux$4654_Y [12:6], B={ \st.data4 [12:9] 3'000 }, Y=$flatten\st.$procmux$4660_Y [12:6]
      New ports: A=$flatten\st.$procmux$4654_Y [12:9], B=\st.data4 [12:9], Y=$flatten\st.$procmux$4660_Y [12:9]
      New connections: $flatten\st.$procmux$4660_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4663:
      Old ports: A=$flatten\st.$procmux$4660_Y [12:6], B={ \st.data4 [12:9] 3'000 }, Y=$flatten\st.$procmux$4663_Y [12:6]
      New ports: A=$flatten\st.$procmux$4660_Y [12:9], B=\st.data4 [12:9], Y=$flatten\st.$procmux$4663_Y [12:9]
      New connections: $flatten\st.$procmux$4663_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4666:
      Old ports: A=$flatten\st.$procmux$4663_Y [12:6], B={ \st.data4 [12:9] 3'000 }, Y=$flatten\st.$procmux$4666_Y [12:6]
      New ports: A=$flatten\st.$procmux$4663_Y [12:9], B=\st.data4 [12:9], Y=$flatten\st.$procmux$4666_Y [12:9]
      New connections: $flatten\st.$procmux$4666_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 5 changes.

19.413. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.414. Executing OPT_SHARE pass.

19.415. Executing OPT_DFF pass (perform DFF optimizations).

19.416. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.417. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.418. Rerunning OPT passes. (Maybe there is more to do..)

19.419. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.420. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.421. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.422. Executing OPT_SHARE pass.

19.423. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7133 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7133 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7133 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$7168 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$7168 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$7168 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.424. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.425. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.426. Rerunning OPT passes. (Maybe there is more to do..)

19.427. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.428. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4628:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] 3'000 }, B={ \st.data5 [12:9] 3'000 }, Y=$flatten\st.$procmux$4628_Y [12:6]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] }, B=\st.data5 [12:9], Y=$flatten\st.$procmux$4628_Y [12:9]
      New connections: $flatten\st.$procmux$4628_Y [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2215$367:
      Old ports: A=7'0000000, B={ \st.data5 [12:9] 3'000 }, Y=\st.peekdata [77:71]
      New ports: A=4'0000, B=\st.data5 [12:9], Y=\st.peekdata [77:74]
      New connections: \st.peekdata [73:71] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4631:
      Old ports: A=$flatten\st.$procmux$4628_Y [12:6], B={ \st.data5 [12:9] 3'000 }, Y=$flatten\st.$procmux$4631_Y [12:6]
      New ports: A=$flatten\st.$procmux$4628_Y [12:9], B=\st.data5 [12:9], Y=$flatten\st.$procmux$4631_Y [12:9]
      New connections: $flatten\st.$procmux$4631_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4637:
      Old ports: A=$flatten\st.$procmux$4631_Y [12:6], B={ \st.data5 [12:9] 3'000 }, Y=$flatten\st.$procmux$4637_Y [12:6]
      New ports: A=$flatten\st.$procmux$4631_Y [12:9], B=\st.data5 [12:9], Y=$flatten\st.$procmux$4637_Y [12:9]
      New connections: $flatten\st.$procmux$4637_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4640:
      Old ports: A=$flatten\st.$procmux$4637_Y [12:6], B={ \st.data5 [12:9] 3'000 }, Y=$flatten\st.$procmux$4640_Y [12:6]
      New ports: A=$flatten\st.$procmux$4637_Y [12:9], B=\st.data5 [12:9], Y=$flatten\st.$procmux$4640_Y [12:9]
      New connections: $flatten\st.$procmux$4640_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4643:
      Old ports: A=$flatten\st.$procmux$4640_Y [12:6], B={ \st.data5 [12:9] 3'000 }, Y=$flatten\st.$procmux$4643_Y [12:6]
      New ports: A=$flatten\st.$procmux$4640_Y [12:9], B=\st.data5 [12:9], Y=$flatten\st.$procmux$4643_Y [12:9]
      New connections: $flatten\st.$procmux$4643_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 6 changes.

19.429. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.430. Executing OPT_SHARE pass.

19.431. Executing OPT_DFF pass (perform DFF optimizations).

19.432. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.433. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.434. Rerunning OPT passes. (Maybe there is more to do..)

19.435. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.436. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.437. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.438. Executing OPT_SHARE pass.

19.439. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7135 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7135 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7135 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$7170 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7170 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$7170 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.440. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.441. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.442. Rerunning OPT passes. (Maybe there is more to do..)

19.443. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.444. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4599:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] 3'000 }, B={ \st.data6 [12:9] 3'000 }, Y=$flatten\st.$procmux$4599_Y [12:6]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b \st.datain [9] }, B=\st.data6 [12:9], Y=$flatten\st.$procmux$4599_Y [12:9]
      New connections: $flatten\st.$procmux$4599_Y [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2216$370:
      Old ports: A=7'0000000, B={ \st.data6 [12:9] 3'000 }, Y=\st.peekdata [90:84]
      New ports: A=4'0000, B=\st.data6 [12:9], Y=\st.peekdata [90:87]
      New connections: \st.peekdata [86:84] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4602:
      Old ports: A=$flatten\st.$procmux$4599_Y [12:6], B={ \st.data6 [12:9] 3'000 }, Y=$flatten\st.$procmux$4602_Y [12:6]
      New ports: A=$flatten\st.$procmux$4599_Y [12:9], B=\st.data6 [12:9], Y=$flatten\st.$procmux$4602_Y [12:9]
      New connections: $flatten\st.$procmux$4602_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4605:
      Old ports: A=$flatten\st.$procmux$4602_Y [12:6], B={ \st.data6 [12:9] 3'000 }, Y=$flatten\st.$procmux$4605_Y [12:6]
      New ports: A=$flatten\st.$procmux$4602_Y [12:9], B=\st.data6 [12:9], Y=$flatten\st.$procmux$4605_Y [12:9]
      New connections: $flatten\st.$procmux$4605_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4611:
      Old ports: A=$flatten\st.$procmux$4605_Y [12:6], B={ \st.data6 [12:9] 3'000 }, Y=$flatten\st.$procmux$4611_Y [12:6]
      New ports: A=$flatten\st.$procmux$4605_Y [12:9], B=\st.data6 [12:9], Y=$flatten\st.$procmux$4611_Y [12:9]
      New connections: $flatten\st.$procmux$4611_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4614:
      Old ports: A=$flatten\st.$procmux$4611_Y [12:6], B={ \st.data6 [12:9] 3'000 }, Y=$flatten\st.$procmux$4614_Y [12:6]
      New ports: A=$flatten\st.$procmux$4611_Y [12:9], B=\st.data6 [12:9], Y=$flatten\st.$procmux$4614_Y [12:9]
      New connections: $flatten\st.$procmux$4614_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4617:
      Old ports: A=$flatten\st.$procmux$4614_Y [12:6], B={ \st.data6 [12:9] 3'000 }, Y=$flatten\st.$procmux$4617_Y [12:6]
      New ports: A=$flatten\st.$procmux$4614_Y [12:9], B=\st.data6 [12:9], Y=$flatten\st.$procmux$4617_Y [12:9]
      New connections: $flatten\st.$procmux$4617_Y [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 7 changes.

19.445. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.446. Executing OPT_SHARE pass.

19.447. Executing OPT_DFF pass (perform DFF optimizations).

19.448. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.450. Rerunning OPT passes. (Maybe there is more to do..)

19.451. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.452. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.453. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.454. Executing OPT_SHARE pass.

19.455. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7137 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7137 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7137 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$7172 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$7172 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$7172 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.456. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.457. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.458. Rerunning OPT passes. (Maybe there is more to do..)

19.459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.460. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2217$373:
      Old ports: A=7'0000000, B={ \st.data7 [12:9] 3'000 }, Y=\st.peekdata [103:97]
      New ports: A=4'0000, B=\st.data7 [12:9], Y=\st.peekdata [103:100]
      New connections: \st.peekdata [99:97] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.461. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.462. Executing OPT_SHARE pass.

19.463. Executing OPT_DFF pass (perform DFF optimizations).

19.464. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.465. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.466. Rerunning OPT passes. (Maybe there is more to do..)

19.467. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.468. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.469. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.470. Executing OPT_SHARE pass.

19.471. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$7174 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$7174 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$7174 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.472. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.474. Rerunning OPT passes. (Maybe there is more to do..)

19.475. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

19.476. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3443:
      Old ports: A={ \peeklatch [103:100] 3'000 }, B={ \peeklatch [90:87] 3'000 }, Y=$flatten\lh01.$8\datain[12:0] [12:6]
      New ports: A=\peeklatch [103:100], B=\peeklatch [90:87], Y=$flatten\lh01.$8\datain[12:0] [12:9]
      New connections: $flatten\lh01.$8\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3443:
      Old ports: A={ \peeklatch [103:100] 3'000 }, B={ \peeklatch [90:87] 3'000 }, Y=$flatten\lh02.$8\datain[12:0] [12:6]
      New ports: A=\peeklatch [103:100], B=\peeklatch [90:87], Y=$flatten\lh02.$8\datain[12:0] [12:9]
      New connections: $flatten\lh02.$8\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3468:
      Old ports: A=$flatten\lh01.$8\datain[12:0] [12:6], B={ \peeklatch [77:74] 3'000 }, Y=$flatten\lh01.$7\datain[12:0] [12:6]
      New ports: A=$flatten\lh01.$8\datain[12:0] [12:9], B=\peeklatch [77:74], Y=$flatten\lh01.$7\datain[12:0] [12:9]
      New connections: $flatten\lh01.$7\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3468:
      Old ports: A=$flatten\lh02.$8\datain[12:0] [12:6], B={ \peeklatch [77:74] 3'000 }, Y=$flatten\lh02.$7\datain[12:0] [12:6]
      New ports: A=$flatten\lh02.$8\datain[12:0] [12:9], B=\peeklatch [77:74], Y=$flatten\lh02.$7\datain[12:0] [12:9]
      New connections: $flatten\lh02.$7\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3490:
      Old ports: A=$flatten\lh01.$7\datain[12:0] [12:6], B={ \peeklatch [64:61] 3'000 }, Y=$flatten\lh01.$6\datain[12:0] [12:6]
      New ports: A=$flatten\lh01.$7\datain[12:0] [12:9], B=\peeklatch [64:61], Y=$flatten\lh01.$6\datain[12:0] [12:9]
      New connections: $flatten\lh01.$6\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3490:
      Old ports: A=$flatten\lh02.$7\datain[12:0] [12:6], B={ \peeklatch [64:61] 3'000 }, Y=$flatten\lh02.$6\datain[12:0] [12:6]
      New ports: A=$flatten\lh02.$7\datain[12:0] [12:9], B=\peeklatch [64:61], Y=$flatten\lh02.$6\datain[12:0] [12:9]
      New connections: $flatten\lh02.$6\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3509:
      Old ports: A=$flatten\lh01.$6\datain[12:0] [12:6], B={ \peeklatch [51:48] 3'000 }, Y=$flatten\lh01.$5\datain[12:0] [12:6]
      New ports: A=$flatten\lh01.$6\datain[12:0] [12:9], B=\peeklatch [51:48], Y=$flatten\lh01.$5\datain[12:0] [12:9]
      New connections: $flatten\lh01.$5\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3509:
      Old ports: A=$flatten\lh02.$6\datain[12:0] [12:6], B={ \peeklatch [51:48] 3'000 }, Y=$flatten\lh02.$5\datain[12:0] [12:6]
      New ports: A=$flatten\lh02.$6\datain[12:0] [12:9], B=\peeklatch [51:48], Y=$flatten\lh02.$5\datain[12:0] [12:9]
      New connections: $flatten\lh02.$5\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3525:
      Old ports: A=$flatten\lh01.$5\datain[12:0] [12:6], B={ \peeklatch [38:35] 3'000 }, Y=$flatten\lh01.$4\datain[12:0] [12:6]
      New ports: A=$flatten\lh01.$5\datain[12:0] [12:9], B=\peeklatch [38:35], Y=$flatten\lh01.$4\datain[12:0] [12:9]
      New connections: $flatten\lh01.$4\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3525:
      Old ports: A=$flatten\lh02.$5\datain[12:0] [12:6], B={ \peeklatch [38:35] 3'000 }, Y=$flatten\lh02.$4\datain[12:0] [12:6]
      New ports: A=$flatten\lh02.$5\datain[12:0] [12:9], B=\peeklatch [38:35], Y=$flatten\lh02.$4\datain[12:0] [12:9]
      New connections: $flatten\lh02.$4\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3538:
      Old ports: A=$flatten\lh01.$4\datain[12:0] [12:6], B={ \peeklatch [25:22] 3'000 }, Y=$flatten\lh01.$3\datain[12:0] [12:6]
      New ports: A=$flatten\lh01.$4\datain[12:0] [12:9], B=\peeklatch [25:22], Y=$flatten\lh01.$3\datain[12:0] [12:9]
      New connections: $flatten\lh01.$3\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3538:
      Old ports: A=$flatten\lh02.$4\datain[12:0] [12:6], B={ \peeklatch [25:22] 3'000 }, Y=$flatten\lh02.$3\datain[12:0] [12:6]
      New ports: A=$flatten\lh02.$4\datain[12:0] [12:9], B=\peeklatch [25:22], Y=$flatten\lh02.$3\datain[12:0] [12:9]
      New connections: $flatten\lh02.$3\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3548:
      Old ports: A=$flatten\lh01.$3\datain[12:0] [12:6], B={ \peeklatch [12:9] 3'000 }, Y=$flatten\lh01.$2\datain[12:0] [12:6]
      New ports: A=$flatten\lh01.$3\datain[12:0] [12:9], B=\peeklatch [12:9], Y=$flatten\lh01.$2\datain[12:0] [12:9]
      New connections: $flatten\lh01.$2\datain[12:0] [8:6] = 3'000
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3548:
      Old ports: A=$flatten\lh02.$3\datain[12:0] [12:6], B={ \peeklatch [12:9] 3'000 }, Y=$flatten\lh02.$2\datain[12:0] [12:6]
      New ports: A=$flatten\lh02.$3\datain[12:0] [12:9], B=\peeklatch [12:9], Y=$flatten\lh02.$2\datain[12:0] [12:9]
      New connections: $flatten\lh02.$2\datain[12:0] [8:6] = 3'000
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 14 changes.

19.477. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.478. Executing OPT_SHARE pass.

19.479. Executing OPT_DFF pass (perform DFF optimizations).

19.480. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.481. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.482. Rerunning OPT passes. (Maybe there is more to do..)

19.483. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.484. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.485. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.486. Executing OPT_SHARE pass.

19.487. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7151 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7151 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7151 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7157 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7157 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7157 ($sdffce) from module paj_boundtop_hierarchy_no_mem.

19.488. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

19.489. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.490. Rerunning OPT passes. (Maybe there is more to do..)

19.491. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.492. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.493. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.494. Executing OPT_SHARE pass.

19.495. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7140 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7140 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7140 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7141 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7141 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$7141 ($dffe) from module paj_boundtop_hierarchy_no_mem.

19.496. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.497. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~8 debug messages>

19.498. Rerunning OPT passes. (Maybe there is more to do..)

19.499. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~62 debug messages>

19.500. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    New ctrl vector for $pmux cell $flatten\boundcont01.$procmux$2858: \boundcont01.state [13]
    New ctrl vector for $pmux cell $flatten\boundcont10.$procmux$2858: \boundcont10.state [13]
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.501. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.502. Executing OPT_SHARE pass.

19.503. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\boundcont10.$auto$ff.cc:266:slice$6668 ($sdff) from module paj_boundtop_hierarchy_no_mem (D = $flatten\boundcont10.$add$boundtop.v:925$147_Y, Q = \boundcont10.addr, rval = 12'000000000000).
Adding SRST signal on $flatten\boundcont01.$auto$ff.cc:266:slice$6668 ($sdff) from module paj_boundtop_hierarchy_no_mem (D = $flatten\boundcont01.$add$boundtop.v:925$147_Y, Q = \boundcont01.addr, rval = 12'000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7142 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7143 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7146 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7146 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7147 ($sdff) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$7147 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.504. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 6 unused cells and 10 unused wires.
<suppressed ~9 debug messages>

19.505. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~6 debug messages>

19.506. Rerunning OPT passes. (Maybe there is more to do..)

19.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.508. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.509. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.510. Executing OPT_SHARE pass.

19.511. Executing OPT_DFF pass (perform DFF optimizations).

19.512. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

19.513. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.514. Rerunning OPT passes. (Maybe there is more to do..)

19.515. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.516. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.517. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.518. Executing OPT_SHARE pass.

19.519. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7148 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.520. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.521. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.522. Rerunning OPT passes. (Maybe there is more to do..)

19.523. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.524. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4883:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b 1'0 }, B={ \st.data0 [12:10] 1'0 }, Y=$flatten\st.$procmux$4883_Y [12:9]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b }, B=\st.data0 [12:10], Y=$flatten\st.$procmux$4883_Y [12:10]
      New connections: $flatten\st.$procmux$4883_Y [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2210$352:
      Old ports: A=4'0000, B={ \st.data0 [12:10] 1'0 }, Y=\st.peekdata [12:9]
      New ports: A=3'000, B=\st.data0 [12:10], Y=\st.peekdata [12:10]
      New connections: \st.peekdata [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 2 changes.

19.525. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.526. Executing OPT_SHARE pass.

19.527. Executing OPT_DFF pass (perform DFF optimizations).

19.528. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.529. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.530. Rerunning OPT passes. (Maybe there is more to do..)

19.531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.532. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.533. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.534. Executing OPT_SHARE pass.

19.535. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7149 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7175 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.536. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.537. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.538. Rerunning OPT passes. (Maybe there is more to do..)

19.539. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.540. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4869:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b 1'0 }, B={ \st.data1 [12:10] 1'0 }, Y=$flatten\st.$procmux$4869_Y [12:9]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b }, B=\st.data1 [12:10], Y=$flatten\st.$procmux$4869_Y [12:10]
      New connections: $flatten\st.$procmux$4869_Y [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2211$355:
      Old ports: A=4'0000, B={ \st.data1 [12:10] 1'0 }, Y=\st.peekdata [25:22]
      New ports: A=3'000, B=\st.data1 [12:10], Y=\st.peekdata [25:23]
      New connections: \st.peekdata [22] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4872:
      Old ports: A=$flatten\st.$procmux$4869_Y [12:9], B={ \st.data1 [12:10] 1'0 }, Y=$flatten\st.$procmux$4872_Y [12:9]
      New ports: A=$flatten\st.$procmux$4869_Y [12:10], B=\st.data1 [12:10], Y=$flatten\st.$procmux$4872_Y [12:10]
      New connections: $flatten\st.$procmux$4872_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 3 changes.

19.541. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.542. Executing OPT_SHARE pass.

19.543. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$7162 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh02.$3\datain[12:0] [9], Q = \lh02.ram.mem1 [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$7156 ($sdffce) from module paj_boundtop_hierarchy_no_mem (D = $flatten\lh01.$3\datain[12:0] [9], Q = \lh01.ram.mem1 [9], rval = 1'0).

19.544. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.545. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.546. Rerunning OPT passes. (Maybe there is more to do..)

19.547. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.548. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.549. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.550. Executing OPT_SHARE pass.

19.551. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7163 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$7190 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.552. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.553. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.554. Rerunning OPT passes. (Maybe there is more to do..)

19.555. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.556. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2212$358:
      Old ports: A=4'0000, B={ \st.data2 [12:10] 1'0 }, Y=\st.peekdata [38:35]
      New ports: A=3'000, B=\st.data2 [12:10], Y=\st.peekdata [38:36]
      New connections: \st.peekdata [35] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.557. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.558. Executing OPT_SHARE pass.

19.559. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7165 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.560. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.561. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.562. Rerunning OPT passes. (Maybe there is more to do..)

19.563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.564. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4680:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b 1'0 }, B={ \st.data3 [12:10] 1'0 }, Y=$flatten\st.$procmux$4680_Y [12:9]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b }, B=\st.data3 [12:10], Y=$flatten\st.$procmux$4680_Y [12:10]
      New connections: $flatten\st.$procmux$4680_Y [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2213$361:
      Old ports: A=4'0000, B={ \st.data3 [12:10] 1'0 }, Y=\st.peekdata [51:48]
      New ports: A=3'000, B=\st.data3 [12:10], Y=\st.peekdata [51:49]
      New connections: \st.peekdata [48] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4683:
      Old ports: A=$flatten\st.$procmux$4680_Y [12:9], B={ \st.data3 [12:10] 1'0 }, Y=$flatten\st.$procmux$4683_Y [12:9]
      New ports: A=$flatten\st.$procmux$4680_Y [12:10], B=\st.data3 [12:10], Y=$flatten\st.$procmux$4683_Y [12:10]
      New connections: $flatten\st.$procmux$4683_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4686:
      Old ports: A=$flatten\st.$procmux$4683_Y [12:9], B={ \st.data3 [12:10] 1'0 }, Y=$flatten\st.$procmux$4686_Y [12:9]
      New ports: A=$flatten\st.$procmux$4683_Y [12:10], B=\st.data3 [12:10], Y=$flatten\st.$procmux$4686_Y [12:10]
      New connections: $flatten\st.$procmux$4686_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 4 changes.

19.565. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.566. Executing OPT_SHARE pass.

19.567. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$7204 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.568. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.569. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.570. Rerunning OPT passes. (Maybe there is more to do..)

19.571. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.572. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.573. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.574. Executing OPT_SHARE pass.

19.575. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7167 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$7206 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.576. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.578. Rerunning OPT passes. (Maybe there is more to do..)

19.579. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.580. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4654:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b 1'0 }, B={ \st.data4 [12:10] 1'0 }, Y=$flatten\st.$procmux$4654_Y [12:9]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b }, B=\st.data4 [12:10], Y=$flatten\st.$procmux$4654_Y [12:10]
      New connections: $flatten\st.$procmux$4654_Y [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2214$364:
      Old ports: A=4'0000, B={ \st.data4 [12:10] 1'0 }, Y=\st.peekdata [64:61]
      New ports: A=3'000, B=\st.data4 [12:10], Y=\st.peekdata [64:62]
      New connections: \st.peekdata [61] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4660:
      Old ports: A=$flatten\st.$procmux$4654_Y [12:9], B={ \st.data4 [12:10] 1'0 }, Y=$flatten\st.$procmux$4660_Y [12:9]
      New ports: A=$flatten\st.$procmux$4654_Y [12:10], B=\st.data4 [12:10], Y=$flatten\st.$procmux$4660_Y [12:10]
      New connections: $flatten\st.$procmux$4660_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4663:
      Old ports: A=$flatten\st.$procmux$4660_Y [12:9], B={ \st.data4 [12:10] 1'0 }, Y=$flatten\st.$procmux$4663_Y [12:9]
      New ports: A=$flatten\st.$procmux$4660_Y [12:10], B=\st.data4 [12:10], Y=$flatten\st.$procmux$4663_Y [12:10]
      New connections: $flatten\st.$procmux$4663_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4666:
      Old ports: A=$flatten\st.$procmux$4663_Y [12:9], B={ \st.data4 [12:10] 1'0 }, Y=$flatten\st.$procmux$4666_Y [12:9]
      New ports: A=$flatten\st.$procmux$4663_Y [12:10], B=\st.data4 [12:10], Y=$flatten\st.$procmux$4666_Y [12:10]
      New connections: $flatten\st.$procmux$4666_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 5 changes.

19.581. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.582. Executing OPT_SHARE pass.

19.583. Executing OPT_DFF pass (perform DFF optimizations).

19.584. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.586. Rerunning OPT passes. (Maybe there is more to do..)

19.587. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.588. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.589. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.590. Executing OPT_SHARE pass.

19.591. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7169 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$7208 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.592. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.593. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.594. Rerunning OPT passes. (Maybe there is more to do..)

19.595. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.596. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4628:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b 1'0 }, B={ \st.data5 [12:10] 1'0 }, Y=$flatten\st.$procmux$4628_Y [12:9]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b }, B=\st.data5 [12:10], Y=$flatten\st.$procmux$4628_Y [12:10]
      New connections: $flatten\st.$procmux$4628_Y [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2215$367:
      Old ports: A=4'0000, B={ \st.data5 [12:10] 1'0 }, Y=\st.peekdata [77:74]
      New ports: A=3'000, B=\st.data5 [12:10], Y=\st.peekdata [77:75]
      New connections: \st.peekdata [74] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4631:
      Old ports: A=$flatten\st.$procmux$4628_Y [12:9], B={ \st.data5 [12:10] 1'0 }, Y=$flatten\st.$procmux$4631_Y [12:9]
      New ports: A=$flatten\st.$procmux$4628_Y [12:10], B=\st.data5 [12:10], Y=$flatten\st.$procmux$4631_Y [12:10]
      New connections: $flatten\st.$procmux$4631_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4637:
      Old ports: A=$flatten\st.$procmux$4631_Y [12:9], B={ \st.data5 [12:10] 1'0 }, Y=$flatten\st.$procmux$4637_Y [12:9]
      New ports: A=$flatten\st.$procmux$4631_Y [12:10], B=\st.data5 [12:10], Y=$flatten\st.$procmux$4637_Y [12:10]
      New connections: $flatten\st.$procmux$4637_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4640:
      Old ports: A=$flatten\st.$procmux$4637_Y [12:9], B={ \st.data5 [12:10] 1'0 }, Y=$flatten\st.$procmux$4640_Y [12:9]
      New ports: A=$flatten\st.$procmux$4637_Y [12:10], B=\st.data5 [12:10], Y=$flatten\st.$procmux$4640_Y [12:10]
      New connections: $flatten\st.$procmux$4640_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4643:
      Old ports: A=$flatten\st.$procmux$4640_Y [12:9], B={ \st.data5 [12:10] 1'0 }, Y=$flatten\st.$procmux$4643_Y [12:9]
      New ports: A=$flatten\st.$procmux$4640_Y [12:10], B=\st.data5 [12:10], Y=$flatten\st.$procmux$4643_Y [12:10]
      New connections: $flatten\st.$procmux$4643_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 6 changes.

19.597. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.598. Executing OPT_SHARE pass.

19.599. Executing OPT_DFF pass (perform DFF optimizations).

19.600. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.601. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.602. Rerunning OPT passes. (Maybe there is more to do..)

19.603. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.604. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.605. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.606. Executing OPT_SHARE pass.

19.607. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7171 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$7210 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.608. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.609. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.610. Rerunning OPT passes. (Maybe there is more to do..)

19.611. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.612. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4599:
      Old ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b 1'0 }, B={ \st.data6 [12:10] 1'0 }, Y=$flatten\st.$procmux$4599_Y [12:9]
      New ports: A={ \ri.hit3b \ri.hit3b \ri.hit3b }, B=\st.data6 [12:10], Y=$flatten\st.$procmux$4599_Y [12:10]
      New connections: $flatten\st.$procmux$4599_Y [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2216$370:
      Old ports: A=4'0000, B={ \st.data6 [12:10] 1'0 }, Y=\st.peekdata [90:87]
      New ports: A=3'000, B=\st.data6 [12:10], Y=\st.peekdata [90:88]
      New connections: \st.peekdata [87] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4602:
      Old ports: A=$flatten\st.$procmux$4599_Y [12:9], B={ \st.data6 [12:10] 1'0 }, Y=$flatten\st.$procmux$4602_Y [12:9]
      New ports: A=$flatten\st.$procmux$4599_Y [12:10], B=\st.data6 [12:10], Y=$flatten\st.$procmux$4602_Y [12:10]
      New connections: $flatten\st.$procmux$4602_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4605:
      Old ports: A=$flatten\st.$procmux$4602_Y [12:9], B={ \st.data6 [12:10] 1'0 }, Y=$flatten\st.$procmux$4605_Y [12:9]
      New ports: A=$flatten\st.$procmux$4602_Y [12:10], B=\st.data6 [12:10], Y=$flatten\st.$procmux$4605_Y [12:10]
      New connections: $flatten\st.$procmux$4605_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4611:
      Old ports: A=$flatten\st.$procmux$4605_Y [12:9], B={ \st.data6 [12:10] 1'0 }, Y=$flatten\st.$procmux$4611_Y [12:9]
      New ports: A=$flatten\st.$procmux$4605_Y [12:10], B=\st.data6 [12:10], Y=$flatten\st.$procmux$4611_Y [12:10]
      New connections: $flatten\st.$procmux$4611_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4614:
      Old ports: A=$flatten\st.$procmux$4611_Y [12:9], B={ \st.data6 [12:10] 1'0 }, Y=$flatten\st.$procmux$4614_Y [12:9]
      New ports: A=$flatten\st.$procmux$4611_Y [12:10], B=\st.data6 [12:10], Y=$flatten\st.$procmux$4614_Y [12:10]
      New connections: $flatten\st.$procmux$4614_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$procmux$4617:
      Old ports: A=$flatten\st.$procmux$4614_Y [12:9], B={ \st.data6 [12:10] 1'0 }, Y=$flatten\st.$procmux$4617_Y [12:9]
      New ports: A=$flatten\st.$procmux$4614_Y [12:10], B=\st.data6 [12:10], Y=$flatten\st.$procmux$4617_Y [12:10]
      New connections: $flatten\st.$procmux$4617_Y [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 7 changes.

19.613. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.614. Executing OPT_SHARE pass.

19.615. Executing OPT_DFF pass (perform DFF optimizations).

19.616. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.618. Rerunning OPT passes. (Maybe there is more to do..)

19.619. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.620. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.621. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.622. Executing OPT_SHARE pass.

19.623. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7173 ($sdffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$7212 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.624. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.626. Rerunning OPT passes. (Maybe there is more to do..)

19.627. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.628. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\st.$ternary$boundtop.v:2217$373:
      Old ports: A=4'0000, B={ \st.data7 [12:10] 1'0 }, Y=\st.peekdata [103:100]
      New ports: A=3'000, B=\st.data7 [12:10], Y=\st.peekdata [103:101]
      New connections: \st.peekdata [100] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 1 changes.

19.629. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.630. Executing OPT_SHARE pass.

19.631. Executing OPT_DFF pass (perform DFF optimizations).

19.632. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.634. Rerunning OPT passes. (Maybe there is more to do..)

19.635. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.636. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.637. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.638. Executing OPT_SHARE pass.

19.639. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$7214 ($sdffe) from module paj_boundtop_hierarchy_no_mem.

19.640. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.641. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.642. Rerunning OPT passes. (Maybe there is more to do..)

19.643. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

19.644. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3443:
      Old ports: A={ \peeklatch [103:101] 1'0 }, B={ \peeklatch [90:88] 1'0 }, Y=$flatten\lh01.$8\datain[12:0] [12:9]
      New ports: A=\peeklatch [103:101], B=\peeklatch [90:88], Y=$flatten\lh01.$8\datain[12:0] [12:10]
      New connections: $flatten\lh01.$8\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3443:
      Old ports: A={ \peeklatch [103:101] 1'0 }, B={ \peeklatch [90:88] 1'0 }, Y=$flatten\lh02.$8\datain[12:0] [12:9]
      New ports: A=\peeklatch [103:101], B=\peeklatch [90:88], Y=$flatten\lh02.$8\datain[12:0] [12:10]
      New connections: $flatten\lh02.$8\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3468:
      Old ports: A=$flatten\lh01.$8\datain[12:0] [12:9], B={ \peeklatch [77:75] 1'0 }, Y=$flatten\lh01.$7\datain[12:0] [12:9]
      New ports: A=$flatten\lh01.$8\datain[12:0] [12:10], B=\peeklatch [77:75], Y=$flatten\lh01.$7\datain[12:0] [12:10]
      New connections: $flatten\lh01.$7\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3468:
      Old ports: A=$flatten\lh02.$8\datain[12:0] [12:9], B={ \peeklatch [77:75] 1'0 }, Y=$flatten\lh02.$7\datain[12:0] [12:9]
      New ports: A=$flatten\lh02.$8\datain[12:0] [12:10], B=\peeklatch [77:75], Y=$flatten\lh02.$7\datain[12:0] [12:10]
      New connections: $flatten\lh02.$7\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3490:
      Old ports: A=$flatten\lh01.$7\datain[12:0] [12:9], B={ \peeklatch [64:62] 1'0 }, Y=$flatten\lh01.$6\datain[12:0] [12:9]
      New ports: A=$flatten\lh01.$7\datain[12:0] [12:10], B=\peeklatch [64:62], Y=$flatten\lh01.$6\datain[12:0] [12:10]
      New connections: $flatten\lh01.$6\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3490:
      Old ports: A=$flatten\lh02.$7\datain[12:0] [12:9], B={ \peeklatch [64:62] 1'0 }, Y=$flatten\lh02.$6\datain[12:0] [12:9]
      New ports: A=$flatten\lh02.$7\datain[12:0] [12:10], B=\peeklatch [64:62], Y=$flatten\lh02.$6\datain[12:0] [12:10]
      New connections: $flatten\lh02.$6\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3509:
      Old ports: A=$flatten\lh01.$6\datain[12:0] [12:9], B={ \peeklatch [51:49] 1'0 }, Y=$flatten\lh01.$5\datain[12:0] [12:9]
      New ports: A=$flatten\lh01.$6\datain[12:0] [12:10], B=\peeklatch [51:49], Y=$flatten\lh01.$5\datain[12:0] [12:10]
      New connections: $flatten\lh01.$5\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3509:
      Old ports: A=$flatten\lh02.$6\datain[12:0] [12:9], B={ \peeklatch [51:49] 1'0 }, Y=$flatten\lh02.$5\datain[12:0] [12:9]
      New ports: A=$flatten\lh02.$6\datain[12:0] [12:10], B=\peeklatch [51:49], Y=$flatten\lh02.$5\datain[12:0] [12:10]
      New connections: $flatten\lh02.$5\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3525:
      Old ports: A=$flatten\lh01.$5\datain[12:0] [12:9], B={ \peeklatch [38:36] 1'0 }, Y=$flatten\lh01.$4\datain[12:0] [12:9]
      New ports: A=$flatten\lh01.$5\datain[12:0] [12:10], B=\peeklatch [38:36], Y=$flatten\lh01.$4\datain[12:0] [12:10]
      New connections: $flatten\lh01.$4\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3525:
      Old ports: A=$flatten\lh02.$5\datain[12:0] [12:9], B={ \peeklatch [38:36] 1'0 }, Y=$flatten\lh02.$4\datain[12:0] [12:9]
      New ports: A=$flatten\lh02.$5\datain[12:0] [12:10], B=\peeklatch [38:36], Y=$flatten\lh02.$4\datain[12:0] [12:10]
      New connections: $flatten\lh02.$4\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3538:
      Old ports: A=$flatten\lh01.$4\datain[12:0] [12:9], B={ \peeklatch [25:23] 1'0 }, Y=$flatten\lh01.$3\datain[12:0] [12:9]
      New ports: A=$flatten\lh01.$4\datain[12:0] [12:10], B=\peeklatch [25:23], Y=$flatten\lh01.$3\datain[12:0] [12:10]
      New connections: $flatten\lh01.$3\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3538:
      Old ports: A=$flatten\lh02.$4\datain[12:0] [12:9], B={ \peeklatch [25:23] 1'0 }, Y=$flatten\lh02.$3\datain[12:0] [12:9]
      New ports: A=$flatten\lh02.$4\datain[12:0] [12:10], B=\peeklatch [25:23], Y=$flatten\lh02.$3\datain[12:0] [12:10]
      New connections: $flatten\lh02.$3\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
    Consolidated identical input bits for $mux cell $flatten\lh01.$procmux$3548:
      Old ports: A=$flatten\lh01.$3\datain[12:0] [12:9], B={ \peeklatch [12:10] 1'0 }, Y=$flatten\lh01.$2\datain[12:0] [12:9]
      New ports: A=$flatten\lh01.$3\datain[12:0] [12:10], B=\peeklatch [12:10], Y=$flatten\lh01.$2\datain[12:0] [12:10]
      New connections: $flatten\lh01.$2\datain[12:0] [9] = 1'0
    Consolidated identical input bits for $mux cell $flatten\lh02.$procmux$3548:
      Old ports: A=$flatten\lh02.$3\datain[12:0] [12:9], B={ \peeklatch [12:10] 1'0 }, Y=$flatten\lh02.$2\datain[12:0] [12:9]
      New ports: A=$flatten\lh02.$3\datain[12:0] [12:10], B=\peeklatch [12:10], Y=$flatten\lh02.$2\datain[12:0] [12:10]
      New connections: $flatten\lh02.$2\datain[12:0] [9] = 1'0
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 14 changes.

19.645. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.646. Executing OPT_SHARE pass.

19.647. Executing OPT_DFF pass (perform DFF optimizations).

19.648. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.649. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.650. Rerunning OPT passes. (Maybe there is more to do..)

19.651. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.652. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.653. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.654. Executing OPT_SHARE pass.

19.655. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7191 ($sdffce) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7197 ($sdffce) from module paj_boundtop_hierarchy_no_mem.

19.656. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

19.657. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.658. Rerunning OPT passes. (Maybe there is more to do..)

19.659. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.660. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.661. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.662. Executing OPT_SHARE pass.

19.663. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7176 ($dffe) from module paj_boundtop_hierarchy_no_mem.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$7177 ($dffe) from module paj_boundtop_hierarchy_no_mem.

19.664. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.665. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~2 debug messages>

19.666. Rerunning OPT passes. (Maybe there is more to do..)

19.667. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.668. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.669. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

19.670. Executing OPT_SHARE pass.

19.671. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$7100 ($sdff) from module paj_boundtop_hierarchy_no_mem.

19.672. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.673. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~8 debug messages>

19.674. Rerunning OPT passes. (Maybe there is more to do..)

19.675. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.676. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.677. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.678. Executing OPT_SHARE pass.

19.679. Executing OPT_DFF pass (perform DFF optimizations).

19.680. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

19.681. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.682. Rerunning OPT passes. (Maybe there is more to do..)

19.683. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

19.684. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

19.685. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

19.686. Executing OPT_SHARE pass.

19.687. Executing OPT_DFF pass (perform DFF optimizations).

19.688. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

19.689. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

19.690. Finished OPT passes. (There is nothing left to do.)

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

21. Executing TECHMAP pass (map to technology primitives).

21.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v' to AST representation.
Generating RTLIL representation for module `\adffe2dff'.
Successfully finished Verilog frontend.

21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

22. Executing TECHMAP pass (map to technology primitives).

22.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v' to AST representation.
Generating RTLIL representation for module `\aldff2dff'.
Successfully finished Verilog frontend.

22.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

23. Executing TECHMAP pass (map to technology primitives).

23.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v' to AST representation.
Generating RTLIL representation for module `\aldffe2dff'.
Successfully finished Verilog frontend.

23.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram'.
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

24.6. Executing OPT_SHARE pass.

24.7. Executing OPT_DFF pass (perform DFF optimizations).

24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram..
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

24.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$0599445ca2deee8a3a936f6577b0b3c330ef6f51\single_port_ram.
Optimizing module paj_boundtop_hierarchy_no_mem.

24.10. Finished OPT passes. (There is nothing left to do.)

25. Starting parmys pass.
Reading Configuration file
Architecture: EArch.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
Creating Odin-II Netlist from Design
--------------------------------------------------------------------
High-level Synthesis Begin

Elaboration Time: 0.3ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Hard Logical Memory Distribution
============================
SPRAM: 32 width 1024 depth

Total Logical Memory Blocks = 1 
Total Logical Memory bits = 32768 
Max Memory Width = 32 
Max Memory Depth = 1024 


Optimization Time: 0.4ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 1.7ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II

Total Synthesis Time: 2.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0

Hard adder Distribution
============================


Total # of chains = 0

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 0


The Total Number of Hard Block adders: 0


Geometric mean adder/subtractor chain length: 10.40

Hard MINUS Distribution
============================


Total # of chains = 3

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 15


The Total Number of Hard Block subs: 35

	==== Stats ====
Number of <INPUT_NODE> node:              274
Number of <OUTPUT_NODE> node:             193
Number of <ADD> node:                     151
Number of <LOGICAL_NOT> node:             29
Number of <MEMORY> node:                  32
Number of <GENERIC> node:                 790
Total estimated number of lut:            2406
Total number of node:                     973
Longest path:                             117
Average path:                             4


--------------------------------------------------------------------
Updating the Design
--------------------------------------------------------------------
parmys pass finished.

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~29 debug messages>

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

26.6. Executing OPT_SHARE pass.

26.7. Executing OPT_DFF pass (perform DFF optimizations).

26.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 0 unused cells and 186 unused wires.
<suppressed ~1 debug messages>

26.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module paj_boundtop_hierarchy_no_mem.

26.10. Rerunning OPT passes. (Maybe there is more to do..)

26.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \paj_boundtop_hierarchy_no_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~59 debug messages>

26.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \paj_boundtop_hierarchy_no_mem.
Performed a total of 0 changes.

26.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
Removed a total of 0 cells.

26.14. Executing OPT_SHARE pass.

26.15. Executing OPT_DFF pass (perform DFF optimizations).

26.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..

26.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module paj_boundtop_hierarchy_no_mem.

26.18. Finished OPT passes. (There is nothing left to do.)

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/ljw/VTR/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Running "alumacc" on wrapper $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$lt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2317 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~1482 debug messages>

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
<suppressed ~1833 debug messages>
Removed a total of 611 cells.

28.3. Executing OPT_DFF pass (perform DFF optimizations).

28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 631 unused cells and 2022 unused wires.
<suppressed ~632 debug messages>

28.5. Finished fast OPT passes.

29. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module paj_boundtop_hierarchy_no_mem.
<suppressed ~2 debug messages>

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\paj_boundtop_hierarchy_no_mem'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

30.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \paj_boundtop_hierarchy_no_mem..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

30.4. Finished fast OPT passes.

31. Printing statistics.

31. Printing statistics.

=== paj_boundtop_hierarchy_no_mem ===

   Number of wires:               4530
   Number of wire bits:           6664
   Number of public wires:         529
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5514
     $_AND_                        928
     $_DFF_P_                      862
     $_MUX_                       1998
     $_NOT_                        459
     $_OR_                         856
     $_XOR_                        228
     adder                         151
     single_port_ram                32


=== paj_boundtop_hierarchy_no_mem ===

   Number of wires:               4530
   Number of wire bits:           6664
   Number of public wires:         529
   Number of public wire bits:     529
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5514
     $_AND_                        928
     $_DFF_P_                      862
     $_MUX_                       1998
     $_NOT_                        459
     $_OR_                         856
     $_XOR_                        228
     adder                         151
     single_port_ram                32

32. Executing HIERARCHY pass (managing design hierarchy).

32.1. Finding top of design hierarchy..
root of   1 design levels: paj_boundtop_hierarchy_no_mem
Automatically selected paj_boundtop_hierarchy_no_mem as design top module.

32.2. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem

32.3. Analyzing design hierarchy..
Top module:  \paj_boundtop_hierarchy_no_mem
Removed 0 unused modules.

33. Executing BLIF backend.

Warnings: 13 unique messages, 39 total
End of script. Logfile hash: 95e7847616, CPU: user 6.12s system 0.23s, MEM: 45.80 MB peak
Yosys 0.26 (git sha1 7a967625680, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 26% 109x opt_expr (1 sec), 20% 105x opt_clean (1 sec), ...
	Command being timed: "/home/ljw/VTR/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl"
	User time (seconds): 6.12
	System time (seconds): 0.23
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:06.39
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 46896
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 8355
	Voluntary context switches: 1
	Involuntary context switches: 461
	Swaps: 0
	File system inputs: 0
	File system outputs: 2320
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
