###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:38:24 2025
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -sla...
###############################################################
Path 1: MET Hold Check with Pin A11/odd_edge_tog_reg/CK 
Endpoint:   A11/odd_edge_tog_reg/SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A11/div_clk_reg/Q       (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.144
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.089 | 
     | b1/U1                | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.089 | 
     | A11/div_clk_reg      | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.144 |   0.144 |    0.055 | 
     | A11/odd_edge_tog_reg | SI ^        | SDFFSQX1M | 0.022 | 0.000 |   0.144 |    0.055 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.100 |       |   0.000 |    0.089 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.089 | 
     | A11/odd_edge_tog_reg | CK ^       | SDFFSQX1M | 0.100 | 0.000 |   0.000 |    0.089 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A10/div_clk_reg/Q       (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.144
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.089 | 
     | b1/U1                | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.089 | 
     | A10/div_clk_reg      | CK ^ -> Q ^ | SDFFRQX2M | 0.022 | 0.144 |   0.144 |    0.055 | 
     | A10/odd_edge_tog_reg | SI ^        | SDFFSQX2M | 0.022 | 0.000 |   0.144 |    0.055 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.100 |       |   0.000 |    0.089 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.089 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M | 0.100 | 0.000 |   0.000 |    0.089 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |   -0.091 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |   -0.091 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.139 |   0.139 |    0.048 | 
     | A6/A4/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.139 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |    0.091 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.091 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.091 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.091 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |   -0.091 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |   -0.091 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.091 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.139 |   0.139 |    0.048 | 
     | A6/A4/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.139 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |    0.091 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.091 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.091 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.091 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.139
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |   -0.092 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |   -0.092 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.092 | 
     | A6/A4/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.139 |   0.139 |    0.048 | 
     | A6/A4/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.139 |    0.048 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |    0.092 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.092 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.092 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.092 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /D (^) checked with  leading edge of 'rx_
clk'
Beginpoint: A6/A4/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge of 'rx_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.145
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |   -0.098 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |   -0.098 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.098 | 
     | A6/A4/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.043 | 0.145 |   0.145 |    0.047 | 
     | A6/A4/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M            | 0.043 | 0.000 |   0.145 |    0.047 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                           |             |                      |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16                   | Y ^         |                      | 0.000 |       |   0.000 |    0.098 | 
     | A11                       | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.098 | 
     | b3/U1                     | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.098 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.098 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[0][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.146
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.098 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.098 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.034 | 0.146 |   0.146 |    0.048 | 
     | A6/A3/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M | 0.034 | 0.000 |   0.146 |    0.048 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.098 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.098 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.098 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[2][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.099 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.099 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.048 | 
     | A6/A3/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M | 0.035 | 0.000 |   0.147 |    0.048 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.099 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.099 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.099 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /D (^) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[0] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.147
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.100 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.100 | 
     | A4/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.147 |   0.147 |    0.048 | 
     | A4/\stages_reg[1] | D ^         | SDFFRQX2M | 0.036 | 0.000 |   0.147 |    0.048 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.100 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.100 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[3][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.148
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.101 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.037 | 0.148 |   0.148 |    0.048 | 
     | A6/A3/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M | 0.037 | 0.000 |   0.148 |    0.048 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.101 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.101 | 
     +-----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /D (^) checked with  leading edge of 'ref_
clk'
Beginpoint: A6/A3/\sync_reg_reg[1][0] /Q (^) triggered by  leading edge of 'ref_
clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.149
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.101 | 
     | b0/U1                     | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.101 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.149 |   0.149 |    0.048 | 
     | A6/A3/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M | 0.038 | 0.000 |   0.149 |    0.048 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.101 | 
     | b0/U1                     | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.101 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.101 | 
     +-----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin A12/a1/tx_out_reg/CK 
Endpoint:   A12/a1/tx_out_reg/SI   (^) checked with  leading edge of 'scan_clk'
Beginpoint: A12/a3/ser_done_reg/QN (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.145
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                     |              |          |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+-------+---------+----------| 
     |                     | scan_clk ^   |          | 0.100 |       |   0.000 |   -0.102 | 
     | b3/U1               | B ^ -> Y ^   | MX2X2M   | 0.100 | 0.000 |   0.000 |   -0.102 | 
     | A12/a3/ser_done_reg | CK ^ -> QN ^ | SDFFRX1M | 0.067 | 0.145 |   0.145 |    0.042 | 
     | A12/a1/tx_out_reg   | SI ^         | SDFFQX2M | 0.067 | 0.000 |   0.145 |    0.042 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                   |            |          |       |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |          | 0.100 |       |   0.000 |    0.102 | 
     | b3/U1             | B ^ -> Y ^ | MX2X2M   | 0.100 | 0.000 |   0.000 |    0.102 | 
     | A12/a1/tx_out_reg | CK ^       | SDFFQX2M | 0.100 | 0.000 |   0.000 |    0.102 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /D (^) checked with  leading edge of 'uart_clk'
Beginpoint: A7/\stages_reg[0] /Q (^) triggered by  leading edge of 'uart_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.147
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | UART_CLK ^  |           | 0.050 |       |   0.000 |   -0.103 | 
     | b1/U1             | A ^ -> Y ^  | MX2X2M    | 0.050 | 0.000 |   0.000 |   -0.103 | 
     | A7/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.147 |   0.147 |    0.044 | 
     | A7/\stages_reg[1] | D ^         | SDFFRQX1M | 0.035 | 0.000 |   0.147 |    0.044 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | UART_CLK ^ |           | 0.050 |       |   0.000 |    0.103 | 
     | b1/U1             | A ^ -> Y ^ | MX2X2M    | 0.050 | 0.000 |   0.000 |    0.103 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |    0.103 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin A8/\process_reg[0] /CK 
Endpoint:   A8/\process_reg[0] /D (^) checked with  leading edge of 'rx_clk'
Beginpoint: A12/a0/busy_reg/Q     (^) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.146
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                    |             |                      |       |       |  Time   |   Time   | 
     |--------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16            | Y ^         |                      | 0.000 |       |   0.000 |   -0.103 | 
     | A11                | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |   -0.103 | 
     | b3/U1              | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.103 | 
     | A12/a0/busy_reg    | CK ^ -> Q ^ | SDFFRQX2M            | 0.045 | 0.146 |   0.146 |    0.043 | 
     | A8/\process_reg[0] | D ^         | SDFFRQX1M            | 0.045 | 0.000 |   0.146 |    0.043 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                    |             |                      |       |       |  Time   |   Time   | 
     |--------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16            | Y ^         |                      | 0.000 |       |   0.000 |    0.103 | 
     | A11                | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.103 | 
     | b3/U1              | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.103 | 
     | A8/\process_reg[0] | CK ^        | SDFFRQX1M            | 0.000 | 0.000 |   0.000 |    0.103 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin A12/a3/ser_done_reg/CK 
Endpoint:   A12/a3/ser_done_reg/D  (^) checked with  leading edge of 'rx_clk'
Beginpoint: A12/a3/ser_done_reg/QN (v) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.148
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |              |                      |       |       |  Time   |   Time   | 
     |---------------------+--------------+----------------------+-------+-------+---------+----------| 
     | A11/U16             | Y ^          |                      | 0.000 |       |   0.000 |   -0.104 | 
     | A11                 | o_div_clk ^  | clock_divider_test_1 |       |       |   0.000 |   -0.104 | 
     | b3/U1               | A ^ -> Y ^   | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.104 | 
     | A12/a3/ser_done_reg | CK ^ -> QN v | SDFFRX1M             | 0.051 | 0.115 |   0.115 |    0.011 | 
     | A12/a3/U10          | B0 v -> Y ^  | OAI31X1M             | 0.033 | 0.033 |   0.148 |    0.044 | 
     | A12/a3/ser_done_reg | D ^          | SDFFRX1M             | 0.033 | 0.000 |   0.148 |    0.044 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                     |             |                      |       |       |  Time   |   Time   | 
     |---------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16             | Y ^         |                      | 0.000 |       |   0.000 |    0.104 | 
     | A11                 | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.104 | 
     | b3/U1               | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.104 | 
     | A12/a3/ser_done_reg | CK ^        | SDFFRX1M             | 0.000 | 0.000 |   0.000 |    0.104 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin A1/\alu_out_reg[5] /CK 
Endpoint:   A1/\alu_out_reg[5] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[4] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.111 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.111 | 
     | A1/\alu_out_reg[4] | CK ^ -> Q ^ | SDFFRQX2M | 0.052 | 0.151 |   0.151 |    0.039 | 
     | A1/\alu_out_reg[5] | SI ^        | SDFFRQX2M | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.111 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.111 | 
     | A1/\alu_out_reg[5] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-----------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin A1/\alu_out_reg[4] /CK 
Endpoint:   A1/\alu_out_reg[4] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[3] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.151
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.111 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.111 | 
     | A1/\alu_out_reg[3] | CK ^ -> Q ^ | SDFFRQX2M | 0.052 | 0.151 |   0.151 |    0.039 | 
     | A1/\alu_out_reg[4] | SI ^        | SDFFRQX2M | 0.052 | 0.000 |   0.151 |    0.040 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.111 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.111 | 
     | A1/\alu_out_reg[4] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.111 | 
     +-----------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][0] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[0] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.112 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.112 | 
     | A6/A2/\gray_rd_ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.047 | 
     | A6/A3/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.047 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.112 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.112 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][0] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[2] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.159
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.112 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.112 | 
     | A6/A2/\gray_rd_ptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.047 | 
     | A6/A3/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.047 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.112 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.112 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin A6/A3/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[0][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[0][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.153
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.112 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.112 | 
     | A6/A3/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.034 | 0.153 |   0.153 |    0.041 | 
     | A6/A3/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M | 0.034 | 0.000 |   0.153 |    0.041 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.112 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.112 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.112 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin A6/A4/\sync_reg_reg[0][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[0][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[0][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | A6/A4/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.153 |   0.153 |    0.041 | 
     | A6/A4/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.153 |    0.041 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | A6/A4/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin A6/A4/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[2][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[2][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.153
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | A6/A4/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.153 |   0.153 |    0.040 | 
     | A6/A4/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.153 |    0.041 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | A6/A4/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin A6/A4/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[3][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[3][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.154
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | A6/A4/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.154 |   0.154 |    0.040 | 
     | A6/A4/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.154 |    0.041 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.113 | 
     | A6/A4/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin A6/A3/\sync_reg_reg[2][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[2][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[2][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.154
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | A6/A3/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.154 |   0.154 |    0.040 | 
     | A6/A3/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M | 0.035 | 0.000 |   0.154 |    0.041 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.113 | 
     | A6/A3/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin A4/\stages_reg[1] /CK 
Endpoint:   A4/\stages_reg[1] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A4/\stages_reg[0] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.041
  Arrival Time                  0.154
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.113 | 
     | b0/U1             | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.113 | 
     | A4/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.036 | 0.154 |   0.154 |    0.040 | 
     | A4/\stages_reg[1] | SI ^        | SDFFRQX2M | 0.036 | 0.000 |   0.154 |    0.041 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.113 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.113 | 
     | A4/\stages_reg[1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.113 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[3][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.155
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.114 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.114 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.037 | 0.155 |   0.155 |    0.040 | 
     | A6/A3/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M | 0.037 | 0.000 |   0.155 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.114 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.114 | 
     | A6/A3/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.114 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin A1/\alu_out_reg[6] /CK 
Endpoint:   A1/\alu_out_reg[6] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[5] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.154
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.115 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.115 | 
     | A1/\alu_out_reg[5] | CK ^ -> Q ^ | SDFFRQX2M | 0.056 | 0.154 |   0.154 |    0.039 | 
     | A1/\alu_out_reg[6] | SI ^        | SDFFRQX2M | 0.056 | 0.000 |   0.154 |    0.039 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.115 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.115 | 
     | A1/\alu_out_reg[6] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.115 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin A6/A3/\sync_reg_reg[3][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[3][0] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[3] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.162
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.115 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.115 | 
     | A6/A2/\gray_rd_ptr_reg[3] | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.162 |   0.162 |    0.047 | 
     | A6/A3/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M | 0.047 | 0.000 |   0.162 |    0.047 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.115 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.115 | 
     | A6/A3/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.115 | 
     +-----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][0] /D (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[1] /Q (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.162
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.115 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.115 | 
     | A6/A2/\gray_rd_ptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.162 |   0.162 |    0.047 | 
     | A6/A3/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M | 0.047 | 0.000 |   0.162 |    0.047 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.115 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.115 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.115 | 
     +-----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin A1/\alu_out_reg[1] /CK 
Endpoint:   A1/\alu_out_reg[1] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[0] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.155
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.115 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.115 | 
     | A1/\alu_out_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.057 | 0.154 |   0.154 |    0.039 | 
     | A1/\alu_out_reg[1] | SI ^        | SDFFRQX2M | 0.057 | 0.000 |   0.155 |    0.039 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.115 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.115 | 
     | A1/\alu_out_reg[1] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.115 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[1][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.116 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.116 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.038 | 0.156 |   0.156 |    0.040 | 
     | A6/A3/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M | 0.038 | 0.000 |   0.156 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.116 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.116 | 
     | A6/A3/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.116 | 
     +-----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin A1/\alu_out_reg[3] /CK 
Endpoint:   A1/\alu_out_reg[3] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[2] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.155
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.116 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.116 | 
     | A1/\alu_out_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.058 | 0.155 |   0.155 |    0.039 | 
     | A1/\alu_out_reg[3] | SI ^        | SDFFRQX2M | 0.058 | 0.000 |   0.155 |    0.039 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.116 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.116 | 
     | A1/\alu_out_reg[3] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.116 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin A8/\process_reg[1] /CK 
Endpoint:   A8/\process_reg[1] /D (^) checked with  leading edge of 'rx_clk'
Beginpoint: A8/\process_reg[0] /Q (^) triggered by  leading edge of 'rx_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.162
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                    |             |                      |       |       |  Time   |   Time   | 
     |--------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16            | Y ^         |                      | 0.000 |       |   0.000 |   -0.116 | 
     | A11                | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |   -0.116 | 
     | b3/U1              | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |   -0.116 | 
     | A8/\process_reg[0] | CK ^ -> Q ^ | SDFFRQX1M            | 0.065 | 0.162 |   0.162 |    0.046 | 
     | A8/\process_reg[1] | D ^         | SDFFRQX2M            | 0.065 | 0.000 |   0.162 |    0.046 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                    |             |                      |       |       |  Time   |   Time   | 
     |--------------------+-------------+----------------------+-------+-------+---------+----------| 
     | A11/U16            | Y ^         |                      | 0.000 |       |   0.000 |    0.116 | 
     | A11                | o_div_clk ^ | clock_divider_test_1 |       |       |   0.000 |    0.116 | 
     | b3/U1              | A ^ -> Y ^  | MX2X2M               | 0.000 | 0.000 |   0.000 |    0.116 | 
     | A8/\process_reg[1] | CK ^        | SDFFRQX2M            | 0.000 | 0.000 |   0.000 |    0.116 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin A7/\stages_reg[1] /CK 
Endpoint:   A7/\stages_reg[1] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A7/\stages_reg[0] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.153
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.117 | 
     | b1/U1             | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.117 | 
     | A7/\stages_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.035 | 0.153 |   0.153 |    0.037 | 
     | A7/\stages_reg[1] | SI ^        | SDFFRQX1M | 0.035 | 0.000 |   0.153 |    0.037 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.117 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.117 | 
     | A7/\stages_reg[1] | CK ^       | SDFFRQX1M | 0.100 | 0.000 |   0.000 |    0.117 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin A1/\alu_out_reg[2] /CK 
Endpoint:   A1/\alu_out_reg[2] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[1] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.117 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.117 | 
     | A1/\alu_out_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.060 | 0.156 |   0.156 |    0.039 | 
     | A1/\alu_out_reg[2] | SI ^        | SDFFRQX2M | 0.060 | 0.000 |   0.156 |    0.039 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.117 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.117 | 
     | A1/\alu_out_reg[2] | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |    0.117 | 
     +-----------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin A5/\reg_stage_reg[1] /CK 
Endpoint:   A5/\reg_stage_reg[1] /D (^) checked with  leading edge of 'ref_clk'
Beginpoint: A5/\reg_stage_reg[0] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.164
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |           |       |       |  Time   |   Time   | 
     |----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                      | REF_CLK ^   |           | 0.050 |       |   0.000 |   -0.118 | 
     | b0/U1                | A ^ -> Y ^  | CLKMX2X4M | 0.050 | 0.000 |   0.000 |   -0.118 | 
     | A5/\reg_stage_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.060 | 0.164 |   0.164 |    0.046 | 
     | A5/\reg_stage_reg[1] | D ^         | SDFFRQX2M | 0.060 | 0.000 |   0.164 |    0.046 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | REF_CLK ^  |           | 0.050 |       |   0.000 |    0.118 | 
     | b0/U1                | A ^ -> Y ^ | CLKMX2X4M | 0.050 | 0.000 |   0.000 |    0.118 | 
     | A5/\reg_stage_reg[1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[1] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.119 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.119 | 
     | A6/A2/\gray_rd_ptr_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.040 | 
     | A6/A2/\gray_rd_ptr_reg[1] | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.119 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.119 | 
     | A6/A2/\gray_rd_ptr_reg[1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[3] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[3] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[2] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.119 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.119 | 
     | A6/A2/\gray_rd_ptr_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.040 | 
     | A6/A2/\gray_rd_ptr_reg[3] | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.119 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.119 | 
     | A6/A2/\gray_rd_ptr_reg[3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin A9/U0_edge_bit_counter/\edge_count_reg[0] /CK 
Endpoint:   A9/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) checked with  
leading edge of 'scan_clk'
Beginpoint: A9/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.038
  Arrival Time                  0.157
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_clk ^   |           | 0.100 |       |   0.000 |   -0.119 | 
     | b2/U1                                     | B ^ -> Y ^   | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.119 | 
     | A9/U0_edge_bit_counter/\bit_count_reg[3]  | CK ^ -> QN ^ | SDFFRX1M  | 0.087 | 0.156 |   0.156 |    0.037 | 
     | A9/U0_edge_bit_counter/\edge_count_reg[0] | SI ^         | SDFFRQX2M | 0.087 | 0.000 |   0.157 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.119 | 
     | b2/U1                                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.119 | 
     | A9/U0_edge_bit_counter/\edge_count_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin A6/A4/\sync_reg_reg[1][1] /CK 
Endpoint:   A6/A4/\sync_reg_reg[1][1] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A4/\sync_reg_reg[1][0] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.159
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.119 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.119 | 
     | A6/A4/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.159 |   0.159 |    0.040 | 
     | A6/A4/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.159 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.119 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.119 | 
     | A6/A4/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin A1/\alu_out_reg[7] /CK 
Endpoint:   A1/\alu_out_reg[7] /SI (^) checked with  leading edge of 'Gated_
Clock'
Beginpoint: A1/\alu_out_reg[6] /Q  (^) triggered by  leading edge of 'Gated_
Clock'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.035
  Arrival Time                  0.155
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |   -0.119 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -0.119 | 
     | A1/\alu_out_reg[6] | CK ^ -> Q ^ | SDFFRQX2M | 0.058 | 0.154 |   0.154 |    0.035 | 
     | A1/\alu_out_reg[7] | SI ^        | SDFFRQX1M | 0.058 | 0.000 |   0.155 |    0.035 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |             |           |       |       |  Time   |   Time   | 
     |--------------------+-------------+-----------+-------+-------+---------+----------| 
     | A2/U0_TLATNCAX4M   | ECK ^       |           | 0.000 |       |   0.000 |    0.119 | 
     | A2                 | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |    0.119 | 
     | A1/\alu_out_reg[7] | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin A12/a0/\current_state_reg[0] /CK 
Endpoint:   A12/a0/\current_state_reg[0] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A12/a0/busy_reg/Q                (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.161
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.121 | 
     | b3/U1                        | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.121 | 
     | A12/a0/busy_reg              | CK ^ -> Q ^ | SDFFRQX2M | 0.045 | 0.160 |   0.160 |    0.040 | 
     | A12/a0/\current_state_reg[0] | SI ^        | SDFFRQX2M | 0.045 | 0.000 |   0.161 |    0.040 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.100 |       |   0.000 |    0.121 | 
     | b3/U1                        | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.121 | 
     | A12/a0/\current_state_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.121 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin A5/reg_enable_bus_reg/CK 
Endpoint:   A5/reg_enable_bus_reg/SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.162
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |           |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.122 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.122 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.162 |   0.162 |    0.040 | 
     | A5/reg_enable_bus_reg | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.162 |    0.040 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.100 |       |   0.000 |    0.122 | 
     | b0/U1                 | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.122 | 
     | A5/reg_enable_bus_reg | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.122 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin A6/A2/\gray_rd_ptr_reg[2] /CK 
Endpoint:   A6/A2/\gray_rd_ptr_reg[2] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A2/\gray_rd_ptr_reg[1] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.162
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.122 | 
     | b3/U1                     | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.122 | 
     | A6/A2/\gray_rd_ptr_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.162 |   0.162 |    0.040 | 
     | A6/A2/\gray_rd_ptr_reg[2] | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.162 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.122 | 
     | b3/U1                     | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.122 | 
     | A6/A2/\gray_rd_ptr_reg[2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.122 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin A5/\reg_sync_bus_reg[7] /CK 
Endpoint:   A5/\reg_sync_bus_reg[7] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[6] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.162
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.122 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.122 | 
     | A5/\reg_sync_bus_reg[6] | CK ^ -> Q ^ | SDFFRQX2M | 0.047 | 0.162 |   0.162 |    0.040 | 
     | A5/\reg_sync_bus_reg[7] | SI ^        | SDFFRQX2M | 0.047 | 0.000 |   0.162 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.100 |       |   0.000 |    0.122 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.122 | 
     | A5/\reg_sync_bus_reg[7] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.122 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin A9/U0_data_sampling/\Samples_reg[0] /CK 
Endpoint:   A9/U0_data_sampling/\Samples_reg[0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: A8/\process_reg[1] /Q                   (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.163
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |           |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.123 | 
     | b3/U1                               | B ^ -> Y ^  | MX2X2M    | 0.100 | 0.000 |   0.000 |   -0.123 | 
     | A8/\process_reg[1]                  | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.162 |   0.162 |    0.040 | 
     | A9/U0_data_sampling/\Samples_reg[0] | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.163 |    0.040 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |           | 0.100 |       |   0.000 |    0.123 | 
     | b2/U1                               | B ^ -> Y ^ | MX2X2M    | 0.100 | 0.000 |   0.000 |    0.123 | 
     | A9/U0_data_sampling/\Samples_reg[0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.123 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin A5/\reg_sync_bus_reg[2] /CK 
Endpoint:   A5/\reg_sync_bus_reg[2] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[1] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.163
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.123 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.123 | 
     | A5/\reg_sync_bus_reg[1] | CK ^ -> Q ^ | SDFFRQX2M | 0.048 | 0.163 |   0.163 |    0.040 | 
     | A5/\reg_sync_bus_reg[2] | SI ^        | SDFFRQX2M | 0.048 | 0.000 |   0.163 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.100 |       |   0.000 |    0.123 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.123 | 
     | A5/\reg_sync_bus_reg[2] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.123 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin A5/\reg_sync_bus_reg[6] /CK 
Endpoint:   A5/\reg_sync_bus_reg[6] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: A5/\reg_sync_bus_reg[5] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.163
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.123 | 
     | b0/U1                   | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.123 | 
     | A5/\reg_sync_bus_reg[5] | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.163 |   0.163 |    0.040 | 
     | A5/\reg_sync_bus_reg[6] | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.163 |    0.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |           | 0.100 |       |   0.000 |    0.123 | 
     | b0/U1                   | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.123 | 
     | A5/\reg_sync_bus_reg[6] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.123 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin A3/\RdData_reg[3] /CK 
Endpoint:   A3/\RdData_reg[3] /SI (^) checked with  leading edge of 'scan_clk'
Beginpoint: A3/\RdData_reg[2] /Q  (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.163
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |           |       |       |  Time   |   Time   | 
     |-------------------+-------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.123 | 
     | b0/U1             | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.123 | 
     | A3/\RdData_reg[2] | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.163 |   0.163 |    0.040 | 
     | A3/\RdData_reg[3] | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.163 |    0.040 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.100 |       |   0.000 |    0.123 | 
     | b0/U1             | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.123 | 
     | A3/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.123 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin A6/A3/\sync_reg_reg[1][0] /CK 
Endpoint:   A6/A3/\sync_reg_reg[1][0] /SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: A6/A3/\sync_reg_reg[0][1] /Q  (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.163
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |           | 0.100 |       |   0.000 |   -0.124 | 
     | b0/U1                     | B ^ -> Y ^  | CLKMX2X4M | 0.100 | 0.000 |   0.000 |   -0.124 | 
     | A6/A3/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.049 | 0.163 |   0.163 |    0.040 | 
     | A6/A3/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M | 0.049 | 0.000 |   0.163 |    0.040 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.100 |       |   0.000 |    0.124 | 
     | b0/U1                     | B ^ -> Y ^ | CLKMX2X4M | 0.100 | 0.000 |   0.000 |    0.124 | 
     | A6/A3/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M | 0.100 | 0.000 |   0.000 |    0.124 | 
     +-----------------------------------------------------------------------------------------+ 

