// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CGX50CF23C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CGX50CF23C6,
// with speed grade 6, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "inst_memory")
  (DATE "12/14/2023 03:38:28")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (883:883:883) (917:917:917))
        (IOPATH i o (2723:2723:2723) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1782:1782:1782) (1870:1870:1870))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2099:2099:2099) (2154:2154:2154))
        (IOPATH i o (2803:2803:2803) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2969:2969:2969) (3037:3037:3037))
        (IOPATH i o (2783:2783:2783) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2410:2410:2410) (2451:2451:2451))
        (IOPATH i o (2713:2713:2713) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1500:1500:1500) (1583:1583:1583))
        (IOPATH i o (2743:2743:2743) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2251:2251:2251) (2313:2313:2313))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1920:1920:1920) (1942:1942:1942))
        (IOPATH i o (2773:2773:2773) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2212:2212:2212) (2268:2268:2268))
        (IOPATH i o (2713:2713:2713) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1139:1139:1139) (1181:1181:1181))
        (IOPATH i o (2733:2733:2733) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2364:2364:2364) (2384:2384:2384))
        (IOPATH i o (2713:2713:2713) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1625:1625:1625) (1644:1644:1644))
        (IOPATH i o (3966:3966:3966) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (897:897:897) (935:935:935))
        (IOPATH i o (3980:3980:3980) (4031:4031:4031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1279:1279:1279) (1361:1361:1361))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2302:2302:2302) (2372:2372:2372))
        (IOPATH i o (2753:2753:2753) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1380:1380:1380) (1397:1397:1397))
        (IOPATH i o (2733:2733:2733) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1296:1296:1296) (1299:1299:1299))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (872:872:872) (899:899:899))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1831:1831:1831) (1918:1918:1918))
        (IOPATH i o (2733:2733:2733) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2220:2220:2220) (2275:2275:2275))
        (IOPATH i o (2753:2753:2753) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1744:1744:1744) (1802:1802:1802))
        (IOPATH i o (2773:2773:2773) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1730:1730:1730) (1794:1794:1794))
        (IOPATH i o (2743:2743:2743) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2732:2732:2732) (2778:2778:2778))
        (IOPATH i o (2753:2753:2753) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2743:2743:2743) (2795:2795:2795))
        (IOPATH i o (2733:2733:2733) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2110:2110:2110) (2129:2129:2129))
        (IOPATH i o (2753:2753:2753) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2232:2232:2232) (2318:2318:2318))
        (IOPATH i o (2764:2764:2764) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1442:1442:1442) (1490:1490:1490))
        (IOPATH i o (4010:4010:4010) (4061:4061:4061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2163:2163:2163) (2204:2204:2204))
        (IOPATH i o (2713:2713:2713) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1435:1435:1435) (1484:1484:1484))
        (IOPATH i o (2743:2743:2743) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1444:1444:1444) (1499:1499:1499))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1328:1328:1328) (1332:1332:1332))
        (IOPATH i o (2763:2763:2763) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE results\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2456:2456:2456) (2629:2629:2629))
        (IOPATH i o (2753:2753:2753) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (488:488:488) (472:472:472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (574:574:574) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3691:3691:3691) (3999:3999:3999))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1944:1944:1944))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1944:1944:1944))
        (PORT asdata (565:565:565) (632:632:632))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3736:3736:3736) (4042:4042:4042))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1944:1944:1944))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (284:284:284))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1944:1944:1944))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (544:544:544) (709:709:709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1757w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3802:3802:3802) (4158:4158:4158))
        (PORT datac (3783:3783:3783) (4150:4150:4150))
        (PORT datad (3703:3703:3703) (4021:4021:4021))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (544:544:544) (709:709:709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (594:594:594) (759:759:759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (574:574:574) (739:739:739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (749:749:749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (614:614:614) (779:779:779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (604:604:604) (769:769:769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (564:564:564) (729:729:729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5434:5434:5434) (5873:5873:5873))
        (PORT d[1] (8712:8712:8712) (9329:9329:9329))
        (PORT d[2] (8064:8064:8064) (8669:8669:8669))
        (PORT d[3] (3921:3921:3921) (4284:4284:4284))
        (PORT d[4] (4240:4240:4240) (4638:4638:4638))
        (PORT d[5] (3812:3812:3812) (4152:4152:4152))
        (PORT d[6] (3701:3701:3701) (3999:3999:3999))
        (PORT d[7] (5411:5411:5411) (5852:5852:5852))
        (PORT d[8] (3561:3561:3561) (3885:3885:3885))
        (PORT d[9] (7767:7767:7767) (8354:8354:8354))
        (PORT d[10] (3945:3945:3945) (4324:4324:4324))
        (PORT d[11] (6359:6359:6359) (6691:6691:6691))
        (PORT d[12] (3895:3895:3895) (4253:4253:4253))
        (PORT clk (2410:2410:2410) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2359:2359:2359))
        (PORT d[0] (5859:5859:5859) (6018:6018:6018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2322:2322:2322))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3662:3662:3662) (3960:3960:3960))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1944:1944:1944))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (283:283:283))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (1944:1944:1944))
        (PORT d (74:74:74) (91:91:91))
        (IOPATH (posedge clk) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1746w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3802:3802:3802) (4158:4158:4158))
        (PORT datac (3781:3781:3781) (4148:4148:4148))
        (PORT datad (3702:3702:3702) (4019:4019:4019))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4532:4532:4532))
        (PORT d[1] (7849:7849:7849) (8434:8434:8434))
        (PORT d[2] (5798:5798:5798) (6272:6272:6272))
        (PORT d[3] (6611:6611:6611) (7111:7111:7111))
        (PORT d[4] (5043:5043:5043) (5528:5528:5528))
        (PORT d[5] (5153:5153:5153) (5592:5592:5592))
        (PORT d[6] (6647:6647:6647) (7119:7119:7119))
        (PORT d[7] (4444:4444:4444) (4807:4807:4807))
        (PORT d[8] (4558:4558:4558) (4951:4951:4951))
        (PORT d[9] (4630:4630:4630) (5056:5056:5056))
        (PORT d[10] (4761:4761:4761) (5224:5224:5224))
        (PORT d[11] (8651:8651:8651) (9167:9167:9167))
        (PORT d[12] (8739:8739:8739) (9376:9376:9376))
        (PORT clk (2383:2383:2383) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2333:2333:2333))
        (PORT d[0] (1182:1182:1182) (1127:1127:1127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2845:2845:2845) (2861:2861:2861))
        (PORT datab (1945:1945:1945) (2034:2034:2034))
        (PORT datac (806:806:806) (838:838:838))
        (PORT datad (2017:2017:2017) (2159:2159:2159))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1768w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3802:3802:3802) (4158:4158:4158))
        (PORT datac (3786:3786:3786) (4153:4153:4153))
        (PORT datad (3705:3705:3705) (4023:4023:4023))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4717:4717:4717))
        (PORT d[1] (7170:7170:7170) (7729:7729:7729))
        (PORT d[2] (5647:5647:5647) (6133:6133:6133))
        (PORT d[3] (4662:4662:4662) (5040:5040:5040))
        (PORT d[4] (6226:6226:6226) (6782:6782:6782))
        (PORT d[5] (5267:5267:5267) (5736:5736:5736))
        (PORT d[6] (4141:4141:4141) (4507:4507:4507))
        (PORT d[7] (4538:4538:4538) (4948:4948:4948))
        (PORT d[8] (5011:5011:5011) (5427:5427:5427))
        (PORT d[9] (4834:4834:4834) (5264:5264:5264))
        (PORT d[10] (3590:3590:3590) (3915:3915:3915))
        (PORT d[11] (4654:4654:4654) (4948:4948:4948))
        (PORT d[12] (3837:3837:3837) (4182:4182:4182))
        (PORT clk (2359:2359:2359) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2308:2308:2308))
        (PORT d[0] (2495:2495:2495) (2464:2464:2464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2271:2271:2271))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1779w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3802:3802:3802) (4158:4158:4158))
        (PORT datac (3780:3780:3780) (4147:4147:4147))
        (PORT datad (3701:3701:3701) (4018:4018:4018))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5842:5842:5842) (6329:6329:6329))
        (PORT d[1] (4475:4475:4475) (4854:4854:4854))
        (PORT d[2] (6080:6080:6080) (6551:6551:6551))
        (PORT d[3] (6808:6808:6808) (7344:7344:7344))
        (PORT d[4] (5247:5247:5247) (5708:5708:5708))
        (PORT d[5] (4608:4608:4608) (5048:5048:5048))
        (PORT d[6] (7458:7458:7458) (8046:8046:8046))
        (PORT d[7] (8861:8861:8861) (9509:9509:9509))
        (PORT d[8] (8129:8129:8129) (8737:8737:8737))
        (PORT d[9] (4136:4136:4136) (4490:4490:4490))
        (PORT d[10] (4690:4690:4690) (5150:5150:5150))
        (PORT d[11] (9636:9636:9636) (10189:10189:10189))
        (PORT d[12] (7135:7135:7135) (7694:7694:7694))
        (PORT clk (2374:2374:2374) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2320:2320:2320))
        (PORT d[0] (2356:2356:2356) (2405:2405:2405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2283:2283:2283))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2206:2206:2206))
        (PORT datab (204:204:204) (235:235:235))
        (PORT datac (990:990:990) (989:989:989))
        (PORT datad (1665:1665:1665) (1733:1733:1733))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3803:3803:3803) (4159:4159:4159))
        (PORT datac (3774:3774:3774) (4139:4139:4139))
        (PORT datad (3695:3695:3695) (4012:4012:4012))
        (IOPATH datab combout (336:336:336) (325:325:325))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4502:4502:4502))
        (PORT d[1] (8471:8471:8471) (9074:9074:9074))
        (PORT d[2] (6113:6113:6113) (6598:6598:6598))
        (PORT d[3] (4154:4154:4154) (4519:4519:4519))
        (PORT d[4] (5392:5392:5392) (5893:5893:5893))
        (PORT d[5] (3944:3944:3944) (4315:4315:4315))
        (PORT d[6] (6954:6954:6954) (7434:7434:7434))
        (PORT d[7] (4393:4393:4393) (4756:4756:4756))
        (PORT d[8] (4277:4277:4277) (4664:4664:4664))
        (PORT d[9] (4905:4905:4905) (5340:5340:5340))
        (PORT d[10] (4413:4413:4413) (4840:4840:4840))
        (PORT d[11] (8645:8645:8645) (9160:9160:9160))
        (PORT d[12] (3917:3917:3917) (4282:4282:4282))
        (PORT clk (2406:2406:2406) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2354:2354:2354))
        (PORT d[0] (1683:1683:1683) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2317:2317:2317))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1695w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (3802:3802:3802) (4158:4158:4158))
        (PORT datac (3783:3783:3783) (4150:4150:4150))
        (PORT datad (3703:3703:3703) (4020:4020:4020))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5535:5535:5535) (6015:6015:6015))
        (PORT d[1] (4141:4141:4141) (4505:4505:4505))
        (PORT d[2] (5801:5801:5801) (6266:6266:6266))
        (PORT d[3] (6503:6503:6503) (7030:7030:7030))
        (PORT d[4] (5226:5226:5226) (5673:5673:5673))
        (PORT d[5] (4656:4656:4656) (5089:5089:5089))
        (PORT d[6] (7134:7134:7134) (7715:7715:7715))
        (PORT d[7] (4869:4869:4869) (5316:5316:5316))
        (PORT d[8] (8107:8107:8107) (8714:8714:8714))
        (PORT d[9] (6720:6720:6720) (7249:7249:7249))
        (PORT d[10] (4706:4706:4706) (5176:5176:5176))
        (PORT d[11] (9337:9337:9337) (9882:9882:9882))
        (PORT d[12] (6827:6827:6827) (7373:7373:7373))
        (PORT clk (2356:2356:2356) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2304:2304:2304))
        (PORT d[0] (2250:2250:2250) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2267:2267:2267))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1724w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3803:3803:3803) (4159:4159:4159))
        (PORT datac (3775:3775:3775) (4140:4140:4140))
        (PORT datad (3696:3696:3696) (4013:4013:4013))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (4229:4229:4229))
        (PORT d[1] (8156:8156:8156) (8750:8750:8750))
        (PORT d[2] (5823:5823:5823) (6284:6284:6284))
        (PORT d[3] (4169:4169:4169) (4521:4521:4521))
        (PORT d[4] (5352:5352:5352) (5848:5848:5848))
        (PORT d[5] (5475:5475:5475) (5926:5926:5926))
        (PORT d[6] (4441:4441:4441) (4816:4816:4816))
        (PORT d[7] (4490:4490:4490) (4859:4859:4859))
        (PORT d[8] (4560:4560:4560) (4954:4954:4954))
        (PORT d[9] (4887:4887:4887) (5320:5320:5320))
        (PORT d[10] (4117:4117:4117) (4537:4537:4537))
        (PORT d[11] (8929:8929:8929) (9449:9449:9449))
        (PORT d[12] (8760:8760:8760) (9398:9398:9398))
        (PORT clk (2400:2400:2400) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2346:2346:2346))
        (PORT d[0] (1403:1403:1403) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2309:2309:2309))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2589:2589:2589) (2791:2791:2791))
        (PORT datab (1942:1942:1942) (2031:2031:2031))
        (PORT datac (798:798:798) (829:829:829))
        (PORT datad (2018:2018:2018) (2160:2160:2160))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1735w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3803:3803:3803) (4159:4159:4159))
        (PORT datac (3776:3776:3776) (4142:4142:4142))
        (PORT datad (3697:3697:3697) (4014:4014:4014))
        (IOPATH datab combout (333:333:333) (332:332:332))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4509:4509:4509))
        (PORT d[1] (7848:7848:7848) (8433:8433:8433))
        (PORT d[2] (5519:5519:5519) (5970:5970:5970))
        (PORT d[3] (6708:6708:6708) (7230:7230:7230))
        (PORT d[4] (5053:5053:5053) (5541:5541:5541))
        (PORT d[5] (5201:5201:5201) (5651:5651:5651))
        (PORT d[6] (6344:6344:6344) (6800:6800:6800))
        (PORT d[7] (4168:4168:4168) (4525:4525:4525))
        (PORT d[8] (4560:4560:4560) (4973:4973:4973))
        (PORT d[9] (4591:4591:4591) (5016:5016:5016))
        (PORT d[10] (4733:4733:4733) (5191:5191:5191))
        (PORT d[11] (8653:8653:8653) (9169:9169:9169))
        (PORT d[12] (8450:8450:8450) (9081:9081:9081))
        (PORT clk (2376:2376:2376) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2325:2325:2325))
        (PORT d[0] (1461:1461:1461) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2288:2288:2288))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1150:1150:1150))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (875:875:875) (899:899:899))
        (PORT datad (1911:1911:1911) (1991:1991:1991))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1909:1909:1909) (1989:1989:1989))
        (PORT datab (201:201:201) (232:232:232))
        (PORT datac (177:177:177) (204:204:204))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (5382:5382:5382))
        (PORT d[1] (6246:6246:6246) (6775:6775:6775))
        (PORT d[2] (4684:4684:4684) (5142:5142:5142))
        (PORT d[3] (7092:7092:7092) (7663:7663:7663))
        (PORT d[4] (5843:5843:5843) (6377:6377:6377))
        (PORT d[5] (4685:4685:4685) (5140:5140:5140))
        (PORT d[6] (8050:8050:8050) (8588:8588:8588))
        (PORT d[7] (4879:4879:4879) (5313:5313:5313))
        (PORT d[8] (9103:9103:9103) (9840:9840:9840))
        (PORT d[9] (7383:7383:7383) (7948:7948:7948))
        (PORT d[10] (5382:5382:5382) (5902:5902:5902))
        (PORT d[11] (7074:7074:7074) (7473:7473:7473))
        (PORT d[12] (4234:4234:4234) (4632:4632:4632))
        (PORT clk (2381:2381:2381) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2329:2329:2329))
        (PORT d[0] (4499:4499:4499) (4641:4641:4641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2292:2292:2292))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6991:6991:6991))
        (PORT d[1] (3865:3865:3865) (4213:4213:4213))
        (PORT d[2] (4561:4561:4561) (4986:4986:4986))
        (PORT d[3] (5606:5606:5606) (6108:6108:6108))
        (PORT d[4] (4996:4996:4996) (5478:5478:5478))
        (PORT d[5] (6546:6546:6546) (7090:7090:7090))
        (PORT d[6] (5952:5952:5952) (6498:6498:6498))
        (PORT d[7] (7417:7417:7417) (8026:8026:8026))
        (PORT d[8] (6886:6886:6886) (7456:7456:7456))
        (PORT d[9] (5829:5829:5829) (6331:6331:6331))
        (PORT d[10] (6822:6822:6822) (7401:7401:7401))
        (PORT d[11] (8124:8124:8124) (8630:8630:8630))
        (PORT d[12] (5967:5967:5967) (6492:6492:6492))
        (PORT clk (2380:2380:2380) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2328:2328:2328))
        (PORT d[0] (6871:6871:6871) (7133:7133:7133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2329:2329:2329))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2291:2291:2291))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1834:1834:1834))
        (PORT datab (1506:1506:1506) (1614:1614:1614))
        (PORT datac (1250:1250:1250) (1248:1248:1248))
        (PORT datad (1912:1912:1912) (1950:1950:1950))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6446:6446:6446) (6965:6965:6965))
        (PORT d[1] (4131:4131:4131) (4488:4488:4488))
        (PORT d[2] (4804:4804:4804) (5230:5230:5230))
        (PORT d[3] (5590:5590:5590) (6091:6091:6091))
        (PORT d[4] (4997:4997:4997) (5479:5479:5479))
        (PORT d[5] (6569:6569:6569) (7117:7117:7117))
        (PORT d[6] (5953:5953:5953) (6499:6499:6499))
        (PORT d[7] (7720:7720:7720) (8337:8337:8337))
        (PORT d[8] (6887:6887:6887) (7457:7457:7457))
        (PORT d[9] (5863:5863:5863) (6367:6367:6367))
        (PORT d[10] (6863:6863:6863) (7445:7445:7445))
        (PORT d[11] (9708:9708:9708) (10318:10318:10318))
        (PORT d[12] (5945:5945:5945) (6467:6467:6467))
        (PORT clk (2379:2379:2379) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2327:2327:2327))
        (PORT d[0] (3101:3101:3101) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2290:2290:2290))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (5729:5729:5729))
        (PORT d[1] (6288:6288:6288) (6825:6825:6825))
        (PORT d[2] (5933:5933:5933) (6485:6485:6485))
        (PORT d[3] (5245:5245:5245) (5713:5713:5713))
        (PORT d[4] (7040:7040:7040) (7608:7608:7608))
        (PORT d[5] (3842:3842:3842) (4199:4199:4199))
        (PORT d[6] (6844:6844:6844) (7396:7396:7396))
        (PORT d[7] (8812:8812:8812) (9539:9539:9539))
        (PORT d[8] (8615:8615:8615) (9363:9363:9363))
        (PORT d[9] (7488:7488:7488) (8094:8094:8094))
        (PORT d[10] (5018:5018:5018) (5521:5521:5521))
        (PORT d[11] (7698:7698:7698) (8078:8078:8078))
        (PORT d[12] (4883:4883:4883) (5337:5337:5337))
        (PORT clk (2386:2386:2386) (2336:2336:2336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2336:2336:2336))
        (PORT d[0] (3904:3904:3904) (3965:3965:3965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2299:2299:2299))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (240:240:240))
        (PORT datab (1508:1508:1508) (1616:1616:1616))
        (PORT datac (1646:1646:1646) (1703:1703:1703))
        (PORT datad (1761:1761:1761) (1845:1845:1845))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5680:5680:5680))
        (PORT d[1] (6539:6539:6539) (7077:7077:7077))
        (PORT d[2] (4670:4670:4670) (5120:5120:5120))
        (PORT d[3] (4894:4894:4894) (5263:5263:5263))
        (PORT d[4] (5672:5672:5672) (6229:6229:6229))
        (PORT d[5] (4681:4681:4681) (5137:5137:5137))
        (PORT d[6] (8355:8355:8355) (8903:8903:8903))
        (PORT d[7] (4788:4788:4788) (5195:5195:5195))
        (PORT d[8] (9398:9398:9398) (10140:10140:10140))
        (PORT d[9] (7650:7650:7650) (8222:8222:8222))
        (PORT d[10] (5696:5696:5696) (6225:6225:6225))
        (PORT d[11] (7111:7111:7111) (7514:7514:7514))
        (PORT d[12] (3853:3853:3853) (4202:4202:4202))
        (PORT clk (2375:2375:2375) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2320:2320:2320))
        (PORT d[0] (4490:4490:4490) (4620:4620:4620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2283:2283:2283))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (5317:5317:5317))
        (PORT d[1] (7104:7104:7104) (7652:7652:7652))
        (PORT d[2] (4591:4591:4591) (5025:5025:5025))
        (PORT d[3] (5236:5236:5236) (5698:5698:5698))
        (PORT d[4] (6938:6938:6938) (7529:7529:7529))
        (PORT d[5] (4953:4953:4953) (5340:5340:5340))
        (PORT d[6] (5326:5326:5326) (5817:5817:5817))
        (PORT d[7] (8244:8244:8244) (8882:8882:8882))
        (PORT d[8] (7282:7282:7282) (7904:7904:7904))
        (PORT d[9] (3957:3957:3957) (4332:4332:4332))
        (PORT d[10] (7154:7154:7154) (7806:7806:7806))
        (PORT d[11] (8057:8057:8057) (8524:8524:8524))
        (PORT d[12] (6493:6493:6493) (7013:7013:7013))
        (PORT clk (2338:2338:2338) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (PORT d[0] (2655:2655:2655) (2615:2615:2615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2250:2250:2250))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5492:5492:5492) (5976:5976:5976))
        (PORT d[1] (6665:6665:6665) (7212:7212:7212))
        (PORT d[2] (6189:6189:6189) (6742:6742:6742))
        (PORT d[3] (5296:5296:5296) (5772:5772:5772))
        (PORT d[4] (4625:4625:4625) (5063:5063:5063))
        (PORT d[5] (4170:4170:4170) (4543:4543:4543))
        (PORT d[6] (7066:7066:7066) (7621:7621:7621))
        (PORT d[7] (8783:8783:8783) (9501:9501:9501))
        (PORT d[8] (4276:4276:4276) (4675:4675:4675))
        (PORT d[9] (7767:7767:7767) (8380:8380:8380))
        (PORT d[10] (5040:5040:5040) (5544:5544:5544))
        (PORT d[11] (7977:7977:7977) (8362:8362:8362))
        (PORT d[12] (4939:4939:4939) (5393:5393:5393))
        (PORT clk (2385:2385:2385) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2333:2333:2333))
        (PORT d[0] (4369:4369:4369) (4505:4505:4505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5969:5969:5969))
        (PORT d[1] (7224:7224:7224) (7788:7788:7788))
        (PORT d[2] (6239:6239:6239) (6799:6799:6799))
        (PORT d[3] (5589:5589:5589) (6073:6073:6073))
        (PORT d[4] (4604:4604:4604) (5040:5040:5040))
        (PORT d[5] (4175:4175:4175) (4548:4548:4548))
        (PORT d[6] (7133:7133:7133) (7696:7696:7696))
        (PORT d[7] (4830:4830:4830) (5248:5248:5248))
        (PORT d[8] (4318:4318:4318) (4721:4721:4721))
        (PORT d[9] (7785:7785:7785) (8400:8400:8400))
        (PORT d[10] (5331:5331:5331) (5843:5843:5843))
        (PORT d[11] (7994:7994:7994) (8380:8380:8380))
        (PORT d[12] (5182:5182:5182) (5637:5637:5637))
        (PORT clk (2379:2379:2379) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2326:2326:2326))
        (PORT d[0] (2716:2716:2716) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2289:2289:2289))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1160:1160:1160))
        (PORT datab (3440:3440:3440) (3688:3688:3688))
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (PORT datad (2463:2463:2463) (2661:2661:2661))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (742:742:742))
        (PORT datab (3444:3444:3444) (3693:3693:3693))
        (PORT datac (1937:1937:1937) (2018:2018:2018))
        (PORT datad (173:173:173) (197:197:197))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (236:236:236))
        (PORT datac (1407:1407:1407) (1463:1463:1463))
        (PORT datad (1616:1616:1616) (1692:1692:1692))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6209:6209:6209) (6720:6720:6720))
        (PORT d[1] (6582:6582:6582) (7123:7123:7123))
        (PORT d[2] (4621:4621:4621) (5059:5059:5059))
        (PORT d[3] (5500:5500:5500) (5979:5979:5979))
        (PORT d[4] (7396:7396:7396) (8078:8078:8078))
        (PORT d[5] (8149:8149:8149) (8807:8807:8807))
        (PORT d[6] (5113:5113:5113) (5529:5529:5529))
        (PORT d[7] (7667:7667:7667) (8332:8332:8332))
        (PORT d[8] (7219:7219:7219) (7839:7839:7839))
        (PORT d[9] (5653:5653:5653) (6154:6154:6154))
        (PORT d[10] (8326:8326:8326) (9031:9031:9031))
        (PORT d[11] (9968:9968:9968) (10530:10530:10530))
        (PORT d[12] (7503:7503:7503) (8103:8103:8103))
        (PORT clk (2401:2401:2401) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2350:2350:2350))
        (PORT d[0] (2594:2594:2594) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6038:6038:6038) (6528:6528:6528))
        (PORT d[1] (5609:5609:5609) (6124:6124:6124))
        (PORT d[2] (5658:5658:5658) (6190:6190:6190))
        (PORT d[3] (4686:4686:4686) (5143:5143:5143))
        (PORT d[4] (5294:5294:5294) (5804:5804:5804))
        (PORT d[5] (5305:5305:5305) (5824:5824:5824))
        (PORT d[6] (6423:6423:6423) (6954:6954:6954))
        (PORT d[7] (7968:7968:7968) (8678:8678:8678))
        (PORT d[8] (9203:9203:9203) (9979:9979:9979))
        (PORT d[9] (5741:5741:5741) (6276:6276:6276))
        (PORT d[10] (5850:5850:5850) (6365:6365:6365))
        (PORT d[11] (9057:9057:9057) (9631:9631:9631))
        (PORT d[12] (5219:5219:5219) (5700:5700:5700))
        (PORT clk (2405:2405:2405) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2362:2362:2362))
        (PORT d[0] (4685:4685:4685) (4791:4791:4791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2325:2325:2325))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6460:6460:6460) (6983:6983:6983))
        (PORT d[1] (5132:5132:5132) (5557:5557:5557))
        (PORT d[2] (4565:4565:4565) (4991:4991:4991))
        (PORT d[3] (5291:5291:5291) (5783:5783:5783))
        (PORT d[4] (5018:5018:5018) (5502:5502:5502))
        (PORT d[5] (6548:6548:6548) (7094:7094:7094))
        (PORT d[6] (5931:5931:5931) (6476:6476:6476))
        (PORT d[7] (7401:7401:7401) (8006:8006:8006))
        (PORT d[8] (6866:6866:6866) (7434:7434:7434))
        (PORT d[9] (5539:5539:5539) (6034:6034:6034))
        (PORT d[10] (6532:6532:6532) (7103:7103:7103))
        (PORT d[11] (9428:9428:9428) (10031:10031:10031))
        (PORT d[12] (5634:5634:5634) (6145:6145:6145))
        (PORT clk (2380:2380:2380) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2330:2330:2330))
        (PORT d[0] (2861:2861:2861) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2293:2293:2293))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (6676:6676:6676))
        (PORT d[1] (4818:4818:4818) (5233:5233:5233))
        (PORT d[2] (5164:5164:5164) (5593:5593:5593))
        (PORT d[3] (5320:5320:5320) (5817:5817:5817))
        (PORT d[4] (4997:4997:4997) (5475:5475:5475))
        (PORT d[5] (6244:6244:6244) (6780:6780:6780))
        (PORT d[6] (5887:5887:5887) (6430:6430:6430))
        (PORT d[7] (7114:7114:7114) (7712:7712:7712))
        (PORT d[8] (6587:6587:6587) (7149:7149:7149))
        (PORT d[9] (5236:5236:5236) (5720:5720:5720))
        (PORT d[10] (6223:6223:6223) (6783:6783:6783))
        (PORT d[11] (7860:7860:7860) (8360:8360:8360))
        (PORT d[12] (5303:5303:5303) (5797:5797:5797))
        (PORT clk (2389:2389:2389) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2345:2345:2345))
        (PORT d[0] (4539:4539:4539) (4615:4615:4615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2308:2308:2308))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (2036:2036:2036))
        (PORT datab (3271:3271:3271) (3571:3571:3571))
        (PORT datac (1711:1711:1711) (1810:1810:1810))
        (PORT datad (2380:2380:2380) (2554:2554:2554))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1269:1269:1269))
        (PORT datab (1770:1770:1770) (1850:1850:1850))
        (PORT datac (177:177:177) (205:205:205))
        (PORT datad (2373:2373:2373) (2547:2547:2547))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5901:5901:5901) (6415:6415:6415))
        (PORT d[1] (6573:6573:6573) (7114:7114:7114))
        (PORT d[2] (6723:6723:6723) (7342:7342:7342))
        (PORT d[3] (6871:6871:6871) (7448:7448:7448))
        (PORT d[4] (7061:7061:7061) (7726:7726:7726))
        (PORT d[5] (7807:7807:7807) (8451:8451:8451))
        (PORT d[6] (4527:4527:4527) (4935:4935:4935))
        (PORT d[7] (7339:7339:7339) (7991:7991:7991))
        (PORT d[8] (6955:6955:6955) (7569:7569:7569))
        (PORT d[9] (5333:5333:5333) (5826:5826:5826))
        (PORT d[10] (8041:8041:8041) (8740:8740:8740))
        (PORT d[11] (9921:9921:9921) (10477:10477:10477))
        (PORT d[12] (7199:7199:7199) (7788:7788:7788))
        (PORT clk (2409:2409:2409) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2366:2366:2366))
        (PORT d[0] (2556:2556:2556) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2329:2329:2329))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6139:6139:6139) (6652:6652:6652))
        (PORT d[1] (6581:6581:6581) (7122:7122:7122))
        (PORT d[2] (6745:6745:6745) (7377:7377:7377))
        (PORT d[3] (5806:5806:5806) (6288:6288:6288))
        (PORT d[4] (7074:7074:7074) (7742:7742:7742))
        (PORT d[5] (8115:8115:8115) (8770:8770:8770))
        (PORT d[6] (6848:6848:6848) (7332:7332:7332))
        (PORT d[7] (7627:7627:7627) (8290:8290:8290))
        (PORT d[8] (6970:6970:6970) (7586:7586:7586))
        (PORT d[9] (5636:5636:5636) (6139:6139:6139))
        (PORT d[10] (8058:8058:8058) (8758:8758:8758))
        (PORT d[11] (9939:9939:9939) (10500:10500:10500))
        (PORT d[12] (7241:7241:7241) (7838:7838:7838))
        (PORT clk (2401:2401:2401) (2351:2351:2351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2351:2351:2351))
        (PORT d[0] (2506:2506:2506) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2314:2314:2314))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (5036:5036:5036))
        (PORT d[1] (6504:6504:6504) (7036:7036:7036))
        (PORT d[2] (4583:4583:4583) (5000:5000:5000))
        (PORT d[3] (4938:4938:4938) (5394:5394:5394))
        (PORT d[4] (6651:6651:6651) (7235:7235:7235))
        (PORT d[5] (7655:7655:7655) (8307:8307:8307))
        (PORT d[6] (4999:4999:4999) (5479:5479:5479))
        (PORT d[7] (7997:7997:7997) (8631:8631:8631))
        (PORT d[8] (6951:6951:6951) (7563:7563:7563))
        (PORT d[9] (4308:4308:4308) (4727:4727:4727))
        (PORT d[10] (6527:6527:6527) (7149:7149:7149))
        (PORT d[11] (7766:7766:7766) (8232:8232:8232))
        (PORT d[12] (6201:6201:6201) (6714:6714:6714))
        (PORT clk (2348:2348:2348) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2300:2300:2300))
        (PORT d[0] (2344:2344:2344) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2263:2263:2263))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1030:1030:1030))
        (PORT datab (3268:3268:3268) (3568:3568:3568))
        (PORT datac (1284:1284:1284) (1366:1366:1366))
        (PORT datad (2373:2373:2373) (2547:2547:2547))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5909:5909:5909) (6411:6411:6411))
        (PORT d[1] (6252:6252:6252) (6780:6780:6780))
        (PORT d[2] (6446:6446:6446) (7067:7067:7067))
        (PORT d[3] (6550:6550:6550) (7114:7114:7114))
        (PORT d[4] (6737:6737:6737) (7389:7389:7389))
        (PORT d[5] (7834:7834:7834) (8482:8482:8482))
        (PORT d[6] (4559:4559:4559) (4970:4970:4970))
        (PORT d[7] (7338:7338:7338) (7990:7990:7990))
        (PORT d[8] (6656:6656:6656) (7256:7256:7256))
        (PORT d[9] (5354:5354:5354) (5848:5848:5848))
        (PORT d[10] (8011:8011:8011) (8707:8707:8707))
        (PORT d[11] (9655:9655:9655) (10208:10208:10208))
        (PORT d[12] (7186:7186:7186) (7778:7778:7778))
        (PORT clk (2409:2409:2409) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2366:2366:2366))
        (PORT d[0] (3058:3058:3058) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2329:2329:2329))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1493:1493:1493))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (965:965:965))
        (PORT datab (201:201:201) (233:233:233))
        (PORT datac (860:860:860) (876:876:876))
        (PORT datad (3237:3237:3237) (3528:3528:3528))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (241:241:241))
        (PORT datac (174:174:174) (202:202:202))
        (PORT datad (3536:3536:3536) (3762:3762:3762))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4931:4931:4931) (5405:5405:5405))
        (PORT d[1] (5576:5576:5576) (6078:6078:6078))
        (PORT d[2] (6872:6872:6872) (7549:7549:7549))
        (PORT d[3] (4941:4941:4941) (5415:5415:5415))
        (PORT d[4] (5422:5422:5422) (5951:5951:5951))
        (PORT d[5] (5841:5841:5841) (6428:6428:6428))
        (PORT d[6] (5299:5299:5299) (5807:5807:5807))
        (PORT d[7] (6762:6762:6762) (7354:7354:7354))
        (PORT d[8] (5966:5966:5966) (6541:6541:6541))
        (PORT d[9] (4349:4349:4349) (4771:4771:4771))
        (PORT d[10] (6227:6227:6227) (6847:6847:6847))
        (PORT d[11] (8349:8349:8349) (8841:8841:8841))
        (PORT d[12] (5237:5237:5237) (5717:5717:5717))
        (PORT clk (2316:2316:2316) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2272:2272:2272))
        (PORT d[0] (3310:3310:3310) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2235:2235:2235))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1465:1465:1465) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (6186:6186:6186))
        (PORT d[1] (7084:7084:7084) (7630:7630:7630))
        (PORT d[2] (4957:4957:4957) (5409:5409:5409))
        (PORT d[3] (5227:5227:5227) (5690:5690:5690))
        (PORT d[4] (6973:6973:6973) (7568:7568:7568))
        (PORT d[5] (7915:7915:7915) (8569:8569:8569))
        (PORT d[6] (5306:5306:5306) (5796:5796:5796))
        (PORT d[7] (8316:8316:8316) (8957:8957:8957))
        (PORT d[8] (7265:7265:7265) (7884:7884:7884))
        (PORT d[9] (3946:3946:3946) (4320:4320:4320))
        (PORT d[10] (7161:7161:7161) (7814:7814:7814))
        (PORT d[11] (8079:8079:8079) (8553:8553:8553))
        (PORT d[12] (6533:6533:6533) (7056:7056:7056))
        (PORT clk (2347:2347:2347) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2299:2299:2299))
        (PORT d[0] (2052:2052:2052) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2262:2262:2262))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1840:1840:1840))
        (PORT datab (1510:1510:1510) (1617:1617:1617))
        (PORT datac (2395:2395:2395) (2453:2453:2453))
        (PORT datad (1305:1305:1305) (1339:1339:1339))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4856:4856:4856) (5280:5280:5280))
        (PORT d[1] (7887:7887:7887) (8489:8489:8489))
        (PORT d[2] (7068:7068:7068) (7648:7648:7648))
        (PORT d[3] (6469:6469:6469) (6977:6977:6977))
        (PORT d[4] (5257:5257:5257) (5721:5721:5721))
        (PORT d[5] (3877:3877:3877) (4226:4226:4226))
        (PORT d[6] (4917:4917:4917) (5350:5350:5350))
        (PORT d[7] (4856:4856:4856) (5279:5279:5279))
        (PORT d[8] (4863:4863:4863) (5281:5281:5281))
        (PORT d[9] (8654:8654:8654) (9292:9292:9292))
        (PORT d[10] (6242:6242:6242) (6780:6780:6780))
        (PORT d[11] (5412:5412:5412) (5735:5735:5735))
        (PORT d[12] (6035:6035:6035) (6513:6513:6513))
        (PORT clk (2388:2388:2388) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2335:2335:2335))
        (PORT d[0] (3913:3913:3913) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2298:2298:2298))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4911:4911:4911))
        (PORT d[1] (6896:6896:6896) (7450:7450:7450))
        (PORT d[2] (4858:4858:4858) (5297:5297:5297))
        (PORT d[3] (5768:5768:5768) (6252:6252:6252))
        (PORT d[4] (7722:7722:7722) (8417:8417:8417))
        (PORT d[5] (4592:4592:4592) (5014:5014:5014))
        (PORT d[6] (5449:5449:5449) (5883:5883:5883))
        (PORT d[7] (7974:7974:7974) (8649:8649:8649))
        (PORT d[8] (7504:7504:7504) (8132:8132:8132))
        (PORT d[9] (5945:5945:5945) (6456:6456:6456))
        (PORT d[10] (4433:4433:4433) (4879:4879:4879))
        (PORT d[11] (10273:10273:10273) (10842:10842:10842))
        (PORT d[12] (7816:7816:7816) (8427:8427:8427))
        (PORT clk (2399:2399:2399) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2345:2345:2345))
        (PORT d[0] (1919:1919:1919) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2308:2308:2308))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (239:239:239))
        (PORT datab (1510:1510:1510) (1618:1618:1618))
        (PORT datac (2565:2565:2565) (2672:2672:2672))
        (PORT datad (868:868:868) (894:894:894))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4666:4666:4666) (5117:5117:5117))
        (PORT d[1] (4498:4498:4498) (4896:4896:4896))
        (PORT d[2] (4076:4076:4076) (4432:4432:4432))
        (PORT d[3] (5604:5604:5604) (6123:6123:6123))
        (PORT d[4] (4902:4902:4902) (5338:5338:5338))
        (PORT d[5] (5169:5169:5169) (5694:5694:5694))
        (PORT d[6] (5989:5989:5989) (6548:6548:6548))
        (PORT d[7] (5870:5870:5870) (6401:6401:6401))
        (PORT d[8] (5270:5270:5270) (5743:5743:5743))
        (PORT d[9] (4551:4551:4551) (4960:4960:4960))
        (PORT d[10] (5077:5077:5077) (5568:5568:5568))
        (PORT d[11] (9269:9269:9269) (9921:9921:9921))
        (PORT d[12] (5621:5621:5621) (6162:6162:6162))
        (PORT clk (2396:2396:2396) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2347:2347:2347))
        (PORT d[0] (2706:2706:2706) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2310:2310:2310))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (5631:5631:5631))
        (PORT d[1] (7396:7396:7396) (7954:7954:7954))
        (PORT d[2] (4599:4599:4599) (5033:5033:5033))
        (PORT d[3] (5212:5212:5212) (5672:5672:5672))
        (PORT d[4] (6958:6958:6958) (7550:7550:7550))
        (PORT d[5] (7949:7949:7949) (8607:8607:8607))
        (PORT d[6] (5307:5307:5307) (5797:5797:5797))
        (PORT d[7] (8295:8295:8295) (8937:8937:8937))
        (PORT d[8] (7236:7236:7236) (7853:7853:7853))
        (PORT d[9] (3924:3924:3924) (4299:4299:4299))
        (PORT d[10] (7443:7443:7443) (8102:8102:8102))
        (PORT d[11] (8373:8373:8373) (8858:8858:8858))
        (PORT d[12] (6513:6513:6513) (7035:7035:7035))
        (PORT clk (2346:2346:2346) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2298:2298:2298))
        (PORT d[0] (2424:2424:2424) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1833:1833:1833))
        (PORT datab (1506:1506:1506) (1613:1613:1613))
        (PORT datac (2332:2332:2332) (2403:2403:2403))
        (PORT datad (1318:1318:1318) (1343:1343:1343))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4635:4635:4635))
        (PORT d[1] (6896:6896:6896) (7449:7449:7449))
        (PORT d[2] (4600:4600:4600) (5033:5033:5033))
        (PORT d[3] (6067:6067:6067) (6548:6548:6548))
        (PORT d[4] (7715:7715:7715) (8410:8410:8410))
        (PORT d[5] (4529:4529:4529) (4944:4944:4944))
        (PORT d[6] (5448:5448:5448) (5882:5882:5882))
        (PORT d[7] (7934:7934:7934) (8606:8606:8606))
        (PORT d[8] (7521:7521:7521) (8152:8152:8152))
        (PORT d[9] (5929:5929:5929) (6439:6439:6439))
        (PORT d[10] (8317:8317:8317) (9018:9018:9018))
        (PORT d[11] (10245:10245:10245) (10813:10813:10813))
        (PORT d[12] (7541:7541:7541) (8142:8142:8142))
        (PORT clk (2397:2397:2397) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2347:2347:2347))
        (PORT d[0] (2280:2280:2280) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2310:2310:2310))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4915:4915:4915))
        (PORT d[1] (7211:7211:7211) (7773:7773:7773))
        (PORT d[2] (4873:4873:4873) (5314:5314:5314))
        (PORT d[3] (5778:5778:5778) (6262:6262:6262))
        (PORT d[4] (7723:7723:7723) (8418:8418:8418))
        (PORT d[5] (4580:4580:4580) (5005:5005:5005))
        (PORT d[6] (5724:5724:5724) (6161:6161:6161))
        (PORT d[7] (7955:7955:7955) (8628:8628:8628))
        (PORT d[8] (7538:7538:7538) (8170:8170:8170))
        (PORT d[9] (5924:5924:5924) (6431:6431:6431))
        (PORT d[10] (4467:4467:4467) (4919:4919:4919))
        (PORT d[11] (7791:7791:7791) (8278:8278:8278))
        (PORT d[12] (7803:7803:7803) (8412:8412:8412))
        (PORT clk (2397:2397:2397) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2344:2344:2344))
        (PORT d[0] (2201:2201:2201) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2307:2307:2307))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datab (633:633:633) (651:651:651))
        (PORT datac (1696:1696:1696) (1791:1791:1791))
        (PORT datad (905:905:905) (934:934:934))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (238:238:238))
        (PORT datac (174:174:174) (200:200:200))
        (PORT datad (1615:1615:1615) (1692:1692:1692))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (5003:5003:5003))
        (PORT d[1] (7525:7525:7525) (8099:8099:8099))
        (PORT d[2] (5217:5217:5217) (5658:5658:5658))
        (PORT d[3] (6423:6423:6423) (6941:6941:6941))
        (PORT d[4] (4754:4754:4754) (5234:5234:5234))
        (PORT d[5] (4860:4860:4860) (5295:5295:5295))
        (PORT d[6] (6050:6050:6050) (6500:6500:6500))
        (PORT d[7] (4474:4474:4474) (4837:4837:4837))
        (PORT d[8] (4546:4546:4546) (4957:4957:4957))
        (PORT d[9] (4317:4317:4317) (4737:4737:4737))
        (PORT d[10] (4438:4438:4438) (4889:4889:4889))
        (PORT d[11] (8393:8393:8393) (8904:8904:8904))
        (PORT d[12] (8137:8137:8137) (8755:8755:8755))
        (PORT clk (2363:2363:2363) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2309:2309:2309))
        (PORT d[0] (3168:3168:3168) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2272:2272:2272))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1436:1436:1436))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5547:5547:5547) (6032:6032:6032))
        (PORT d[1] (6829:6829:6829) (7367:7367:7367))
        (PORT d[2] (6564:6564:6564) (7125:7125:7125))
        (PORT d[3] (5540:5540:5540) (6017:6017:6017))
        (PORT d[4] (6289:6289:6289) (6838:6838:6838))
        (PORT d[5] (4947:4947:4947) (5424:5424:5424))
        (PORT d[6] (7321:7321:7321) (7878:7878:7878))
        (PORT d[7] (8985:8985:8985) (9737:9737:9737))
        (PORT d[8] (3922:3922:3922) (4285:4285:4285))
        (PORT d[9] (6627:6627:6627) (7189:7189:7189))
        (PORT d[10] (4960:4960:4960) (5425:5425:5425))
        (PORT d[11] (9908:9908:9908) (10505:10505:10505))
        (PORT d[12] (6240:6240:6240) (6771:6771:6771))
        (PORT clk (2388:2388:2388) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2334:2334:2334))
        (PORT d[0] (5366:5366:5366) (5453:5453:5453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2297:2297:2297))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4637:4637:4637) (5074:5074:5074))
        (PORT d[1] (3863:3863:3863) (4200:4200:4200))
        (PORT d[2] (5076:5076:5076) (5507:5507:5507))
        (PORT d[3] (5896:5896:5896) (6406:6406:6406))
        (PORT d[4] (5288:5288:5288) (5777:5777:5777))
        (PORT d[5] (6882:6882:6882) (7440:7440:7440))
        (PORT d[6] (6251:6251:6251) (6807:6807:6807))
        (PORT d[7] (5633:5633:5633) (6166:6166:6166))
        (PORT d[8] (7200:7200:7200) (7779:7779:7779))
        (PORT d[9] (6161:6161:6161) (6673:6673:6673))
        (PORT d[10] (7174:7174:7174) (7765:7765:7765))
        (PORT d[11] (9989:9989:9989) (10606:10606:10606))
        (PORT d[12] (6239:6239:6239) (6769:6769:6769))
        (PORT clk (2373:2373:2373) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2319:2319:2319))
        (PORT d[0] (2222:2222:2222) (2165:2165:2165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2282:2282:2282))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2198:2198:2198))
        (PORT datab (1432:1432:1432) (1512:1512:1512))
        (PORT datac (1172:1172:1172) (1280:1280:1280))
        (PORT datad (1622:1622:1622) (1702:1702:1702))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6760:6760:6760) (7291:7291:7291))
        (PORT d[1] (4193:4193:4193) (4557:4557:4557))
        (PORT d[2] (4868:4868:4868) (5300:5300:5300))
        (PORT d[3] (5912:5912:5912) (6424:6424:6424))
        (PORT d[4] (5293:5293:5293) (5784:5784:5784))
        (PORT d[5] (6859:6859:6859) (7414:7414:7414))
        (PORT d[6] (6237:6237:6237) (6789:6789:6789))
        (PORT d[7] (7702:7702:7702) (8319:8319:8319))
        (PORT d[8] (7199:7199:7199) (7779:7779:7779))
        (PORT d[9] (6126:6126:6126) (6638:6638:6638))
        (PORT d[10] (7133:7133:7133) (7722:7722:7722))
        (PORT d[11] (8413:8413:8413) (8927:8927:8927))
        (PORT d[12] (6261:6261:6261) (6794:6794:6794))
        (PORT clk (2375:2375:2375) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2323:2323:2323))
        (PORT d[0] (4227:4227:4227) (4335:4335:4335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2286:2286:2286))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1189:1189:1189))
        (PORT datab (204:204:204) (236:236:236))
        (PORT datac (1168:1168:1168) (1275:1275:1275))
        (PORT datad (1938:1938:1938) (1967:1967:1967))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5971:5971:5971))
        (PORT d[1] (5289:5289:5289) (5782:5782:5782))
        (PORT d[2] (6085:6085:6085) (6686:6686:6686))
        (PORT d[3] (5677:5677:5677) (6218:6218:6218))
        (PORT d[4] (6817:6817:6817) (7430:7430:7430))
        (PORT d[5] (6645:6645:6645) (7259:7259:7259))
        (PORT d[6] (5664:5664:5664) (6116:6116:6116))
        (PORT d[7] (6451:6451:6451) (7078:7078:7078))
        (PORT d[8] (6038:6038:6038) (6627:6627:6627))
        (PORT d[9] (4734:4734:4734) (5209:5209:5209))
        (PORT d[10] (7115:7115:7115) (7783:7783:7783))
        (PORT d[11] (8707:8707:8707) (9225:9225:9225))
        (PORT d[12] (6230:6230:6230) (6787:6787:6787))
        (PORT clk (2382:2382:2382) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2334:2334:2334))
        (PORT d[0] (3716:3716:3716) (3736:3736:3736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2297:2297:2297))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4688:4688:4688))
        (PORT d[1] (7526:7526:7526) (8098:8098:8098))
        (PORT d[2] (5214:5214:5214) (5670:5670:5670))
        (PORT d[3] (6439:6439:6439) (6959:6959:6959))
        (PORT d[4] (8010:8010:8010) (8712:8712:8712))
        (PORT d[5] (4563:4563:4563) (4987:4987:4987))
        (PORT d[6] (6059:6059:6059) (6511:6511:6511))
        (PORT d[7] (8259:8259:8259) (8942:8942:8942))
        (PORT d[8] (7808:7808:7808) (8446:8446:8446))
        (PORT d[9] (4290:4290:4290) (4704:4704:4704))
        (PORT d[10] (4496:4496:4496) (4950:4950:4950))
        (PORT d[11] (8063:8063:8063) (8563:8563:8563))
        (PORT d[12] (8134:8134:8134) (8757:8757:8757))
        (PORT clk (2382:2382:2382) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2332:2332:2332))
        (PORT d[0] (1664:1664:1664) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2295:2295:2295))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4578:4578:4578) (4995:4995:4995))
        (PORT d[1] (7526:7526:7526) (8100:8100:8100))
        (PORT d[2] (5522:5522:5522) (5989:5989:5989))
        (PORT d[3] (6357:6357:6357) (6856:6856:6856))
        (PORT d[4] (4744:4744:4744) (5221:5221:5221))
        (PORT d[5] (4870:4870:4870) (5306:5306:5306))
        (PORT d[6] (4218:4218:4218) (4592:4592:4592))
        (PORT d[7] (4473:4473:4473) (4836:4836:4836))
        (PORT d[8] (4564:4564:4564) (4977:4977:4977))
        (PORT d[9] (4334:4334:4334) (4752:4752:4752))
        (PORT d[10] (4467:4467:4467) (4919:4919:4919))
        (PORT d[11] (8366:8366:8366) (8876:8876:8876))
        (PORT d[12] (8428:8428:8428) (9057:9057:9057))
        (PORT clk (2370:2370:2370) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2317:2317:2317))
        (PORT d[0] (1655:1655:1655) (1628:1628:1628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2280:2280:2280))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (992:992:992))
        (PORT datab (1432:1432:1432) (1512:1512:1512))
        (PORT datac (1173:1173:1173) (1281:1281:1281))
        (PORT datad (1195:1195:1195) (1237:1237:1237))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4659:4659:4659))
        (PORT d[1] (6868:6868:6868) (7416:7416:7416))
        (PORT d[2] (5016:5016:5016) (5479:5479:5479))
        (PORT d[3] (4365:4365:4365) (4735:4735:4735))
        (PORT d[4] (5908:5908:5908) (6449:6449:6449))
        (PORT d[5] (4673:4673:4673) (5130:5130:5130))
        (PORT d[6] (8705:8705:8705) (9271:9271:9271))
        (PORT d[7] (8951:8951:8951) (9679:9679:9679))
        (PORT d[8] (4432:4432:4432) (4826:4826:4826))
        (PORT d[9] (4758:4758:4758) (5178:5178:5178))
        (PORT d[10] (5717:5717:5717) (6248:6248:6248))
        (PORT d[11] (4938:4938:4938) (5243:5243:5243))
        (PORT d[12] (3883:3883:3883) (4234:4234:4234))
        (PORT clk (2366:2366:2366) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2315:2315:2315))
        (PORT d[0] (4508:4508:4508) (4629:4629:4629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2278:2278:2278))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2261:2261:2261) (2320:2320:2320))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (1545:1545:1545) (1624:1624:1624))
        (PORT datad (1400:1400:1400) (1473:1473:1473))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (176:176:176) (203:203:203))
        (PORT datad (1304:1304:1304) (1367:1367:1367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6901:6901:6901) (7405:7405:7405))
        (PORT d[1] (5359:5359:5359) (5864:5864:5864))
        (PORT d[2] (6582:6582:6582) (7159:7159:7159))
        (PORT d[3] (5891:5891:5891) (6409:6409:6409))
        (PORT d[4] (5838:5838:5838) (6352:6352:6352))
        (PORT d[5] (7349:7349:7349) (8018:8018:8018))
        (PORT d[6] (5888:5888:5888) (6409:6409:6409))
        (PORT d[7] (7643:7643:7643) (8331:8331:8331))
        (PORT d[8] (7991:7991:7991) (8712:8712:8712))
        (PORT d[9] (6330:6330:6330) (6903:6903:6903))
        (PORT d[10] (6027:6027:6027) (6586:6586:6586))
        (PORT d[11] (9344:9344:9344) (9912:9912:9912))
        (PORT d[12] (5256:5256:5256) (5739:5739:5739))
        (PORT clk (2388:2388:2388) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2342:2342:2342))
        (PORT d[0] (4096:4096:4096) (4215:4215:4215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2305:2305:2305))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6539:6539:6539) (7025:7025:7025))
        (PORT d[1] (5025:5025:5025) (5516:5516:5516))
        (PORT d[2] (6311:6311:6311) (6883:6883:6883))
        (PORT d[3] (4933:4933:4933) (5413:5413:5413))
        (PORT d[4] (6110:6110:6110) (6640:6640:6640))
        (PORT d[5] (7063:7063:7063) (7725:7725:7725))
        (PORT d[6] (5640:5640:5640) (6155:6155:6155))
        (PORT d[7] (7660:7660:7660) (8353:8353:8353))
        (PORT d[8] (7977:7977:7977) (8700:8700:8700))
        (PORT d[9] (6352:6352:6352) (6926:6926:6926))
        (PORT d[10] (6006:6006:6006) (6563:6563:6563))
        (PORT d[11] (9341:9341:9341) (9907:9907:9907))
        (PORT d[12] (4947:4947:4947) (5419:5419:5419))
        (PORT clk (2379:2379:2379) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2335:2335:2335))
        (PORT d[0] (3122:3122:3122) (3239:3239:3239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2298:2298:2298))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (942:942:942) (980:980:980))
        (PORT datab (1093:1093:1093) (1120:1120:1120))
        (PORT datac (2852:2852:2852) (3078:3078:3078))
        (PORT datad (3091:3091:3091) (3366:3366:3366))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5956:5956:5956))
        (PORT d[1] (5243:5243:5243) (5728:5728:5728))
        (PORT d[2] (5291:5291:5291) (5798:5798:5798))
        (PORT d[3] (5269:5269:5269) (5757:5757:5757))
        (PORT d[4] (5642:5642:5642) (6173:6173:6173))
        (PORT d[5] (6825:6825:6825) (7497:7497:7497))
        (PORT d[6] (5840:5840:5840) (6356:6356:6356))
        (PORT d[7] (7459:7459:7459) (8164:8164:8164))
        (PORT d[8] (8579:8579:8579) (9336:9336:9336))
        (PORT d[9] (5133:5133:5133) (5649:5649:5649))
        (PORT d[10] (5282:5282:5282) (5783:5783:5783))
        (PORT d[11] (8438:8438:8438) (8994:8994:8994))
        (PORT d[12] (5262:5262:5262) (5740:5740:5740))
        (PORT clk (2387:2387:2387) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2343:2343:2343))
        (PORT d[0] (4803:4803:4803) (4945:4945:4945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5200:5200:5200) (5678:5678:5678))
        (PORT d[1] (4997:4997:4997) (5464:5464:5464))
        (PORT d[2] (6094:6094:6094) (6679:6679:6679))
        (PORT d[3] (5371:5371:5371) (5901:5901:5901))
        (PORT d[4] (6515:6515:6515) (7121:7121:7121))
        (PORT d[5] (6636:6636:6636) (7246:7246:7246))
        (PORT d[6] (5408:5408:5408) (5852:5852:5852))
        (PORT d[7] (6405:6405:6405) (7029:7029:7029))
        (PORT d[8] (6033:6033:6033) (6613:6613:6613))
        (PORT d[9] (5042:5042:5042) (5527:5527:5527))
        (PORT d[10] (6825:6825:6825) (7482:7482:7482))
        (PORT d[11] (8680:8680:8680) (9197:9197:9197))
        (PORT d[12] (5932:5932:5932) (6476:6476:6476))
        (PORT clk (2364:2364:2364) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
        (PORT d[0] (3998:3998:3998) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2281:2281:2281))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1445:1445:1445))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2891:2891:2891) (3127:3127:3127))
        (PORT datab (204:204:204) (236:236:236))
        (PORT datac (1336:1336:1336) (1336:1336:1336))
        (PORT datad (1896:1896:1896) (1963:1963:1963))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4944:4944:4944) (5419:5419:5419))
        (PORT d[1] (5051:5051:5051) (5547:5547:5547))
        (PORT d[2] (6349:6349:6349) (6903:6903:6903))
        (PORT d[3] (5953:5953:5953) (6496:6496:6496))
        (PORT d[4] (6663:6663:6663) (7303:7303:7303))
        (PORT d[5] (6231:6231:6231) (6869:6869:6869))
        (PORT d[6] (6483:6483:6483) (6969:6969:6969))
        (PORT d[7] (6821:6821:6821) (7485:7485:7485))
        (PORT d[8] (7598:7598:7598) (8289:8289:8289))
        (PORT d[9] (5518:5518:5518) (6026:6026:6026))
        (PORT d[10] (6675:6675:6675) (7355:7355:7355))
        (PORT d[11] (8148:8148:8148) (8679:8679:8679))
        (PORT d[12] (4556:4556:4556) (4961:4961:4961))
        (PORT clk (2365:2365:2365) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2317:2317:2317))
        (PORT d[0] (3324:3324:3324) (3422:3422:3422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2280:2280:2280))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6614:6614:6614) (7110:7110:7110))
        (PORT d[1] (5076:5076:5076) (5577:5577:5577))
        (PORT d[2] (6290:6290:6290) (6861:6861:6861))
        (PORT d[3] (5617:5617:5617) (6128:6128:6128))
        (PORT d[4] (5810:5810:5810) (6332:6332:6332))
        (PORT d[5] (6756:6756:6756) (7409:7409:7409))
        (PORT d[6] (5342:5342:5342) (5853:5853:5853))
        (PORT d[7] (7357:7357:7357) (8038:8038:8038))
        (PORT d[8] (8032:8032:8032) (8765:8765:8765))
        (PORT d[9] (6067:6067:6067) (6634:6634:6634))
        (PORT d[10] (5734:5734:5734) (6285:6285:6285))
        (PORT d[11] (9017:9017:9017) (9575:9575:9575))
        (PORT d[12] (4926:4926:4926) (5397:5397:5397))
        (PORT clk (2370:2370:2370) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2323:2323:2323))
        (PORT d[0] (4796:4796:4796) (4837:4837:4837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2286:2286:2286))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1147:1147:1147))
        (PORT datab (1165:1165:1165) (1194:1194:1194))
        (PORT datac (2853:2853:2853) (3079:3079:3079))
        (PORT datad (3090:3090:3090) (3364:3364:3364))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5208:5208:5208) (5682:5682:5682))
        (PORT d[1] (5323:5323:5323) (5830:5830:5830))
        (PORT d[2] (5369:5369:5369) (5892:5892:5892))
        (PORT d[3] (4979:4979:4979) (5458:5458:5458))
        (PORT d[4] (5558:5558:5558) (6080:6080:6080))
        (PORT d[5] (6535:6535:6535) (7197:7197:7197))
        (PORT d[6] (5789:5789:5789) (6299:6299:6299))
        (PORT d[7] (7157:7157:7157) (7851:7851:7851))
        (PORT d[8] (8289:8289:8289) (9035:9035:9035))
        (PORT d[9] (5110:5110:5110) (5624:5624:5624))
        (PORT d[10] (5225:5225:5225) (5717:5717:5717))
        (PORT d[11] (8477:8477:8477) (9036:9036:9036))
        (PORT d[12] (5254:5254:5254) (5727:5727:5727))
        (PORT clk (2378:2378:2378) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2331:2331:2331))
        (PORT d[0] (3569:3569:3569) (3753:3753:3753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2294:2294:2294))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6315:6315:6315) (6801:6801:6801))
        (PORT d[1] (5635:5635:5635) (6167:6167:6167))
        (PORT d[2] (5965:5965:5965) (6521:6521:6521))
        (PORT d[3] (5268:5268:5268) (5763:5763:5763))
        (PORT d[4] (5801:5801:5801) (6323:6323:6323))
        (PORT d[5] (6173:6173:6173) (6810:6810:6810))
        (PORT d[6] (5329:5329:5329) (5838:5838:5838))
        (PORT d[7] (6797:6797:6797) (7472:7472:7472))
        (PORT d[8] (8028:8028:8028) (8757:8757:8757))
        (PORT d[9] (5738:5738:5738) (6293:6293:6293))
        (PORT d[10] (5403:5403:5403) (5942:5942:5942))
        (PORT d[11] (9019:9019:9019) (9577:9577:9577))
        (PORT d[12] (4925:4925:4925) (5394:5394:5394))
        (PORT clk (2358:2358:2358) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2312:2312:2312))
        (PORT d[0] (4078:4078:4078) (4155:4155:4155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2275:2275:2275))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3132:3132:3132) (3412:3412:3412))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (1251:1251:1251) (1327:1327:1327))
        (PORT datad (1135:1135:1135) (1165:1165:1165))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datac (175:175:175) (202:202:202))
        (PORT datad (3355:3355:3355) (3539:3539:3539))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6180:6180:6180) (6697:6697:6697))
        (PORT d[1] (6896:6896:6896) (7448:7448:7448))
        (PORT d[2] (4877:4877:4877) (5314:5314:5314))
        (PORT d[3] (5513:5513:5513) (5997:5997:5997))
        (PORT d[4] (7404:7404:7404) (8087:8087:8087))
        (PORT d[5] (8123:8123:8123) (8778:8778:8778))
        (PORT d[6] (5446:5446:5446) (5880:5880:5880))
        (PORT d[7] (7647:7647:7647) (8311:8311:8311))
        (PORT d[8] (7252:7252:7252) (7876:7876:7876))
        (PORT d[9] (5632:5632:5632) (6133:6133:6133))
        (PORT d[10] (8383:8383:8383) (9094:9094:9094))
        (PORT d[11] (10248:10248:10248) (10818:10818:10818))
        (PORT d[12] (7510:7510:7510) (8111:8111:8111))
        (PORT clk (2400:2400:2400) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2349:2349:2349))
        (PORT d[0] (2197:2197:2197) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2312:2312:2312))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7145:7145:7145) (7649:7649:7649))
        (PORT d[1] (5663:5663:5663) (6177:6177:6177))
        (PORT d[2] (6913:6913:6913) (7503:7503:7503))
        (PORT d[3] (4631:4631:4631) (5078:5078:5078))
        (PORT d[4] (6428:6428:6428) (6975:6975:6975))
        (PORT d[5] (7690:7690:7690) (8372:8372:8372))
        (PORT d[6] (6234:6234:6234) (6767:6767:6767))
        (PORT d[7] (8225:8225:8225) (8931:8931:8931))
        (PORT d[8] (8043:8043:8043) (8775:8775:8775))
        (PORT d[9] (6893:6893:6893) (7481:7481:7481))
        (PORT d[10] (6680:6680:6680) (7265:7265:7265))
        (PORT d[11] (7100:7100:7100) (7461:7461:7461))
        (PORT d[12] (4920:4920:4920) (5371:5371:5371))
        (PORT clk (2398:2398:2398) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2354:2354:2354))
        (PORT d[0] (5105:5105:5105) (5159:5159:5159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2317:2317:2317))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1272:1272:1272))
        (PORT datab (2411:2411:2411) (2594:2594:2594))
        (PORT datac (1478:1478:1478) (1564:1564:1564))
        (PORT datad (3239:3239:3239) (3531:3531:3531))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5335:5335:5335) (5754:5754:5754))
        (PORT d[1] (5535:5535:5535) (6021:6021:6021))
        (PORT d[2] (6066:6066:6066) (6646:6646:6646))
        (PORT d[3] (5698:5698:5698) (6240:6240:6240))
        (PORT d[4] (6529:6529:6529) (7137:7137:7137))
        (PORT d[5] (6377:6377:6377) (6983:6983:6983))
        (PORT d[6] (5389:5389:5389) (5832:5832:5832))
        (PORT d[7] (6451:6451:6451) (7078:7078:7078))
        (PORT d[8] (6376:6376:6376) (6995:6995:6995))
        (PORT d[9] (5049:5049:5049) (5534:5534:5534))
        (PORT d[10] (6527:6527:6527) (7176:7176:7176))
        (PORT d[11] (8365:8365:8365) (8872:8872:8872))
        (PORT d[12] (5660:5660:5660) (6200:6200:6200))
        (PORT clk (2364:2364:2364) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2317:2317:2317))
        (PORT d[0] (3604:3604:3604) (3631:3631:3631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2280:2280:2280))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6155:6155:6155) (6669:6669:6669))
        (PORT d[1] (4834:4834:4834) (5251:5251:5251))
        (PORT d[2] (4574:4574:4574) (5000:5000:5000))
        (PORT d[3] (4991:4991:4991) (5473:5473:5473))
        (PORT d[4] (4688:4688:4688) (5145:5145:5145))
        (PORT d[5] (6266:6266:6266) (6805:6805:6805))
        (PORT d[6] (5622:5622:5622) (6157:6157:6157))
        (PORT d[7] (7135:7135:7135) (7732:7732:7732))
        (PORT d[8] (6604:6604:6604) (7169:7169:7169))
        (PORT d[9] (5239:5239:5239) (5722:5722:5722))
        (PORT d[10] (6222:6222:6222) (6782:6782:6782))
        (PORT d[11] (9142:9142:9142) (9736:9736:9736))
        (PORT d[12] (5324:5324:5324) (5818:5818:5818))
        (PORT clk (2389:2389:2389) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2344:2344:2344))
        (PORT d[0] (3128:3128:3128) (3239:3239:3239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2307:2307:2307))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (240:240:240))
        (PORT datab (1818:1818:1818) (1878:1878:1878))
        (PORT datac (1637:1637:1637) (1666:1666:1666))
        (PORT datad (3239:3239:3239) (3530:3530:3530))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6153:6153:6153) (6665:6665:6665))
        (PORT d[1] (5069:5069:5069) (5477:5477:5477))
        (PORT d[2] (4530:4530:4530) (4949:4949:4949))
        (PORT d[3] (5306:5306:5306) (5801:5801:5801))
        (PORT d[4] (4704:4704:4704) (5175:5175:5175))
        (PORT d[5] (6264:6264:6264) (6802:6802:6802))
        (PORT d[6] (5646:5646:5646) (6183:6183:6183))
        (PORT d[7] (7424:7424:7424) (8032:8032:8032))
        (PORT d[8] (6583:6583:6583) (7144:7144:7144))
        (PORT d[9] (5566:5566:5566) (6062:6062:6062))
        (PORT d[10] (6552:6552:6552) (7125:7125:7125))
        (PORT d[11] (7842:7842:7842) (8342:8342:8342))
        (PORT d[12] (5654:5654:5654) (6166:6166:6166))
        (PORT clk (2380:2380:2380) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2330:2330:2330))
        (PORT d[0] (2788:2788:2788) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2293:2293:2293))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (5051:5051:5051))
        (PORT d[1] (5614:5614:5614) (6121:6121:6121))
        (PORT d[2] (6996:6996:6996) (7569:7569:7569))
        (PORT d[3] (6508:6508:6508) (7064:7064:7064))
        (PORT d[4] (7543:7543:7543) (8209:8209:8209))
        (PORT d[5] (7141:7141:7141) (7808:7808:7808))
        (PORT d[6] (7434:7434:7434) (7951:7951:7951))
        (PORT d[7] (7714:7714:7714) (8403:8403:8403))
        (PORT d[8] (8498:8498:8498) (9216:9216:9216))
        (PORT d[9] (6748:6748:6748) (7296:7296:7296))
        (PORT d[10] (7656:7656:7656) (8375:8375:8375))
        (PORT d[11] (7043:7043:7043) (7443:7443:7443))
        (PORT d[12] (4254:4254:4254) (4650:4650:4650))
        (PORT clk (2392:2392:2392) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2348:2348:2348))
        (PORT d[0] (4399:4399:4399) (4535:4535:4535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2311:2311:2311))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1793:1793:1793))
        (PORT datab (3271:3271:3271) (3570:3570:3570))
        (PORT datac (1449:1449:1449) (1516:1516:1516))
        (PORT datad (2378:2378:2378) (2553:2553:2553))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5881:5881:5881) (6391:6391:6391))
        (PORT d[1] (6572:6572:6572) (7111:7111:7111))
        (PORT d[2] (6739:6739:6739) (7371:7371:7371))
        (PORT d[3] (6865:6865:6865) (7440:7440:7440))
        (PORT d[4] (7074:7074:7074) (7741:7741:7741))
        (PORT d[5] (8154:8154:8154) (8813:8813:8813))
        (PORT d[6] (6875:6875:6875) (7360:7360:7360))
        (PORT d[7] (7343:7343:7343) (7998:7998:7998))
        (PORT d[8] (6958:6958:6958) (7572:7572:7572))
        (PORT d[9] (5337:5337:5337) (5830:5830:5830))
        (PORT d[10] (8045:8045:8045) (8744:8744:8744))
        (PORT d[11] (9952:9952:9952) (10510:10510:10510))
        (PORT d[12] (7190:7190:7190) (7779:7779:7779))
        (PORT clk (2401:2401:2401) (2351:2351:2351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2351:2351:2351))
        (PORT d[0] (2828:2828:2828) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2314:2314:2314))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (6359:6359:6359))
        (PORT d[1] (4538:4538:4538) (4942:4942:4942))
        (PORT d[2] (4838:4838:4838) (5266:5266:5266))
        (PORT d[3] (4991:4991:4991) (5474:5474:5474))
        (PORT d[4] (4685:4685:4685) (5152:5152:5152))
        (PORT d[5] (5955:5955:5955) (6483:6483:6483))
        (PORT d[6] (5398:5398:5398) (5918:5918:5918))
        (PORT d[7] (6823:6823:6823) (7410:7410:7410))
        (PORT d[8] (6297:6297:6297) (6851:6851:6851))
        (PORT d[9] (4950:4950:4950) (5427:5427:5427))
        (PORT d[10] (5912:5912:5912) (6462:6462:6462))
        (PORT d[11] (8844:8844:8844) (9427:9427:9427))
        (PORT d[12] (5004:5004:5004) (5491:5491:5491))
        (PORT clk (2385:2385:2385) (2338:2338:2338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2338:2338:2338))
        (PORT d[0] (4568:4568:4568) (4669:4669:4669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datab (2413:2413:2413) (2596:2596:2596))
        (PORT datac (889:889:889) (909:909:909))
        (PORT datad (1461:1461:1461) (1540:1540:1540))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (240:240:240))
        (PORT datab (203:203:203) (236:236:236))
        (PORT datad (3537:3537:3537) (3762:3762:3762))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6305:6305:6305) (6791:6791:6791))
        (PORT d[1] (5637:5637:5637) (6168:6168:6168))
        (PORT d[2] (5989:5989:5989) (6547:6547:6547))
        (PORT d[3] (5269:5269:5269) (5761:5761:5761))
        (PORT d[4] (5508:5508:5508) (6022:6022:6022))
        (PORT d[5] (6445:6445:6445) (7085:7085:7085))
        (PORT d[6] (5274:5274:5274) (5783:5783:5783))
        (PORT d[7] (7342:7342:7342) (8019:8019:8019))
        (PORT d[8] (7990:7990:7990) (8715:8715:8715))
        (PORT d[9] (5758:5758:5758) (6313:6313:6313))
        (PORT d[10] (5421:5421:5421) (5963:5963:5963))
        (PORT d[11] (8706:8706:8706) (9254:9254:9254))
        (PORT d[12] (4948:4948:4948) (5419:5419:5419))
        (PORT clk (2345:2345:2345) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2300:2300:2300))
        (PORT d[0] (4014:4014:4014) (4094:4094:4094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2263:2263:2263))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6292:6292:6292) (6778:6778:6778))
        (PORT d[1] (5672:5672:5672) (6206:6206:6206))
        (PORT d[2] (5967:5967:5967) (6511:6511:6511))
        (PORT d[3] (5283:5283:5283) (5780:5780:5780))
        (PORT d[4] (5765:5765:5765) (6282:6282:6282))
        (PORT d[5] (6734:6734:6734) (7385:7385:7385))
        (PORT d[6] (5342:5342:5342) (5853:5853:5853))
        (PORT d[7] (7049:7049:7049) (7710:7710:7710))
        (PORT d[8] (8007:8007:8007) (8736:8736:8736))
        (PORT d[9] (5737:5737:5737) (6292:6292:6292))
        (PORT d[10] (5402:5402:5402) (5941:5941:5941))
        (PORT d[11] (8729:8729:8729) (9280:9280:9280))
        (PORT d[12] (4926:4926:4926) (5395:5395:5395))
        (PORT clk (2352:2352:2352) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2307:2307:2307))
        (PORT d[0] (3336:3336:3336) (3455:3455:3455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2270:2270:2270))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1434:1434:1434))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (7096:7096:7096))
        (PORT d[1] (5092:5092:5092) (5595:5595:5595))
        (PORT d[2] (6281:6281:6281) (6849:6849:6849))
        (PORT d[3] (5588:5588:5588) (6095:6095:6095))
        (PORT d[4] (5505:5505:5505) (6018:6018:6018))
        (PORT d[5] (7043:7043:7043) (7703:7703:7703))
        (PORT d[6] (5597:5597:5597) (6110:6110:6110))
        (PORT d[7] (7358:7358:7358) (8039:8039:8039))
        (PORT d[8] (7960:7960:7960) (8682:8682:8682))
        (PORT d[9] (6047:6047:6047) (6613:6613:6613))
        (PORT d[10] (5714:5714:5714) (6264:6264:6264))
        (PORT d[11] (9040:9040:9040) (9601:9601:9601))
        (PORT d[12] (4966:4966:4966) (5439:5439:5439))
        (PORT clk (2374:2374:2374) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2328:2328:2328))
        (PORT d[0] (4777:4777:4777) (4802:4802:4802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2329:2329:2329))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2291:2291:2291))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2888:2888:2888) (3123:3123:3123))
        (PORT datab (1389:1389:1389) (1401:1401:1401))
        (PORT datac (1083:1083:1083) (1094:1094:1094))
        (PORT datad (3088:3088:3088) (3361:3361:3361))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6725:6725:6725))
        (PORT d[1] (5636:5636:5636) (6168:6168:6168))
        (PORT d[2] (6010:6010:6010) (6569:6569:6569))
        (PORT d[3] (5584:5584:5584) (6091:6091:6091))
        (PORT d[4] (5831:5831:5831) (6353:6353:6353))
        (PORT d[5] (6755:6755:6755) (7408:7408:7408))
        (PORT d[6] (5341:5341:5341) (5852:5852:5852))
        (PORT d[7] (7377:7377:7377) (8058:8058:8058))
        (PORT d[8] (8017:8017:8017) (8745:8745:8745))
        (PORT d[9] (6048:6048:6048) (6616:6616:6616))
        (PORT d[10] (5693:5693:5693) (6241:6241:6241))
        (PORT d[11] (9037:9037:9037) (9596:9596:9596))
        (PORT d[12] (4947:4947:4947) (5419:5419:5419))
        (PORT clk (2365:2365:2365) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2320:2320:2320))
        (PORT d[0] (4241:4241:4241) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1447:1447:1447))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1445:1445:1445))
        (PORT datab (204:204:204) (236:236:236))
        (PORT datac (1402:1402:1402) (1431:1431:1431))
        (PORT datad (3080:3080:3080) (3352:3352:3352))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5961:5961:5961))
        (PORT d[1] (5317:5317:5317) (5823:5823:5823))
        (PORT d[2] (5652:5652:5652) (6173:6173:6173))
        (PORT d[3] (4946:4946:4946) (5399:5399:5399))
        (PORT d[4] (5510:5510:5510) (6028:6028:6028))
        (PORT d[5] (6515:6515:6515) (7175:7175:7175))
        (PORT d[6] (5831:5831:5831) (6345:6345:6345))
        (PORT d[7] (7165:7165:7165) (7860:7860:7860))
        (PORT d[8] (8557:8557:8557) (9313:9313:9313))
        (PORT d[9] (5099:5099:5099) (5613:5613:5613))
        (PORT d[10] (5244:5244:5244) (5738:5738:5738))
        (PORT d[11] (8439:8439:8439) (8994:8994:8994))
        (PORT d[12] (5250:5250:5250) (5727:5727:5727))
        (PORT clk (2382:2382:2382) (2336:2336:2336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2336:2336:2336))
        (PORT d[0] (5098:5098:5098) (5255:5255:5255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2299:2299:2299))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1463:1463:1463))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6916:6916:6916) (7423:7423:7423))
        (PORT d[1] (5322:5322:5322) (5823:5823:5823))
        (PORT d[2] (6591:6591:6591) (7171:7171:7171))
        (PORT d[3] (5928:5928:5928) (6453:6453:6453))
        (PORT d[4] (5837:5837:5837) (6351:6351:6351))
        (PORT d[5] (7064:7064:7064) (7726:7726:7726))
        (PORT d[6] (5641:5641:5641) (6156:6156:6156))
        (PORT d[7] (7661:7661:7661) (8354:8354:8354))
        (PORT d[8] (7978:7978:7978) (8700:8700:8700))
        (PORT d[9] (6325:6325:6325) (6896:6896:6896))
        (PORT d[10] (6047:6047:6047) (6607:6607:6607))
        (PORT d[11] (9321:9321:9321) (9886:9886:9886))
        (PORT d[12] (5278:5278:5278) (5764:5764:5764))
        (PORT clk (2383:2383:2383) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2339:2339:2339))
        (PORT d[0] (3120:3120:3120) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5722:5722:5722))
        (PORT d[1] (5286:5286:5286) (5780:5780:5780))
        (PORT d[2] (6665:6665:6665) (7229:7229:7229))
        (PORT d[3] (6242:6242:6242) (6792:6792:6792))
        (PORT d[4] (5716:5716:5716) (6304:6304:6304))
        (PORT d[5] (6537:6537:6537) (7184:7184:7184))
        (PORT d[6] (6803:6803:6803) (7300:7300:7300))
        (PORT d[7] (7132:7132:7132) (7805:7805:7805))
        (PORT d[8] (7897:7897:7897) (8594:8594:8594))
        (PORT d[9] (5861:5861:5861) (6384:6384:6384))
        (PORT d[10] (7027:7027:7027) (7721:7721:7721))
        (PORT d[11] (6425:6425:6425) (6780:6780:6780))
        (PORT d[12] (4251:4251:4251) (4648:4648:4648))
        (PORT clk (2377:2377:2377) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2332:2332:2332))
        (PORT d[0] (3999:3999:3999) (4092:4092:4092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (709:709:709))
        (PORT datab (811:811:811) (823:823:823))
        (PORT datac (2852:2852:2852) (3079:3079:3079))
        (PORT datad (3091:3091:3091) (3365:3365:3365))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6623:6623:6623) (7119:7119:7119))
        (PORT d[1] (5367:5367:5367) (5864:5864:5864))
        (PORT d[2] (6266:6266:6266) (6831:6831:6831))
        (PORT d[3] (5573:5573:5573) (6078:6078:6078))
        (PORT d[4] (5826:5826:5826) (6352:6352:6352))
        (PORT d[5] (7062:7062:7062) (7726:7726:7726))
        (PORT d[6] (5598:5598:5598) (6111:6111:6111))
        (PORT d[7] (7682:7682:7682) (8377:8377:8377))
        (PORT d[8] (7999:7999:7999) (8725:8725:8725))
        (PORT d[9] (6047:6047:6047) (6614:6614:6614))
        (PORT d[10] (5715:5715:5715) (6265:6265:6265))
        (PORT d[11] (9324:9324:9324) (9891:9891:9891))
        (PORT d[12] (4946:4946:4946) (5418:5418:5418))
        (PORT clk (2378:2378:2378) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2332:2332:2332))
        (PORT d[0] (4842:4842:4842) (4986:4986:4986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2295:2295:2295))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2893:2893:2893) (3129:3129:3129))
        (PORT datab (1545:1545:1545) (1618:1618:1618))
        (PORT datac (176:176:176) (204:204:204))
        (PORT datad (888:888:888) (917:917:917))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (233:233:233))
        (PORT datac (173:173:173) (200:200:200))
        (PORT datad (3357:3357:3357) (3541:3541:3541))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5616:5616:5616) (6038:6038:6038))
        (PORT d[1] (5302:5302:5302) (5795:5795:5795))
        (PORT d[2] (6125:6125:6125) (6736:6736:6736))
        (PORT d[3] (6191:6191:6191) (6728:6728:6728))
        (PORT d[4] (6833:6833:6833) (7448:7448:7448))
        (PORT d[5] (6643:6643:6643) (7254:7254:7254))
        (PORT d[6] (4861:4861:4861) (5309:5309:5309))
        (PORT d[7] (6411:6411:6411) (7036:7036:7036))
        (PORT d[8] (6230:6230:6230) (6806:6806:6806))
        (PORT d[9] (4742:4742:4742) (5216:5216:5216))
        (PORT d[10] (6830:6830:6830) (7486:7486:7486))
        (PORT d[11] (8678:8678:8678) (9195:9195:9195))
        (PORT d[12] (5966:5966:5966) (6514:6514:6514))
        (PORT clk (2375:2375:2375) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2331:2331:2331))
        (PORT d[0] (3360:3360:3360) (3465:3465:3465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2294:2294:2294))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (5730:5730:5730))
        (PORT d[1] (6552:6552:6552) (7084:7084:7084))
        (PORT d[2] (6597:6597:6597) (7164:7164:7164))
        (PORT d[3] (5246:5246:5246) (5713:5713:5713))
        (PORT d[4] (5985:5985:5985) (6525:6525:6525))
        (PORT d[5] (8198:8198:8198) (8895:8895:8895))
        (PORT d[6] (7308:7308:7308) (7867:7867:7867))
        (PORT d[7] (8674:8674:8674) (9419:9419:9419))
        (PORT d[8] (3902:3902:3902) (4265:4265:4265))
        (PORT d[9] (6355:6355:6355) (6909:6909:6909))
        (PORT d[10] (4666:4666:4666) (5122:5122:5122))
        (PORT d[11] (9891:9891:9891) (10488:10488:10488))
        (PORT d[12] (5949:5949:5949) (6473:6473:6473))
        (PORT clk (2395:2395:2395) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2342:2342:2342))
        (PORT d[0] (5117:5117:5117) (5195:5195:5195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2305:2305:2305))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5955:5955:5955))
        (PORT d[1] (7726:7726:7726) (8300:8300:8300))
        (PORT d[2] (5197:5197:5197) (5649:5649:5649))
        (PORT d[3] (5520:5520:5520) (5989:5989:5989))
        (PORT d[4] (7265:7265:7265) (7867:7867:7867))
        (PORT d[5] (5006:5006:5006) (5400:5400:5400))
        (PORT d[6] (5899:5899:5899) (6408:6408:6408))
        (PORT d[7] (5117:5117:5117) (5549:5549:5549))
        (PORT d[8] (4788:4788:4788) (5215:5215:5215))
        (PORT d[9] (3916:3916:3916) (4286:4286:4286))
        (PORT d[10] (7758:7758:7758) (8425:8425:8425))
        (PORT d[11] (8677:8677:8677) (9174:9174:9174))
        (PORT d[12] (6853:6853:6853) (7387:7387:7387))
        (PORT clk (2337:2337:2337) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2287:2287:2287))
        (PORT d[0] (1770:1770:1770) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2250:2250:2250))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1733:1733:1733) (1831:1831:1831))
        (PORT datab (1505:1505:1505) (1612:1612:1612))
        (PORT datac (2200:2200:2200) (2273:2273:2273))
        (PORT datad (1353:1353:1353) (1374:1374:1374))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4943:4943:4943) (5418:5418:5418))
        (PORT d[1] (5614:5614:5614) (6142:6142:6142))
        (PORT d[2] (6053:6053:6053) (6596:6596:6596))
        (PORT d[3] (5643:5643:5643) (6174:6174:6174))
        (PORT d[4] (6676:6676:6676) (7320:7320:7320))
        (PORT d[5] (6219:6219:6219) (6856:6856:6856))
        (PORT d[6] (6455:6455:6455) (6937:6937:6937))
        (PORT d[7] (6780:6780:6780) (7441:7441:7441))
        (PORT d[8] (7613:7613:7613) (8306:8306:8306))
        (PORT d[9] (5544:5544:5544) (6054:6054:6054))
        (PORT d[10] (6684:6684:6684) (7366:7366:7366))
        (PORT d[11] (8182:8182:8182) (8715:8715:8715))
        (PORT d[12] (4556:4556:4556) (4962:4962:4962))
        (PORT clk (2359:2359:2359) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2313:2313:2313))
        (PORT d[0] (3813:3813:3813) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2135:2135:2135))
        (PORT datab (1511:1511:1511) (1619:1619:1619))
        (PORT datac (177:177:177) (205:205:205))
        (PORT datad (1838:1838:1838) (1939:1939:1939))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5199:5199:5199) (5639:5639:5639))
        (PORT d[1] (7424:7424:7424) (7987:7987:7987))
        (PORT d[2] (4899:4899:4899) (5344:5344:5344))
        (PORT d[3] (5213:5213:5213) (5673:5673:5673))
        (PORT d[4] (6958:6958:6958) (7551:7551:7551))
        (PORT d[5] (7922:7922:7922) (8576:8576:8576))
        (PORT d[6] (5602:5602:5602) (6101:6101:6101))
        (PORT d[7] (8301:8301:8301) (8940:8940:8940))
        (PORT d[8] (7241:7241:7241) (7858:7858:7858))
        (PORT d[9] (3897:3897:3897) (4262:4262:4262))
        (PORT d[10] (7463:7463:7463) (8124:8124:8124))
        (PORT d[11] (8363:8363:8363) (8846:8846:8846))
        (PORT d[12] (6542:6542:6542) (7065:7065:7065))
        (PORT clk (2343:2343:2343) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2296:2296:2296))
        (PORT d[0] (2409:2409:2409) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (5329:5329:5329))
        (PORT d[1] (6505:6505:6505) (7037:7037:7037))
        (PORT d[2] (4601:4601:4601) (5038:5038:5038))
        (PORT d[3] (5489:5489:5489) (5952:5952:5952))
        (PORT d[4] (6652:6652:6652) (7236:7236:7236))
        (PORT d[5] (7628:7628:7628) (8277:8277:8277))
        (PORT d[6] (5313:5313:5313) (5803:5803:5803))
        (PORT d[7] (8002:8002:8002) (8638:8638:8638))
        (PORT d[8] (6957:6957:6957) (7566:7566:7566))
        (PORT d[9] (3958:3958:3958) (4332:4332:4332))
        (PORT d[10] (7168:7168:7168) (7821:7821:7821))
        (PORT d[11] (8018:8018:8018) (8484:8484:8484))
        (PORT d[12] (6230:6230:6230) (6746:6746:6746))
        (PORT clk (2348:2348:2348) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2300:2300:2300))
        (PORT d[0] (2468:2468:2468) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2263:2263:2263))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1113:1113:1113))
        (PORT datab (1508:1508:1508) (1615:1615:1615))
        (PORT datac (1700:1700:1700) (1795:1795:1795))
        (PORT datad (1321:1321:1321) (1348:1348:1348))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6753:6753:6753) (7283:7283:7283))
        (PORT d[1] (4186:4186:4186) (4550:4550:4550))
        (PORT d[2] (4870:4870:4870) (5301:5301:5301))
        (PORT d[3] (5591:5591:5591) (6091:6091:6091))
        (PORT d[4] (5315:5315:5315) (5808:5808:5808))
        (PORT d[5] (6838:6838:6838) (7391:7391:7391))
        (PORT d[6] (6231:6231:6231) (6782:6782:6782))
        (PORT d[7] (7698:7698:7698) (8313:8313:8313))
        (PORT d[8] (7178:7178:7178) (7756:7756:7756))
        (PORT d[9] (5837:5837:5837) (6340:6340:6340))
        (PORT d[10] (6843:6843:6843) (7423:7423:7423))
        (PORT d[11] (9709:9709:9709) (10319:10319:10319))
        (PORT d[12] (5946:5946:5946) (6467:6467:6467))
        (PORT clk (2377:2377:2377) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2326:2326:2326))
        (PORT d[0] (4281:4281:4281) (4376:4376:4376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2289:2289:2289))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5769:5769:5769))
        (PORT d[1] (5540:5540:5540) (6026:6026:6026))
        (PORT d[2] (6072:6072:6072) (6652:6652:6652))
        (PORT d[3] (5892:5892:5892) (6426:6426:6426))
        (PORT d[4] (6514:6514:6514) (7120:7120:7120))
        (PORT d[5] (6350:6350:6350) (6955:6955:6955))
        (PORT d[6] (5373:5373:5373) (5816:5816:5816))
        (PORT d[7] (6710:6710:6710) (7341:7341:7341))
        (PORT d[8] (6404:6404:6404) (7028:7028:7028))
        (PORT d[9] (5048:5048:5048) (5534:5534:5534))
        (PORT d[10] (6818:6818:6818) (7474:7474:7474))
        (PORT d[11] (8394:8394:8394) (8902:8902:8902))
        (PORT d[12] (5925:5925:5925) (6468:6468:6468))
        (PORT clk (2356:2356:2356) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2311:2311:2311))
        (PORT d[0] (3999:3999:3999) (4025:4025:4025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2274:2274:2274))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1839:1839:1839))
        (PORT datab (203:203:203) (234:234:234))
        (PORT datac (1638:1638:1638) (1668:1668:1668))
        (PORT datad (2171:2171:2171) (2212:2212:2212))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (240:240:240))
        (PORT datac (174:174:174) (201:201:201))
        (PORT datad (1612:1612:1612) (1688:1688:1688))
        (IOPATH dataa combout (304:304:304) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6924:6924:6924) (7431:7431:7431))
        (PORT d[1] (5355:5355:5355) (5848:5848:5848))
        (PORT d[2] (6567:6567:6567) (7141:7141:7141))
        (PORT d[3] (5856:5856:5856) (6364:6364:6364))
        (PORT d[4] (6144:6144:6144) (6683:6683:6683))
        (PORT d[5] (7342:7342:7342) (8009:8009:8009))
        (PORT d[6] (5889:5889:5889) (6410:6410:6410))
        (PORT d[7] (7963:7963:7963) (8663:8663:8663))
        (PORT d[8] (7967:7967:7967) (8687:8687:8687))
        (PORT d[9] (6633:6633:6633) (7214:7214:7214))
        (PORT d[10] (6028:6028:6028) (6587:6587:6587))
        (PORT d[11] (6576:6576:6576) (6924:6924:6924))
        (PORT d[12] (5257:5257:5257) (5740:5740:5740))
        (PORT clk (2390:2390:2390) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2344:2344:2344))
        (PORT d[0] (4598:4598:4598) (4731:4731:4731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2307:2307:2307))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (5443:5443:5443))
        (PORT d[1] (5323:5323:5323) (5831:5831:5831))
        (PORT d[2] (5369:5369:5369) (5892:5892:5892))
        (PORT d[3] (5012:5012:5012) (5498:5498:5498))
        (PORT d[4] (5323:5323:5323) (5852:5852:5852))
        (PORT d[5] (6495:6495:6495) (7154:7154:7154))
        (PORT d[6] (5473:5473:5473) (5972:5972:5972))
        (PORT d[7] (7094:7094:7094) (7781:7781:7781))
        (PORT d[8] (8535:8535:8535) (9283:9283:9283))
        (PORT d[9] (5143:5143:5143) (5661:5661:5661))
        (PORT d[10] (5517:5517:5517) (6021:6021:6021))
        (PORT d[11] (8482:8482:8482) (9042:9042:9042))
        (PORT d[12] (4948:4948:4948) (5414:5414:5414))
        (PORT clk (2371:2371:2371) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2328:2328:2328))
        (PORT d[0] (5043:5043:5043) (5203:5203:5203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2329:2329:2329))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2291:2291:2291))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5025:5025:5025) (5514:5514:5514))
        (PORT d[1] (4557:4557:4557) (4973:4973:4973))
        (PORT d[2] (4344:4344:4344) (4714:4714:4714))
        (PORT d[3] (4995:4995:4995) (5478:5478:5478))
        (PORT d[4] (5239:5239:5239) (5701:5701:5701))
        (PORT d[5] (5380:5380:5380) (5903:5903:5903))
        (PORT d[6] (5720:5720:5720) (6267:6267:6267))
        (PORT d[7] (5576:5576:5576) (6100:6100:6100))
        (PORT d[8] (5376:5376:5376) (5888:5888:5888))
        (PORT d[9] (4648:4648:4648) (5099:5099:5099))
        (PORT d[10] (5409:5409:5409) (5927:5927:5927))
        (PORT d[11] (8352:8352:8352) (8873:8873:8873))
        (PORT d[12] (5292:5292:5292) (5799:5799:5799))
        (PORT clk (2395:2395:2395) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2350:2350:2350))
        (PORT d[0] (3181:3181:3181) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2313:2313:2313))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5813:5813:5813) (6308:6308:6308))
        (PORT d[1] (5318:5318:5318) (5826:5826:5826))
        (PORT d[2] (5897:5897:5897) (6421:6421:6421))
        (PORT d[3] (4670:4670:4670) (5120:5120:5120))
        (PORT d[4] (5629:5629:5629) (6171:6171:6171))
        (PORT d[5] (7096:7096:7096) (7772:7772:7772))
        (PORT d[6] (6118:6118:6118) (6640:6640:6640))
        (PORT d[7] (7468:7468:7468) (8174:8174:8174))
        (PORT d[8] (8869:8869:8869) (9635:9635:9635))
        (PORT d[9] (5123:5123:5123) (5640:5640:5640))
        (PORT d[10] (5251:5251:5251) (5749:5749:5749))
        (PORT d[11] (8455:8455:8455) (9012:9012:9012))
        (PORT d[12] (5225:5225:5225) (5698:5698:5698))
        (PORT clk (2396:2396:2396) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2349:2349:2349))
        (PORT d[0] (4272:4272:4272) (4399:4399:4399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2312:2312:2312))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (3123:3123:3123))
        (PORT datab (3632:3632:3632) (3722:3722:3722))
        (PORT datac (1368:1368:1368) (1387:1387:1387))
        (PORT datad (3089:3089:3089) (3362:3362:3362))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2885:2885:2885) (3120:3120:3120))
        (PORT datab (1096:1096:1096) (1120:1120:1120))
        (PORT datac (1658:1658:1658) (1689:1689:1689))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5783:5783:5783) (6273:6273:6273))
        (PORT d[1] (5306:5306:5306) (5813:5813:5813))
        (PORT d[2] (5917:5917:5917) (6444:6444:6444))
        (PORT d[3] (5292:5292:5292) (5783:5783:5783))
        (PORT d[4] (5623:5623:5623) (6164:6164:6164))
        (PORT d[5] (6803:6803:6803) (7473:7473:7473))
        (PORT d[6] (6163:6163:6163) (6690:6690:6690))
        (PORT d[7] (7393:7393:7393) (8087:8087:8087))
        (PORT d[8] (8606:8606:8606) (9366:9366:9366))
        (PORT d[9] (5145:5145:5145) (5662:5662:5662))
        (PORT d[10] (5267:5267:5267) (5767:5767:5767))
        (PORT d[11] (8477:8477:8477) (9038:9038:9038))
        (PORT d[12] (4974:4974:4974) (5444:5444:5444))
        (PORT clk (2390:2390:2390) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2346:2346:2346))
        (PORT d[0] (4840:4840:4840) (4890:4890:4890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2309:2309:2309))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5925:5925:5925))
        (PORT d[1] (5411:5411:5411) (5945:5945:5945))
        (PORT d[2] (5959:5959:5959) (6511:6511:6511))
        (PORT d[3] (4966:4966:4966) (5448:5448:5448))
        (PORT d[4] (5812:5812:5812) (6334:6334:6334))
        (PORT d[5] (6732:6732:6732) (7377:7377:7377))
        (PORT d[6] (5290:5290:5290) (5791:5791:5791))
        (PORT d[7] (7361:7361:7361) (8039:8039:8039))
        (PORT d[8] (7344:7344:7344) (8024:8024:8024))
        (PORT d[9] (5699:5699:5699) (6246:6246:6246))
        (PORT d[10] (5674:5674:5674) (6215:6215:6215))
        (PORT d[11] (8406:8406:8406) (8943:8943:8943))
        (PORT d[12] (4988:4988:4988) (5465:5465:5465))
        (PORT clk (2363:2363:2363) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2319:2319:2319))
        (PORT d[0] (3096:3096:3096) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2282:2282:2282))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1129:1129:1129))
        (PORT datab (1690:1690:1690) (1723:1723:1723))
        (PORT datac (2855:2855:2855) (3082:3082:3082))
        (PORT datad (3087:3087:3087) (3361:3361:3361))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (5523:5523:5523))
        (PORT d[1] (5385:5385:5385) (5917:5917:5917))
        (PORT d[2] (5414:5414:5414) (5941:5941:5941))
        (PORT d[3] (5594:5594:5594) (6114:6114:6114))
        (PORT d[4] (6319:6319:6319) (6938:6938:6938))
        (PORT d[5] (6532:6532:6532) (7177:7177:7177))
        (PORT d[6] (5796:5796:5796) (6250:6250:6250))
        (PORT d[7] (7143:7143:7143) (7821:7821:7821))
        (PORT d[8] (6998:6998:6998) (7665:7665:7665))
        (PORT d[9] (5361:5361:5361) (5881:5881:5881))
        (PORT d[10] (6336:6336:6336) (7003:7003:7003))
        (PORT d[11] (8153:8153:8153) (8682:8682:8682))
        (PORT d[12] (5580:5580:5580) (6112:6112:6112))
        (PORT clk (2350:2350:2350) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2303:2303:2303))
        (PORT d[0] (3672:3672:3672) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2266:2266:2266))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1498:1498:1498) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1430:1430:1430))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (6461:6461:6461))
        (PORT d[1] (5349:5349:5349) (5874:5874:5874))
        (PORT d[2] (5687:5687:5687) (6233:6233:6233))
        (PORT d[3] (4986:4986:4986) (5471:5471:5471))
        (PORT d[4] (5751:5751:5751) (6266:6266:6266))
        (PORT d[5] (6712:6712:6712) (7359:7359:7359))
        (PORT d[6] (5300:5300:5300) (5805:5805:5805))
        (PORT d[7] (7382:7382:7382) (8060:8060:8060))
        (PORT d[8] (8293:8293:8293) (9028:9028:9028))
        (PORT d[9] (5741:5741:5741) (6297:6297:6297))
        (PORT d[10] (5381:5381:5381) (5918:5918:5918))
        (PORT d[11] (8726:8726:8726) (9275:9275:9275))
        (PORT d[12] (4972:4972:4972) (5444:5444:5444))
        (PORT clk (2352:2352:2352) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2306:2306:2306))
        (PORT d[0] (3701:3701:3701) (3784:3784:3784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2269:2269:2269))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3128:3128:3128) (3407:3407:3407))
        (PORT datab (203:203:203) (233:233:233))
        (PORT datac (1412:1412:1412) (1465:1465:1465))
        (PORT datad (1452:1452:1452) (1494:1494:1494))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (243:243:243))
        (PORT datac (175:175:175) (200:200:200))
        (PORT datad (3356:3356:3356) (3540:3540:3540))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (5727:5727:5727))
        (PORT d[1] (4415:4415:4415) (4761:4761:4761))
        (PORT d[2] (5491:5491:5491) (5948:5948:5948))
        (PORT d[3] (6203:6203:6203) (6722:6722:6722))
        (PORT d[4] (4659:4659:4659) (5105:5105:5105))
        (PORT d[5] (7189:7189:7189) (7756:7756:7756))
        (PORT d[6] (6542:6542:6542) (7105:7105:7105))
        (PORT d[7] (8301:8301:8301) (8935:8935:8935))
        (PORT d[8] (7512:7512:7512) (8102:8102:8102))
        (PORT d[9] (6458:6458:6458) (6980:6980:6980))
        (PORT d[10] (7481:7481:7481) (8080:8080:8080))
        (PORT d[11] (10262:10262:10262) (10882:10882:10882))
        (PORT d[12] (6533:6533:6533) (7071:7071:7071))
        (PORT clk (2357:2357:2357) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2308:2308:2308))
        (PORT d[0] (2628:2628:2628) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2271:2271:2271))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (5003:5003:5003))
        (PORT d[1] (7847:7847:7847) (8431:8431:8431))
        (PORT d[2] (5523:5523:5523) (5990:5990:5990))
        (PORT d[3] (6725:6725:6725) (7249:7249:7249))
        (PORT d[4] (4795:4795:4795) (5279:5279:5279))
        (PORT d[5] (4860:4860:4860) (5293:5293:5293))
        (PORT d[6] (4184:4184:4184) (4554:4554:4554))
        (PORT d[7] (8535:8535:8535) (9220:9220:9220))
        (PORT d[8] (4547:4547:4547) (4958:4958:4958))
        (PORT d[9] (4313:4313:4313) (4731:4731:4731))
        (PORT d[10] (4081:4081:4081) (4492:4492:4492))
        (PORT d[11] (8054:8054:8054) (8552:8552:8552))
        (PORT d[12] (8414:8414:8414) (9042:9042:9042))
        (PORT clk (2353:2353:2353) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2300:2300:2300))
        (PORT d[0] (1426:1426:1426) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2263:2263:2263))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1777:1777:1777))
        (PORT datab (1420:1420:1420) (1443:1443:1443))
        (PORT datac (1169:1169:1169) (1277:1277:1277))
        (PORT datad (1401:1401:1401) (1474:1474:1474))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5679:5679:5679))
        (PORT d[1] (6564:6564:6564) (7106:7106:7106))
        (PORT d[2] (4691:4691:4691) (5140:5140:5140))
        (PORT d[3] (7395:7395:7395) (7975:7975:7975))
        (PORT d[4] (5635:5635:5635) (6169:6169:6169))
        (PORT d[5] (4656:4656:4656) (5116:5116:5116))
        (PORT d[6] (8429:8429:8429) (8988:8988:8988))
        (PORT d[7] (8629:8629:8629) (9346:9346:9346))
        (PORT d[8] (9370:9370:9370) (10111:10111:10111))
        (PORT d[9] (7650:7650:7650) (8221:8221:8221))
        (PORT d[10] (5404:5404:5404) (5925:5925:5925))
        (PORT d[11] (5209:5209:5209) (5521:5521:5521))
        (PORT d[12] (3850:3850:3850) (4197:4197:4197))
        (PORT clk (2378:2378:2378) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2325:2325:2325))
        (PORT d[0] (3962:3962:3962) (4013:4013:4013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2288:2288:2288))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5512:5512:5512) (5984:5984:5984))
        (PORT d[1] (6972:6972:6972) (7542:7542:7542))
        (PORT d[2] (6217:6217:6217) (6773:6773:6773))
        (PORT d[3] (5532:5532:5532) (6009:6009:6009))
        (PORT d[4] (4637:4637:4637) (5075:5075:5075))
        (PORT d[5] (4174:4174:4174) (4547:4547:4547))
        (PORT d[6] (7067:7067:7067) (7621:7621:7621))
        (PORT d[7] (4830:4830:4830) (5249:5249:5249))
        (PORT d[8] (4298:4298:4298) (4700:4700:4700))
        (PORT d[9] (7806:7806:7806) (8421:8421:8421))
        (PORT d[10] (5040:5040:5040) (5544:5544:5544))
        (PORT d[11] (8016:8016:8016) (8406:8406:8406))
        (PORT d[12] (4896:4896:4896) (5346:5346:5346))
        (PORT clk (2382:2382:2382) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2330:2330:2330))
        (PORT d[0] (3502:3502:3502) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2293:2293:2293))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (240:240:240))
        (PORT datab (1299:1299:1299) (1297:1297:1297))
        (PORT datac (1167:1167:1167) (1274:1274:1274))
        (PORT datad (1471:1471:1471) (1543:1543:1543))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6760:6760:6760) (7291:7291:7291))
        (PORT d[1] (4149:4149:4149) (4506:4506:4506))
        (PORT d[2] (4905:4905:4905) (5340:5340:5340))
        (PORT d[3] (5899:5899:5899) (6410:6410:6410))
        (PORT d[4] (5292:5292:5292) (5783:5783:5783))
        (PORT d[5] (6879:6879:6879) (7435:7435:7435))
        (PORT d[6] (6494:6494:6494) (7057:7057:7057))
        (PORT d[7] (7699:7699:7699) (8313:8313:8313))
        (PORT d[8] (7218:7218:7218) (7800:7800:7800))
        (PORT d[9] (4270:4270:4270) (4671:4671:4671))
        (PORT d[10] (6844:6844:6844) (7424:7424:7424))
        (PORT d[11] (8435:8435:8435) (8952:8952:8952))
        (PORT d[12] (5929:5929:5929) (6447:6447:6447))
        (PORT clk (2377:2377:2377) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2324:2324:2324))
        (PORT d[0] (4511:4511:4511) (4614:4614:4614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2287:2287:2287))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6069:6069:6069) (6549:6549:6549))
        (PORT d[1] (8338:8338:8338) (8932:8932:8932))
        (PORT d[2] (5535:5535:5535) (6020:6020:6020))
        (PORT d[3] (6133:6133:6133) (6620:6620:6620))
        (PORT d[4] (7877:7877:7877) (8497:8497:8497))
        (PORT d[5] (5567:5567:5567) (5973:5973:5973))
        (PORT d[6] (6195:6195:6195) (6711:6711:6711))
        (PORT d[7] (4824:4824:4824) (5248:5248:5248))
        (PORT d[8] (5420:5420:5420) (5868:5868:5868))
        (PORT d[9] (3924:3924:3924) (4295:4295:4295))
        (PORT d[10] (4368:4368:4368) (4780:4780:4780))
        (PORT d[11] (8939:8939:8939) (9432:9432:9432))
        (PORT d[12] (7420:7420:7420) (7967:7967:7967))
        (PORT clk (2305:2305:2305) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2256:2256:2256))
        (PORT d[0] (1252:1252:1252) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2219:2219:2219))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6083:6083:6083) (6543:6543:6543))
        (PORT d[1] (7977:7977:7977) (8551:8551:8551))
        (PORT d[2] (5554:5554:5554) (6043:6043:6043))
        (PORT d[3] (6148:6148:6148) (6638:6638:6638))
        (PORT d[4] (7893:7893:7893) (8515:8515:8515))
        (PORT d[5] (5584:5584:5584) (5992:5992:5992))
        (PORT d[6] (6195:6195:6195) (6710:6710:6710))
        (PORT d[7] (4811:4811:4811) (5234:5234:5234))
        (PORT d[8] (5372:5372:5372) (5815:5815:5815))
        (PORT d[9] (3923:3923:3923) (4294:4294:4294))
        (PORT d[10] (8039:8039:8039) (8712:8712:8712))
        (PORT d[11] (9243:9243:9243) (9754:9754:9754))
        (PORT d[12] (4267:4267:4267) (4667:4667:4667))
        (PORT clk (2310:2310:2310) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2261:2261:2261))
        (PORT d[0] (1047:1047:1047) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2224:2224:2224))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1458:1458:1458) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1459:1459:1459) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (755:755:755))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (939:939:939) (981:981:981))
        (PORT datad (1092:1092:1092) (1122:1122:1122))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (4244:4244:4244))
        (PORT d[1] (8471:8471:8471) (9076:9076:9076))
        (PORT d[2] (6396:6396:6396) (6887:6887:6887))
        (PORT d[3] (4159:4159:4159) (4531:4531:4531))
        (PORT d[4] (5633:5633:5633) (6134:6134:6134))
        (PORT d[5] (3935:3935:3935) (4307:4307:4307))
        (PORT d[6] (4139:4139:4139) (4481:4481:4481))
        (PORT d[7] (4435:4435:4435) (4806:4806:4806))
        (PORT d[8] (4213:4213:4213) (4599:4599:4599))
        (PORT d[9] (5216:5216:5216) (5660:5660:5660))
        (PORT d[10] (4675:4675:4675) (5106:5106:5106))
        (PORT d[11] (8956:8956:8956) (9482:9482:9482))
        (PORT d[12] (3967:3967:3967) (4338:4338:4338))
        (PORT clk (2414:2414:2414) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2362:2362:2362))
        (PORT d[0] (1695:1695:1695) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2325:2325:2325))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1562:1562:1562) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1563:1563:1563) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1573:1573:1573))
        (PORT datab (1431:1431:1431) (1512:1512:1512))
        (PORT datac (1023:1023:1023) (1053:1053:1053))
        (PORT datad (1579:1579:1579) (1658:1658:1658))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (236:236:236))
        (PORT datac (174:174:174) (202:202:202))
        (PORT datad (1301:1301:1301) (1363:1363:1363))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (5485:5485:5485))
        (PORT d[1] (4550:4550:4550) (4966:4966:4966))
        (PORT d[2] (4392:4392:4392) (4760:4760:4760))
        (PORT d[3] (5269:5269:5269) (5737:5737:5737))
        (PORT d[4] (4939:4939:4939) (5398:5398:5398))
        (PORT d[5] (5630:5630:5630) (6159:6159:6159))
        (PORT d[6] (5704:5704:5704) (6253:6253:6253))
        (PORT d[7] (5541:5541:5541) (6067:6067:6067))
        (PORT d[8] (5343:5343:5343) (5852:5852:5852))
        (PORT d[9] (4965:4965:4965) (5419:5419:5419))
        (PORT d[10] (5912:5912:5912) (6425:6425:6425))
        (PORT d[11] (8618:8618:8618) (9142:9142:9142))
        (PORT d[12] (5252:5252:5252) (5754:5754:5754))
        (PORT clk (2402:2402:2402) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2355:2355:2355))
        (PORT d[0] (3114:3114:3114) (3227:3227:3227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2318:2318:2318))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6465:6465:6465))
        (PORT d[1] (5873:5873:5873) (6384:6384:6384))
        (PORT d[2] (4634:4634:4634) (5073:5073:5073))
        (PORT d[3] (4974:4974:4974) (5451:5451:5451))
        (PORT d[4] (5738:5738:5738) (6294:6294:6294))
        (PORT d[5] (7004:7004:7004) (7631:7631:7631))
        (PORT d[6] (5351:5351:5351) (5867:5867:5867))
        (PORT d[7] (7062:7062:7062) (7659:7659:7659))
        (PORT d[8] (6351:6351:6351) (6940:6940:6940))
        (PORT d[9] (4280:4280:4280) (4693:4693:4693))
        (PORT d[10] (5900:5900:5900) (6506:6506:6506))
        (PORT d[11] (7770:7770:7770) (8251:8251:8251))
        (PORT d[12] (5549:5549:5549) (6038:6038:6038))
        (PORT clk (2341:2341:2341) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2299:2299:2299))
        (PORT d[0] (3938:3938:3938) (4012:4012:4012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2262:2262:2262))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2926:2926:2926) (3112:3112:3112))
        (PORT datab (2106:2106:2106) (2135:2135:2135))
        (PORT datac (820:820:820) (829:829:829))
        (PORT datad (3429:3429:3429) (3713:3713:3713))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5755:5755:5755))
        (PORT d[1] (5262:5262:5262) (5754:5754:5754))
        (PORT d[2] (6512:6512:6512) (7170:7170:7170))
        (PORT d[3] (5240:5240:5240) (5719:5719:5719))
        (PORT d[4] (5736:5736:5736) (6291:6291:6291))
        (PORT d[5] (6059:6059:6059) (6652:6652:6652))
        (PORT d[6] (5314:5314:5314) (5823:5823:5823))
        (PORT d[7] (6413:6413:6413) (6985:6985:6985))
        (PORT d[8] (6301:6301:6301) (6884:6884:6884))
        (PORT d[9] (4653:4653:4653) (5081:5081:5081))
        (PORT d[10] (5936:5936:5936) (6552:6552:6552))
        (PORT d[11] (8083:8083:8083) (8573:8573:8573))
        (PORT d[12] (5275:5275:5275) (5756:5756:5756))
        (PORT clk (2294:2294:2294) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2248:2248:2248))
        (PORT d[0] (4702:4702:4702) (4820:4820:4820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2211:2211:2211))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1442:1442:1442) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1443:1443:1443) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (5077:5077:5077))
        (PORT d[1] (5900:5900:5900) (6410:6410:6410))
        (PORT d[2] (4611:4611:4611) (5033:5033:5033))
        (PORT d[3] (5283:5283:5283) (5769:5769:5769))
        (PORT d[4] (6030:6030:6030) (6594:6594:6594))
        (PORT d[5] (7024:7024:7024) (7653:7653:7653))
        (PORT d[6] (5307:5307:5307) (5817:5817:5817))
        (PORT d[7] (7349:7349:7349) (7958:7958:7958))
        (PORT d[8] (6332:6332:6332) (6921:6921:6921))
        (PORT d[9] (4320:4320:4320) (4737:4737:4737))
        (PORT d[10] (5937:5937:5937) (6548:6548:6548))
        (PORT d[11] (8100:8100:8100) (8594:8594:8594))
        (PORT d[12] (5570:5570:5570) (6061:6061:6061))
        (PORT clk (2348:2348:2348) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2304:2304:2304))
        (PORT d[0] (5125:5125:5125) (5268:5268:5268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2267:2267:2267))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (241:241:241))
        (PORT datab (1393:1393:1393) (1431:1431:1431))
        (PORT datac (2892:2892:2892) (3079:3079:3079))
        (PORT datad (344:344:344) (368:368:368))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5243:5243:5243) (5728:5728:5728))
        (PORT d[1] (5327:5327:5327) (5823:5823:5823))
        (PORT d[2] (6340:6340:6340) (6893:6893:6893))
        (PORT d[3] (5942:5942:5942) (6482:6482:6482))
        (PORT d[4] (6685:6685:6685) (7329:7329:7329))
        (PORT d[5] (6211:6211:6211) (6848:6848:6848))
        (PORT d[6] (6753:6753:6753) (7244:7244:7244))
        (PORT d[7] (6801:6801:6801) (7463:7463:7463))
        (PORT d[8] (7900:7900:7900) (8598:8598:8598))
        (PORT d[9] (5815:5815:5815) (6332:6332:6332))
        (PORT d[10] (6710:6710:6710) (7394:7394:7394))
        (PORT d[11] (8136:8136:8136) (8666:8666:8666))
        (PORT d[12] (4576:4576:4576) (4982:4982:4982))
        (PORT clk (2370:2370:2370) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2323:2323:2323))
        (PORT d[0] (4304:4304:4304) (4329:4329:4329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2286:2286:2286))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5758:5758:5758))
        (PORT d[1] (4534:4534:4534) (4934:4934:4934))
        (PORT d[2] (4605:4605:4605) (5036:5036:5036))
        (PORT d[3] (5014:5014:5014) (5498:5498:5498))
        (PORT d[4] (4969:4969:4969) (5443:5443:5443))
        (PORT d[5] (5601:5601:5601) (6114:6114:6114))
        (PORT d[6] (5686:5686:5686) (6213:6213:6213))
        (PORT d[7] (6526:6526:6526) (7108:7108:7108))
        (PORT d[8] (5944:5944:5944) (6483:6483:6483))
        (PORT d[9] (4902:4902:4902) (5352:5352:5352))
        (PORT d[10] (5620:5620:5620) (6155:6155:6155))
        (PORT d[11] (8821:8821:8821) (9399:9399:9399))
        (PORT d[12] (4999:4999:4999) (5486:5486:5486))
        (PORT clk (2371:2371:2371) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (PORT d[0] (3564:3564:3564) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2288:2288:2288))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3465:3465:3465) (3763:3763:3763))
        (PORT datab (2112:2112:2112) (2167:2167:2167))
        (PORT datac (2891:2891:2891) (3078:3078:3078))
        (PORT datad (1515:1515:1515) (1550:1550:1550))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5546:5546:5546) (6038:6038:6038))
        (PORT d[1] (4541:4541:4541) (4941:4941:4941))
        (PORT d[2] (4588:4588:4588) (5018:5018:5018))
        (PORT d[3] (5005:5005:5005) (5486:5486:5486))
        (PORT d[4] (4980:4980:4980) (5451:5451:5451))
        (PORT d[5] (5622:5622:5622) (6137:6137:6137))
        (PORT d[6] (5643:5643:5643) (6166:6166:6166))
        (PORT d[7] (6546:6546:6546) (7129:7129:7129))
        (PORT d[8] (5965:5965:5965) (6506:6506:6506))
        (PORT d[9] (4957:4957:4957) (5433:5433:5433))
        (PORT d[10] (5892:5892:5892) (6441:6441:6441))
        (PORT d[11] (8826:8826:8826) (9408:9408:9408))
        (PORT d[12] (4990:4990:4990) (5477:5477:5477))
        (PORT clk (2379:2379:2379) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2332:2332:2332))
        (PORT d[0] (3921:3921:3921) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2295:2295:2295))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4970:4970:4970) (5448:5448:5448))
        (PORT d[1] (5214:5214:5214) (5693:5693:5693))
        (PORT d[2] (6476:6476:6476) (7125:7125:7125))
        (PORT d[3] (4965:4965:4965) (5431:5431:5431))
        (PORT d[4] (5428:5428:5428) (5970:5970:5970))
        (PORT d[5] (6351:6351:6351) (6951:6951:6951))
        (PORT d[6] (5332:5332:5332) (5841:5841:5841))
        (PORT d[7] (6444:6444:6444) (7016:7016:7016))
        (PORT d[8] (6316:6316:6316) (6899:6899:6899))
        (PORT d[9] (4633:4633:4633) (5061:5061:5061))
        (PORT d[10] (5934:5934:5934) (6550:6550:6550))
        (PORT d[11] (7783:7783:7783) (8262:8262:8262))
        (PORT d[12] (4953:4953:4953) (5423:5423:5423))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2258:2258:2258))
        (PORT d[0] (3459:3459:3459) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2221:2221:2221))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3464:3464:3464) (3761:3761:3761))
        (PORT datab (202:202:202) (234:234:234))
        (PORT datac (1524:1524:1524) (1556:1556:1556))
        (PORT datad (1452:1452:1452) (1497:1497:1497))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (3851:3851:3851) (4075:4075:4075))
        (PORT datac (174:174:174) (202:202:202))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (5002:5002:5002))
        (PORT d[1] (7607:7607:7607) (8205:8205:8205))
        (PORT d[2] (6774:6774:6774) (7346:7346:7346))
        (PORT d[3] (6170:6170:6170) (6670:6670:6670))
        (PORT d[4] (4951:4951:4951) (5405:5405:5405))
        (PORT d[5] (3551:3551:3551) (3885:3885:3885))
        (PORT d[6] (4619:4619:4619) (5046:5046:5046))
        (PORT d[7] (4565:4565:4565) (4981:4981:4981))
        (PORT d[8] (4566:4566:4566) (4975:4975:4975))
        (PORT d[9] (8357:8357:8357) (8986:8986:8986))
        (PORT d[10] (5935:5935:5935) (6464:6464:6464))
        (PORT d[11] (5112:5112:5112) (5425:5425:5425))
        (PORT d[12] (5758:5758:5758) (6230:6230:6230))
        (PORT clk (2366:2366:2366) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2314:2314:2314))
        (PORT d[0] (3081:3081:3081) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2277:2277:2277))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5851:5851:5851) (6339:6339:6339))
        (PORT d[1] (4456:4456:4456) (4829:4829:4829))
        (PORT d[2] (3870:3870:3870) (4204:4204:4204))
        (PORT d[3] (6809:6809:6809) (7345:7345:7345))
        (PORT d[4] (5547:5547:5547) (6016:6016:6016))
        (PORT d[5] (4377:4377:4377) (4803:4803:4803))
        (PORT d[6] (7436:7436:7436) (8025:8025:8025))
        (PORT d[7] (8839:8839:8839) (9484:9484:9484))
        (PORT d[8] (8402:8402:8402) (9014:9014:9014))
        (PORT d[9] (7001:7001:7001) (7534:7534:7534))
        (PORT d[10] (4957:4957:4957) (5424:5424:5424))
        (PORT d[11] (9623:9623:9623) (10174:10174:10174))
        (PORT d[12] (7113:7113:7113) (7665:7665:7665))
        (PORT clk (2378:2378:2378) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2325:2325:2325))
        (PORT d[0] (2514:2514:2514) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2288:2288:2288))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2206:2206:2206))
        (PORT datab (1948:1948:1948) (2038:2038:2038))
        (PORT datac (1514:1514:1514) (1517:1517:1517))
        (PORT datad (2080:2080:2080) (2161:2161:2161))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5571:5571:5571) (6055:6055:6055))
        (PORT d[1] (4438:4438:4438) (4810:4810:4810))
        (PORT d[2] (5785:5785:5785) (6248:6248:6248))
        (PORT d[3] (6811:6811:6811) (7349:7349:7349))
        (PORT d[4] (4956:4956:4956) (5407:5407:5407))
        (PORT d[5] (4370:4370:4370) (4796:4796:4796))
        (PORT d[6] (7141:7141:7141) (7723:7723:7723))
        (PORT d[7] (8557:8557:8557) (9197:9197:9197))
        (PORT d[8] (8148:8148:8148) (8757:8757:8757))
        (PORT d[9] (4521:4521:4521) (4927:4927:4927))
        (PORT d[10] (4474:4474:4474) (4938:4938:4938))
        (PORT d[11] (9317:9317:9317) (9862:9862:9862))
        (PORT d[12] (7156:7156:7156) (7718:7718:7718))
        (PORT clk (2362:2362:2362) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2312:2312:2312))
        (PORT d[0] (1294:1294:1294) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2275:2275:2275))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4823:4823:4823) (5238:5238:5238))
        (PORT d[1] (7798:7798:7798) (8377:8377:8377))
        (PORT d[2] (6294:6294:6294) (6809:6809:6809))
        (PORT d[3] (4481:4481:4481) (4870:4870:4870))
        (PORT d[4] (4005:4005:4005) (4399:4399:4399))
        (PORT d[5] (3950:3950:3950) (4322:4322:4322))
        (PORT d[6] (4723:4723:4723) (5112:5112:5112))
        (PORT d[7] (5142:5142:5142) (5566:5566:5566))
        (PORT d[8] (3891:3891:3891) (4242:4242:4242))
        (PORT d[9] (5441:5441:5441) (5892:5892:5892))
        (PORT d[10] (4000:4000:4000) (4359:4359:4359))
        (PORT d[11] (4056:4056:4056) (4326:4326:4326))
        (PORT d[12] (3508:3508:3508) (3813:3813:3813))
        (PORT clk (2396:2396:2396) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2342:2342:2342))
        (PORT d[0] (6055:6055:6055) (6305:6305:6305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2305:2305:2305))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (241:241:241))
        (PORT datab (1944:1944:1944) (2032:2032:2032))
        (PORT datac (1676:1676:1676) (1774:1774:1774))
        (PORT datad (1571:1571:1571) (1587:1587:1587))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (5003:5003:5003))
        (PORT d[1] (7839:7839:7839) (8421:8421:8421))
        (PORT d[2] (5512:5512:5512) (5977:5977:5977))
        (PORT d[3] (4330:4330:4330) (4673:4673:4673))
        (PORT d[4] (4795:4795:4795) (5280:5280:5280))
        (PORT d[5] (5121:5121:5121) (5563:5563:5563))
        (PORT d[6] (6343:6343:6343) (6799:6799:6799))
        (PORT d[7] (4426:4426:4426) (4787:4787:4787))
        (PORT d[8] (4542:4542:4542) (4953:4953:4953))
        (PORT d[9] (4313:4313:4313) (4732:4732:4732))
        (PORT d[10] (4726:4726:4726) (5184:5184:5184))
        (PORT d[11] (8055:8055:8055) (8553:8553:8553))
        (PORT d[12] (8422:8422:8422) (9050:9050:9050))
        (PORT clk (2372:2372:2372) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2319:2319:2319))
        (PORT d[0] (1445:1445:1445) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2282:2282:2282))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4230:4230:4230) (4626:4626:4626))
        (PORT d[1] (7170:7170:7170) (7727:7727:7727))
        (PORT d[2] (5343:5343:5343) (5819:5819:5819))
        (PORT d[3] (4364:4364:4364) (4733:4733:4733))
        (PORT d[4] (5908:5908:5908) (6451:6451:6451))
        (PORT d[5] (4999:4999:4999) (5465:5465:5465))
        (PORT d[6] (8680:8680:8680) (9236:9236:9236))
        (PORT d[7] (4537:4537:4537) (4944:4944:4944))
        (PORT d[8] (4719:4719:4719) (5129:5129:5129))
        (PORT d[9] (4529:4529:4529) (4943:4943:4943))
        (PORT d[10] (5996:5996:5996) (6533:6533:6533))
        (PORT d[11] (4689:4689:4689) (4992:4992:4992))
        (PORT d[12] (3873:3873:3873) (4227:4227:4227))
        (PORT clk (2353:2353:2353) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2299:2299:2299))
        (PORT d[0] (2557:2557:2557) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2262:2262:2262))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4960:4960:4960))
        (PORT d[1] (7398:7398:7398) (7965:7965:7965))
        (PORT d[2] (7473:7473:7473) (8062:8062:8062))
        (PORT d[3] (6131:6131:6131) (6625:6625:6625))
        (PORT d[4] (4917:4917:4917) (5385:5385:5385))
        (PORT d[5] (5554:5554:5554) (6052:6052:6052))
        (PORT d[6] (4868:4868:4868) (5313:5313:5313))
        (PORT d[7] (4856:4856:4856) (5289:5289:5289))
        (PORT d[8] (3897:3897:3897) (4259:4259:4259))
        (PORT d[9] (7224:7224:7224) (7802:7802:7802))
        (PORT d[10] (5569:5569:5569) (6053:6053:6053))
        (PORT d[11] (5594:5594:5594) (5908:5908:5908))
        (PORT d[12] (6506:6506:6506) (7060:7060:7060))
        (PORT clk (2372:2372:2372) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2322:2322:2322))
        (PORT d[0] (5485:5485:5485) (5628:5628:5628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2285:2285:2285))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4252:4252:4252))
        (PORT d[1] (8471:8471:8471) (9075:9075:9075))
        (PORT d[2] (6117:6117:6117) (6585:6585:6585))
        (PORT d[3] (3875:3875:3875) (4228:4228:4228))
        (PORT d[4] (5644:5644:5644) (6148:6148:6148))
        (PORT d[5] (3934:3934:3934) (4306:4306:4306))
        (PORT d[6] (4280:4280:4280) (4604:4604:4604))
        (PORT d[7] (4400:4400:4400) (4767:4767:4767))
        (PORT d[8] (4227:4227:4227) (4610:4610:4610))
        (PORT d[9] (5177:5177:5177) (5617:5617:5617))
        (PORT d[10] (4448:4448:4448) (4876:4876:4876))
        (PORT d[11] (8972:8972:8972) (9501:9501:9501))
        (PORT d[12] (3939:3939:3939) (4307:4307:4307))
        (PORT clk (2412:2412:2412) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2360:2360:2360))
        (PORT d[0] (2790:2790:2790) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2323:2323:2323))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1750:1750:1750))
        (PORT datab (1947:1947:1947) (2036:2036:2036))
        (PORT datac (1077:1077:1077) (1096:1096:1096))
        (PORT datad (2016:2016:2016) (2158:2158:2158))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (936:936:936))
        (PORT datab (1272:1272:1272) (1351:1351:1351))
        (PORT datac (175:175:175) (201:201:201))
        (PORT datad (2016:2016:2016) (2157:2157:2157))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1983:1983:1983))
        (PORT datab (202:202:202) (234:234:234))
        (PORT datac (177:177:177) (204:204:204))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4937:4937:4937) (5407:5407:5407))
        (PORT d[1] (5340:5340:5340) (5862:5862:5862))
        (PORT d[2] (5737:5737:5737) (6269:6269:6269))
        (PORT d[3] (5601:5601:5601) (6116:6116:6116))
        (PORT d[4] (6384:6384:6384) (7017:7017:7017))
        (PORT d[5] (6233:6233:6233) (6871:6871:6871))
        (PORT d[6] (6135:6135:6135) (6606:6606:6606))
        (PORT d[7] (6832:6832:6832) (7501:7501:7501))
        (PORT d[8] (7277:7277:7277) (7955:7955:7955))
        (PORT d[9] (5352:5352:5352) (5873:5873:5873))
        (PORT d[10] (6340:6340:6340) (7009:7009:7009))
        (PORT d[11] (8164:8164:8164) (8694:8694:8694))
        (PORT d[12] (5597:5597:5597) (6130:6130:6130))
        (PORT clk (2347:2347:2347) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2300:2300:2300))
        (PORT d[0] (3717:3717:3717) (3805:3805:3805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2263:2263:2263))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (5069:5069:5069))
        (PORT d[1] (5922:5922:5922) (6440:6440:6440))
        (PORT d[2] (7318:7318:7318) (7903:7903:7903))
        (PORT d[3] (6811:6811:6811) (7378:7378:7378))
        (PORT d[4] (5066:5066:5066) (5571:5571:5571))
        (PORT d[5] (7432:7432:7432) (8104:8104:8104))
        (PORT d[6] (7770:7770:7770) (8304:8304:8304))
        (PORT d[7] (8036:8036:8036) (8737:8737:8737))
        (PORT d[8] (8815:8815:8815) (9546:9546:9546))
        (PORT d[9] (7068:7068:7068) (7624:7624:7624))
        (PORT d[10] (7952:7952:7952) (8679:8679:8679))
        (PORT d[11] (7077:7077:7077) (7484:7484:7484))
        (PORT d[12] (4240:4240:4240) (4635:4635:4635))
        (PORT clk (2384:2384:2384) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2333:2333:2333))
        (PORT d[0] (6293:6293:6293) (6498:6498:6498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (5064:5064:5064))
        (PORT d[1] (5963:5963:5963) (6485:6485:6485))
        (PORT d[2] (7284:7284:7284) (7867:7867:7867))
        (PORT d[3] (6861:6861:6861) (7435:7435:7435))
        (PORT d[4] (7550:7550:7550) (8217:8217:8217))
        (PORT d[5] (7120:7120:7120) (7784:7784:7784))
        (PORT d[6] (7687:7687:7687) (8206:8206:8206))
        (PORT d[7] (8031:8031:8031) (8733:8733:8733))
        (PORT d[8] (8802:8802:8802) (9532:9532:9532))
        (PORT d[9] (6771:6771:6771) (7322:7322:7322))
        (PORT d[10] (7615:7615:7615) (8327:8327:8327))
        (PORT d[11] (5796:5796:5796) (6126:6126:6126))
        (PORT d[12] (4257:4257:4257) (4665:4665:4665))
        (PORT clk (2392:2392:2392) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2348:2348:2348))
        (PORT d[0] (3904:3904:3904) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2311:2311:2311))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3204:3204:3204) (3474:3474:3474))
        (PORT datab (665:665:665) (705:705:705))
        (PORT datac (611:611:611) (647:647:647))
        (PORT datad (2836:2836:2836) (3070:3070:3070))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5713:5713:5713))
        (PORT d[1] (6226:6226:6226) (6760:6760:6760))
        (PORT d[2] (6289:6289:6289) (6845:6845:6845))
        (PORT d[3] (5273:5273:5273) (5742:5742:5742))
        (PORT d[4] (5648:5648:5648) (6172:6172:6172))
        (PORT d[5] (5250:5250:5250) (5739:5739:5739))
        (PORT d[6] (7055:7055:7055) (7608:7608:7608))
        (PORT d[7] (8569:8569:8569) (9297:9297:9297))
        (PORT d[8] (3917:3917:3917) (4279:4279:4279))
        (PORT d[9] (6037:6037:6037) (6584:6584:6584))
        (PORT d[10] (4927:4927:4927) (5387:5387:5387))
        (PORT d[11] (9957:9957:9957) (10557:10557:10557))
        (PORT d[12] (5913:5913:5913) (6430:6430:6430))
        (PORT clk (2395:2395:2395) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2345:2345:2345))
        (PORT d[0] (3176:3176:3176) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2308:2308:2308))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2074:2074:2074))
        (PORT datab (205:205:205) (237:237:237))
        (PORT datac (1564:1564:1564) (1561:1561:1561))
        (PORT datad (2839:2839:2839) (3073:3073:3073))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7445:7445:7445) (7958:7958:7958))
        (PORT d[1] (5965:5965:5965) (6489:6489:6489))
        (PORT d[2] (7187:7187:7187) (7779:7779:7779))
        (PORT d[3] (4682:4682:4682) (5137:5137:5137))
        (PORT d[4] (6444:6444:6444) (6978:6978:6978))
        (PORT d[5] (8030:8030:8030) (8725:8725:8725))
        (PORT d[6] (6481:6481:6481) (7019:7019:7019))
        (PORT d[7] (8213:8213:8213) (8917:8917:8917))
        (PORT d[8] (8340:8340:8340) (9079:9079:9079))
        (PORT d[9] (6887:6887:6887) (7473:7473:7473))
        (PORT d[10] (6666:6666:6666) (7247:7247:7247))
        (PORT d[11] (7152:7152:7152) (7523:7523:7523))
        (PORT d[12] (4607:4607:4607) (5048:5048:5048))
        (PORT clk (2399:2399:2399) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2355:2355:2355))
        (PORT d[0] (4881:4881:4881) (5029:5029:5029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2318:2318:2318))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5413:5413:5413))
        (PORT d[1] (5917:5917:5917) (6442:6442:6442))
        (PORT d[2] (5981:5981:5981) (6528:6528:6528))
        (PORT d[3] (4980:4980:4980) (5444:5444:5444))
        (PORT d[4] (5341:5341:5341) (5856:5856:5856))
        (PORT d[5] (7650:7650:7650) (8340:8340:8340))
        (PORT d[6] (6712:6712:6712) (7253:7253:7253))
        (PORT d[7] (8274:8274:8274) (8994:8994:8994))
        (PORT d[8] (3933:3933:3933) (4297:4297:4297))
        (PORT d[9] (5732:5732:5732) (6269:6269:6269))
        (PORT d[10] (5863:5863:5863) (6380:6380:6380))
        (PORT d[11] (9327:9327:9327) (9911:9911:9911))
        (PORT d[12] (5580:5580:5580) (6080:6080:6080))
        (PORT clk (2397:2397:2397) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2347:2347:2347))
        (PORT d[0] (2176:2176:2176) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2310:2310:2310))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5740:5740:5740))
        (PORT d[1] (6530:6530:6530) (7075:7075:7075))
        (PORT d[2] (6272:6272:6272) (6825:6825:6825))
        (PORT d[3] (5274:5274:5274) (5743:5743:5743))
        (PORT d[4] (5935:5935:5935) (6468:6468:6468))
        (PORT d[5] (8221:8221:8221) (8921:8921:8921))
        (PORT d[6] (7039:7039:7039) (7589:7589:7589))
        (PORT d[7] (8701:8701:8701) (9446:9446:9446))
        (PORT d[8] (3889:3889:3889) (4246:4246:4246))
        (PORT d[9] (6343:6343:6343) (6897:6897:6897))
        (PORT d[10] (4915:4915:4915) (5374:5374:5374))
        (PORT d[11] (9625:9625:9625) (10217:10217:10217))
        (PORT d[12] (5922:5922:5922) (6439:6439:6439))
        (PORT clk (2394:2394:2394) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2343:2343:2343))
        (PORT d[0] (4348:4348:4348) (4486:4486:4486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (5070:5070:5070))
        (PORT d[1] (6243:6243:6243) (6772:6772:6772))
        (PORT d[2] (4678:4678:4678) (5128:5128:5128))
        (PORT d[3] (7122:7122:7122) (7702:7702:7702))
        (PORT d[4] (5643:5643:5643) (6196:6196:6196))
        (PORT d[5] (7443:7443:7443) (8117:8117:8117))
        (PORT d[6] (7773:7773:7773) (8305:8305:8305))
        (PORT d[7] (8036:8036:8036) (8738:8738:8738))
        (PORT d[8] (8807:8807:8807) (9536:9536:9536))
        (PORT d[9] (7054:7054:7054) (7609:7609:7609))
        (PORT d[10] (7960:7960:7960) (8687:8687:8687))
        (PORT d[11] (5539:5539:5539) (5866:5866:5866))
        (PORT d[12] (4217:4217:4217) (4614:4614:4614))
        (PORT clk (2384:2384:2384) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2333:2333:2333))
        (PORT d[0] (3717:3717:3717) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1882:1882:1882))
        (PORT datab (706:706:706) (744:744:744))
        (PORT datac (3153:3153:3153) (3419:3419:3419))
        (PORT datad (2839:2839:2839) (3073:3073:3073))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1185:1185:1185))
        (PORT datab (1360:1360:1360) (1443:1443:1443))
        (PORT datac (3159:3159:3159) (3427:3427:3427))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (242:242:242))
        (PORT datab (203:203:203) (233:233:233))
        (PORT datac (3399:3399:3399) (3576:3576:3576))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4454:4454:4454))
        (PORT d[1] (7191:7191:7191) (7751:7751:7751))
        (PORT d[2] (5307:5307:5307) (5780:5780:5780))
        (PORT d[3] (4661:4661:4661) (5039:5039:5039))
        (PORT d[4] (6208:6208:6208) (6758:6758:6758))
        (PORT d[5] (4979:4979:4979) (5445:5445:5445))
        (PORT d[6] (9028:9028:9028) (9602:9602:9602))
        (PORT d[7] (4456:4456:4456) (4860:4860:4860))
        (PORT d[8] (5005:5005:5005) (5421:5421:5421))
        (PORT d[9] (4538:4538:4538) (4956:4956:4956))
        (PORT d[10] (6032:6032:6032) (6572:6572:6572))
        (PORT d[11] (4695:4695:4695) (4996:4996:4996))
        (PORT d[12] (3829:3829:3829) (4179:4179:4179))
        (PORT clk (2355:2355:2355) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2301:2301:2301))
        (PORT d[0] (3079:3079:3079) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2264:2264:2264))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4525:4525:4525) (4924:4924:4924))
        (PORT d[1] (7585:7585:7585) (8180:8180:8180))
        (PORT d[2] (6767:6767:6767) (7339:7339:7339))
        (PORT d[3] (6113:6113:6113) (6605:6605:6605))
        (PORT d[4] (4966:4966:4966) (5422:5422:5422))
        (PORT d[5] (4139:4139:4139) (4496:4496:4496))
        (PORT d[6] (4606:4606:4606) (5033:5033:5033))
        (PORT d[7] (4562:4562:4562) (4975:4975:4975))
        (PORT d[8] (4588:4588:4588) (5000:5000:5000))
        (PORT d[9] (8378:8378:8378) (9010:9010:9010))
        (PORT d[10] (5642:5642:5642) (6163:6163:6163))
        (PORT d[11] (5132:5132:5132) (5445:5445:5445))
        (PORT d[12] (5457:5457:5457) (5918:5918:5918))
        (PORT clk (2360:2360:2360) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2308:2308:2308))
        (PORT d[0] (4421:4421:4421) (4581:4581:4581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2271:2271:2271))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1508:1508:1508) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1509:1509:1509) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (411:411:411))
        (PORT datab (2438:2438:2438) (2626:2626:2626))
        (PORT datac (2677:2677:2677) (2877:2877:2877))
        (PORT datad (825:825:825) (840:840:840))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5234:5234:5234) (5697:5697:5697))
        (PORT d[1] (6585:6585:6585) (7130:7130:7130))
        (PORT d[2] (4684:4684:4684) (5136:5136:5136))
        (PORT d[3] (7434:7434:7434) (8021:8021:8021))
        (PORT d[4] (5592:5592:5592) (6124:6124:6124))
        (PORT d[5] (4641:4641:4641) (5093:5093:5093))
        (PORT d[6] (8401:8401:8401) (8958:8958:8958))
        (PORT d[7] (8640:8640:8640) (9359:9359:9359))
        (PORT d[8] (9391:9391:9391) (10136:10136:10136))
        (PORT d[9] (7671:7671:7671) (8246:8246:8246))
        (PORT d[10] (5403:5403:5403) (5924:5924:5924))
        (PORT d[11] (5219:5219:5219) (5531:5531:5531))
        (PORT d[12] (3860:3860:3860) (4207:4207:4207))
        (PORT clk (2380:2380:2380) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2327:2327:2327))
        (PORT d[0] (4517:4517:4517) (4640:4640:4640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2290:2290:2290))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1454:1454:1454))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5800:5800:5800))
        (PORT d[1] (5635:5635:5635) (6163:6163:6163))
        (PORT d[2] (6030:6030:6030) (6573:6573:6573))
        (PORT d[3] (5636:5636:5636) (6167:6167:6167))
        (PORT d[4] (6640:6640:6640) (7276:7276:7276))
        (PORT d[5] (6121:6121:6121) (6753:6753:6753))
        (PORT d[6] (6452:6452:6452) (6933:6933:6933))
        (PORT d[7] (6890:6890:6890) (7570:7570:7570))
        (PORT d[8] (7560:7560:7560) (8246:8246:8246))
        (PORT d[9] (5536:5536:5536) (6046:6046:6046))
        (PORT d[10] (6362:6362:6362) (7033:7033:7033))
        (PORT d[11] (8420:8420:8420) (8955:8955:8955))
        (PORT d[12] (4856:4856:4856) (5269:5269:5269))
        (PORT clk (2352:2352:2352) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2306:2306:2306))
        (PORT d[0] (4807:4807:4807) (4926:4926:4926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2269:2269:2269))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3200:3200:3200) (3469:3469:3469))
        (PORT datab (1439:1439:1439) (1483:1483:1483))
        (PORT datac (1140:1140:1140) (1157:1157:1157))
        (PORT datad (1767:1767:1767) (1826:1826:1826))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5203:5203:5203) (5678:5678:5678))
        (PORT d[1] (6342:6342:6342) (6875:6875:6875))
        (PORT d[2] (5925:5925:5925) (6477:6477:6477))
        (PORT d[3] (5232:5232:5232) (5700:5700:5700))
        (PORT d[4] (7055:7055:7055) (7626:7626:7626))
        (PORT d[5] (3869:3869:3869) (4228:4228:4228))
        (PORT d[6] (6776:6776:6776) (7323:7323:7323))
        (PORT d[7] (8834:8834:8834) (9564:9564:9564))
        (PORT d[8] (8642:8642:8642) (9394:9394:9394))
        (PORT d[9] (7509:7509:7509) (8115:8115:8115))
        (PORT d[10] (4955:4955:4955) (5459:5459:5459))
        (PORT d[11] (7438:7438:7438) (7813:7813:7813))
        (PORT d[12] (4594:4594:4594) (5034:5034:5034))
        (PORT clk (2389:2389:2389) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2337:2337:2337))
        (PORT d[0] (3170:3170:3170) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2300:2300:2300))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4659:4659:4659))
        (PORT d[1] (6854:6854:6854) (7401:7401:7401))
        (PORT d[2] (5030:5030:5030) (5496:5496:5496))
        (PORT d[3] (4087:4087:4087) (4433:4433:4433))
        (PORT d[4] (5647:5647:5647) (6183:6183:6183))
        (PORT d[5] (4693:4693:4693) (5151:5151:5151))
        (PORT d[6] (8383:8383:8383) (8932:8932:8932))
        (PORT d[7] (8636:8636:8636) (9353:9353:9353))
        (PORT d[8] (9383:9383:9383) (10124:10124:10124))
        (PORT d[9] (7670:7670:7670) (8242:8242:8242))
        (PORT d[10] (5682:5682:5682) (6210:6210:6210))
        (PORT d[11] (7084:7084:7084) (7487:7487:7487))
        (PORT d[12] (3843:3843:3843) (4191:4191:4191))
        (PORT clk (2372:2372:2372) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2317:2317:2317))
        (PORT d[0] (6556:6556:6556) (6785:6785:6785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2280:2280:2280))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1444:1444:1444))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (5237:5237:5237))
        (PORT d[1] (7811:7811:7811) (8394:8394:8394))
        (PORT d[2] (6314:6314:6314) (6830:6830:6830))
        (PORT d[3] (4206:4206:4206) (4592:4592:4592))
        (PORT d[4] (4017:4017:4017) (4410:4410:4410))
        (PORT d[5] (3947:3947:3947) (4318:4318:4318))
        (PORT d[6] (4728:4728:4728) (5117:5117:5117))
        (PORT d[7] (4852:4852:4852) (5272:5272:5272))
        (PORT d[8] (3905:3905:3905) (4256:4256:4256))
        (PORT d[9] (5408:5408:5408) (5854:5854:5854))
        (PORT d[10] (4022:4022:4022) (4383:4383:4383))
        (PORT d[11] (4108:4108:4108) (4389:4389:4389))
        (PORT d[12] (3514:3514:3514) (3823:3823:3823))
        (PORT clk (2393:2393:2393) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2339:2339:2339))
        (PORT d[0] (2688:2688:2688) (2751:2751:2751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1148:1148:1148))
        (PORT datab (3446:3446:3446) (3694:3694:3694))
        (PORT datac (1983:1983:1983) (2020:2020:2020))
        (PORT datad (2460:2460:2460) (2657:2657:2657))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7457:7457:7457) (7971:7971:7971))
        (PORT d[1] (6001:6001:6001) (6532:6532:6532))
        (PORT d[2] (7219:7219:7219) (7815:7815:7815))
        (PORT d[3] (4945:4945:4945) (5404:5404:5404))
        (PORT d[4] (6738:6738:6738) (7299:7299:7299))
        (PORT d[5] (8012:8012:8012) (8707:8707:8707))
        (PORT d[6] (6568:6568:6568) (7117:7117:7117))
        (PORT d[7] (8524:8524:8524) (9241:9241:9241))
        (PORT d[8] (8323:8323:8323) (9062:9062:9062))
        (PORT d[9] (7190:7190:7190) (7788:7788:7788))
        (PORT d[10] (5044:5044:5044) (5547:5547:5547))
        (PORT d[11] (7460:7460:7460) (7840:7840:7840))
        (PORT d[12] (4581:4581:4581) (5021:5021:5021))
        (PORT clk (2390:2390:2390) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2340:2340:2340))
        (PORT d[0] (3645:3645:3645) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2303:2303:2303))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1360:1360:1360))
        (PORT datab (862:862:862) (887:887:887))
        (PORT datac (1152:1152:1152) (1186:1186:1186))
        (PORT datad (2836:2836:2836) (3070:3070:3070))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (240:240:240))
        (PORT datac (3402:3402:3402) (3579:3579:3579))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4252:4252:4252))
        (PORT d[1] (8757:8757:8757) (9367:9367:9367))
        (PORT d[2] (6425:6425:6425) (6920:6920:6920))
        (PORT d[3] (3729:3729:3729) (4026:4026:4026))
        (PORT d[4] (5683:5683:5683) (6191:6191:6191))
        (PORT d[5] (4202:4202:4202) (4575:4575:4575))
        (PORT d[6] (4032:4032:4032) (4354:4354:4354))
        (PORT d[7] (4470:4470:4470) (4844:4844:4844))
        (PORT d[8] (4210:4210:4210) (4586:4586:4586))
        (PORT d[9] (5194:5194:5194) (5635:5635:5635))
        (PORT d[10] (4692:4692:4692) (5124:5124:5124))
        (PORT d[11] (8922:8922:8922) (9440:9440:9440))
        (PORT d[12] (4209:4209:4209) (4579:4579:4579))
        (PORT clk (2407:2407:2407) (2356:2356:2356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2356:2356:2356))
        (PORT d[0] (6238:6238:6238) (6453:6453:6453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2319:2319:2319))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1483:1483:1483))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (4225:4225:4225))
        (PORT d[1] (8462:8462:8462) (9063:9063:9063))
        (PORT d[2] (6135:6135:6135) (6620:6620:6620))
        (PORT d[3] (4143:4143:4143) (4505:4505:4505))
        (PORT d[4] (5392:5392:5392) (5894:5894:5894))
        (PORT d[5] (3928:3928:3928) (4299:4299:4299))
        (PORT d[6] (6955:6955:6955) (7435:7435:7435))
        (PORT d[7] (4120:4120:4120) (4477:4477:4477))
        (PORT d[8] (4241:4241:4241) (4625:4625:4625))
        (PORT d[9] (4906:4906:4906) (5341:5341:5341))
        (PORT d[10] (4419:4419:4419) (4847:4847:4847))
        (PORT d[11] (8646:8646:8646) (9161:9161:9161))
        (PORT d[12] (3931:3931:3931) (4297:4297:4297))
        (PORT clk (2410:2410:2410) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2357:2357:2357))
        (PORT d[0] (2800:2800:2800) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2320:2320:2320))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1433:1433:1433))
        (PORT datab (1948:1948:1948) (2037:2037:2037))
        (PORT datac (1103:1103:1103) (1125:1125:1125))
        (PORT datad (2016:2016:2016) (2158:2158:2158))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6102:6102:6102) (6585:6585:6585))
        (PORT d[1] (8317:8317:8317) (8909:8909:8909))
        (PORT d[2] (5890:5890:5890) (6394:6394:6394))
        (PORT d[3] (6133:6133:6133) (6621:6621:6621))
        (PORT d[4] (7878:7878:7878) (8498:8498:8498))
        (PORT d[5] (5568:5568:5568) (5974:5974:5974))
        (PORT d[6] (6496:6496:6496) (7023:7023:7023))
        (PORT d[7] (4832:4832:4832) (5256:5256:5256))
        (PORT d[8] (5701:5701:5701) (6158:6158:6158))
        (PORT d[9] (3571:3571:3571) (3898:3898:3898))
        (PORT d[10] (4405:4405:4405) (4823:4823:4823))
        (PORT d[11] (9250:9250:9250) (9761:9761:9761))
        (PORT d[12] (4208:4208:4208) (4598:4598:4598))
        (PORT clk (2323:2323:2323) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2274:2274:2274))
        (PORT d[0] (873:873:873) (816:816:816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2237:2237:2237))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1471:1471:1471) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4938:4938:4938))
        (PORT d[1] (7800:7800:7800) (8381:8381:8381))
        (PORT d[2] (5968:5968:5968) (6470:6470:6470))
        (PORT d[3] (4717:4717:4717) (5106:5106:5106))
        (PORT d[4] (4027:4027:4027) (4423:4423:4423))
        (PORT d[5] (3866:3866:3866) (4233:4233:4233))
        (PORT d[6] (4749:4749:4749) (5141:5141:5141))
        (PORT d[7] (4844:4844:4844) (5262:5262:5262))
        (PORT d[8] (3886:3886:3886) (4235:4235:4235))
        (PORT d[9] (5132:5132:5132) (5573:5573:5573))
        (PORT d[10] (3951:3951:3951) (4305:4305:4305))
        (PORT d[11] (4103:4103:4103) (4386:4386:4386))
        (PORT d[12] (3470:3470:3470) (3771:3771:3771))
        (PORT clk (2384:2384:2384) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2333:2333:2333))
        (PORT d[0] (4145:4145:4145) (4378:4378:4378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (240:240:240))
        (PORT datab (1257:1257:1257) (1290:1290:1290))
        (PORT datac (1636:1636:1636) (1660:1660:1660))
        (PORT datad (2017:2017:2017) (2159:2159:2159))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4510:4510:4510))
        (PORT d[1] (8157:8157:8157) (8751:8751:8751))
        (PORT d[2] (6106:6106:6106) (6591:6591:6591))
        (PORT d[3] (4138:4138:4138) (4499:4499:4499))
        (PORT d[4] (5341:5341:5341) (5836:5836:5836))
        (PORT d[5] (3922:3922:3922) (4289:4289:4289))
        (PORT d[6] (6920:6920:6920) (7395:7395:7395))
        (PORT d[7] (4132:4132:4132) (4492:4492:4492))
        (PORT d[8] (4300:4300:4300) (4690:4690:4690))
        (PORT d[9] (4926:4926:4926) (5361:5361:5361))
        (PORT d[10] (4401:4401:4401) (4827:4827:4827))
        (PORT d[11] (8931:8931:8931) (9450:9450:9450))
        (PORT d[12] (3898:3898:3898) (4266:4266:4266))
        (PORT clk (2401:2401:2401) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2350:2350:2350))
        (PORT d[0] (1421:1421:1421) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2313:2313:2313))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4567:4567:4567) (4982:4982:4982))
        (PORT d[1] (7399:7399:7399) (7966:7966:7966))
        (PORT d[2] (7486:7486:7486) (8077:8077:8077))
        (PORT d[3] (6132:6132:6132) (6626:6626:6626))
        (PORT d[4] (4612:4612:4612) (5053:5053:5053))
        (PORT d[5] (5532:5532:5532) (6027:6027:6027))
        (PORT d[6] (4869:4869:4869) (5314:5314:5314))
        (PORT d[7] (4847:4847:4847) (5278:5278:5278))
        (PORT d[8] (3559:3559:3559) (3881:3881:3881))
        (PORT d[9] (7204:7204:7204) (7781:7781:7781))
        (PORT d[10] (5597:5597:5597) (6084:6084:6084))
        (PORT d[11] (5865:5865:5865) (6195:6195:6195))
        (PORT d[12] (6512:6512:6512) (7066:7066:7066))
        (PORT clk (2379:2379:2379) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2330:2330:2330))
        (PORT d[0] (4929:4929:4929) (5101:5101:5101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2293:2293:2293))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5555:5555:5555) (6037:6037:6037))
        (PORT d[1] (4453:4453:4453) (4829:4829:4829))
        (PORT d[2] (6008:6008:6008) (6457:6457:6457))
        (PORT d[3] (6801:6801:6801) (7337:7337:7337))
        (PORT d[4] (4950:4950:4950) (5403:5403:5403))
        (PORT d[5] (4369:4369:4369) (4795:4795:4795))
        (PORT d[6] (7142:7142:7142) (7724:7724:7724))
        (PORT d[7] (8558:8558:8558) (9198:9198:9198))
        (PORT d[8] (8129:8129:8129) (8736:8736:8736))
        (PORT d[9] (6995:6995:6995) (7527:7527:7527))
        (PORT d[10] (4706:4706:4706) (5162:5162:5162))
        (PORT d[11] (9597:9597:9597) (10146:10146:10146))
        (PORT d[12] (7134:7134:7134) (7693:7693:7693))
        (PORT clk (2369:2369:2369) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2316:2316:2316))
        (PORT d[0] (2846:2846:2846) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2279:2279:2279))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2206:2206:2206))
        (PORT datab (1949:1949:1949) (2039:2039:2039))
        (PORT datac (2235:2235:2235) (2234:2234:2234))
        (PORT datad (1901:1901:1901) (1974:1974:1974))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4537:4537:4537) (4951:4951:4951))
        (PORT d[1] (7401:7401:7401) (7966:7966:7966))
        (PORT d[2] (7161:7161:7161) (7742:7742:7742))
        (PORT d[3] (6124:6124:6124) (6617:6617:6617))
        (PORT d[4] (5446:5446:5446) (5917:5917:5917))
        (PORT d[5] (5251:5251:5251) (5741:5741:5741))
        (PORT d[6] (4861:4861:4861) (5306:5306:5306))
        (PORT d[7] (4802:4802:4802) (5219:5219:5219))
        (PORT d[8] (3552:3552:3552) (3872:3872:3872))
        (PORT d[9] (7211:7211:7211) (7789:7789:7789))
        (PORT d[10] (5566:5566:5566) (6049:6049:6049))
        (PORT d[11] (5578:5578:5578) (5900:5900:5900))
        (PORT d[12] (6495:6495:6495) (7048:7048:7048))
        (PORT clk (2368:2368:2368) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2315:2315:2315))
        (PORT d[0] (4826:4826:4826) (4961:4961:4961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2278:2278:2278))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1151:1151:1151))
        (PORT datab (205:205:205) (236:236:236))
        (PORT datac (2210:2210:2210) (2202:2202:2202))
        (PORT datad (1908:1908:1908) (1988:1988:1988))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1983:1983:1983))
        (PORT datab (203:203:203) (234:234:234))
        (PORT datac (173:173:173) (200:200:200))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4758:4758:4758))
        (PORT d[1] (7518:7518:7518) (8090:8090:8090))
        (PORT d[2] (5958:5958:5958) (6460:6460:6460))
        (PORT d[3] (4954:4954:4954) (5338:5338:5338))
        (PORT d[4] (6542:6542:6542) (7110:7110:7110))
        (PORT d[5] (3929:3929:3929) (4294:4294:4294))
        (PORT d[6] (4438:4438:4438) (4821:4821:4821))
        (PORT d[7] (4538:4538:4538) (4948:4948:4948))
        (PORT d[8] (4177:4177:4177) (4533:4533:4533))
        (PORT d[9] (5110:5110:5110) (5549:5549:5549))
        (PORT d[10] (6330:6330:6330) (6876:6876:6876))
        (PORT d[11] (4404:4404:4404) (4696:4696:4696))
        (PORT d[12] (3846:3846:3846) (4197:4197:4197))
        (PORT clk (2379:2379:2379) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2326:2326:2326))
        (PORT d[0] (2766:2766:2766) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2289:2289:2289))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (5278:5278:5278))
        (PORT d[1] (7682:7682:7682) (8253:8253:8253))
        (PORT d[2] (7473:7473:7473) (8064:8064:8064))
        (PORT d[3] (6423:6423:6423) (6924:6924:6924))
        (PORT d[4] (5181:5181:5181) (5645:5645:5645))
        (PORT d[5] (5527:5527:5527) (6021:6021:6021))
        (PORT d[6] (5160:5160:5160) (5612:5612:5612))
        (PORT d[7] (4827:4827:4827) (5257:5257:5257))
        (PORT d[8] (3574:3574:3574) (3897:3897:3897))
        (PORT d[9] (7506:7506:7506) (8092:8092:8092))
        (PORT d[10] (5872:5872:5872) (6361:6361:6361))
        (PORT d[11] (5843:5843:5843) (6170:6170:6170))
        (PORT d[12] (6546:6546:6546) (7104:7104:7104))
        (PORT clk (2391:2391:2391) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2339:2339:2339))
        (PORT d[0] (4944:4944:4944) (5118:5118:5118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2799:2799:2799) (3025:3025:3025))
        (PORT datab (659:659:659) (697:697:697))
        (PORT datac (2478:2478:2478) (2694:2694:2694))
        (PORT datad (1586:1586:1586) (1599:1599:1599))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (5301:5301:5301))
        (PORT d[1] (7682:7682:7682) (8254:8254:8254))
        (PORT d[2] (7768:7768:7768) (8367:8367:8367))
        (PORT d[3] (6424:6424:6424) (6925:6925:6925))
        (PORT d[4] (5197:5197:5197) (5672:5672:5672))
        (PORT d[5] (5814:5814:5814) (6313:6313:6313))
        (PORT d[6] (5161:5161:5161) (5613:5613:5613))
        (PORT d[7] (5149:5149:5149) (5589:5589:5589))
        (PORT d[8] (3567:3567:3567) (3892:3892:3892))
        (PORT d[9] (7516:7516:7516) (8103:8103:8103))
        (PORT d[10] (5873:5873:5873) (6364:6364:6364))
        (PORT d[11] (5843:5843:5843) (6171:6171:6171))
        (PORT d[12] (6519:6519:6519) (7074:7074:7074))
        (PORT clk (2396:2396:2396) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2343:2343:2343))
        (PORT d[0] (5410:5410:5410) (5600:5600:5600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4947:4947:4947))
        (PORT d[1] (7531:7531:7531) (8106:8106:8106))
        (PORT d[2] (5634:5634:5634) (6121:6121:6121))
        (PORT d[3] (4953:4953:4953) (5338:5338:5338))
        (PORT d[4] (4284:4284:4284) (4680:4680:4680))
        (PORT d[5] (3908:3908:3908) (4272:4272:4272))
        (PORT d[6] (4457:4457:4457) (4842:4842:4842))
        (PORT d[7] (4565:4565:4565) (4977:4977:4977))
        (PORT d[8] (5008:5008:5008) (5424:5424:5424))
        (PORT d[9] (4815:4815:4815) (5244:5244:5244))
        (PORT d[10] (6329:6329:6329) (6875:6875:6875))
        (PORT d[11] (4365:4365:4365) (4653:4653:4653))
        (PORT d[12] (3863:3863:3863) (4216:4216:4216))
        (PORT clk (2374:2374:2374) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2319:2319:2319))
        (PORT d[0] (4523:4523:4523) (4647:4647:4647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2282:2282:2282))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1446:1446:1446))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datab (1611:1611:1611) (1632:1632:1632))
        (PORT datac (2763:2763:2763) (2985:2985:2985))
        (PORT datad (342:342:342) (365:365:365))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5494:5494:5494))
        (PORT d[1] (8204:8204:8204) (8815:8815:8815))
        (PORT d[2] (7360:7360:7360) (7948:7948:7948))
        (PORT d[3] (6476:6476:6476) (6985:6985:6985))
        (PORT d[4] (5555:5555:5555) (6027:6027:6027))
        (PORT d[5] (4210:4210:4210) (4573:4573:4573))
        (PORT d[6] (5158:5158:5158) (5595:5595:5595))
        (PORT d[7] (4877:4877:4877) (5302:5302:5302))
        (PORT d[8] (4814:4814:4814) (5222:5222:5222))
        (PORT d[9] (8927:8927:8927) (9570:9570:9570))
        (PORT d[10] (6262:6262:6262) (6801:6801:6801))
        (PORT d[11] (5657:5657:5657) (5980:5980:5980))
        (PORT d[12] (6054:6054:6054) (6533:6533:6533))
        (PORT clk (2395:2395:2395) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2343:2343:2343))
        (PORT d[0] (3893:3893:3893) (4126:4126:4126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5515:5515:5515))
        (PORT d[1] (8119:8119:8119) (8710:8710:8710))
        (PORT d[2] (6603:6603:6603) (7130:7130:7130))
        (PORT d[3] (4492:4492:4492) (4884:4884:4884))
        (PORT d[4] (3998:3998:3998) (4388:4388:4388))
        (PORT d[5] (4246:4246:4246) (4624:4624:4624))
        (PORT d[6] (5012:5012:5012) (5408:5408:5408))
        (PORT d[7] (3772:3772:3772) (4094:4094:4094))
        (PORT d[8] (3851:3851:3851) (4190:4190:4190))
        (PORT d[9] (5746:5746:5746) (6204:6204:6204))
        (PORT d[10] (4309:4309:4309) (4679:4679:4679))
        (PORT d[11] (3762:3762:3762) (4027:4027:4027))
        (PORT d[12] (3526:3526:3526) (3833:3833:3833))
        (PORT clk (2391:2391:2391) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2339:2339:2339))
        (PORT d[0] (6438:6438:6438) (6620:6620:6620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5461:5461:5461))
        (PORT d[1] (7910:7910:7910) (8512:8512:8512))
        (PORT d[2] (7090:7090:7090) (7674:7674:7674))
        (PORT d[3] (6432:6432:6432) (6933:6933:6933))
        (PORT d[4] (5574:5574:5574) (6035:6035:6035))
        (PORT d[5] (3524:3524:3524) (3854:3854:3854))
        (PORT d[6] (4918:4918:4918) (5351:5351:5351))
        (PORT d[7] (4897:4897:4897) (5323:5323:5323))
        (PORT d[8] (4864:4864:4864) (5281:5281:5281))
        (PORT d[9] (8655:8655:8655) (9292:9292:9292))
        (PORT d[10] (6282:6282:6282) (6822:6822:6822))
        (PORT d[11] (5386:5386:5386) (5703:5703:5703))
        (PORT d[12] (6075:6075:6075) (6554:6554:6554))
        (PORT clk (2390:2390:2390) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2339:2339:2339))
        (PORT d[0] (2731:2731:2731) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2805:2805:2805) (3031:3031:3031))
        (PORT datab (1377:1377:1377) (1403:1403:1403))
        (PORT datac (2477:2477:2477) (2693:2693:2693))
        (PORT datad (1121:1121:1121) (1143:1143:1143))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (5184:5184:5184))
        (PORT d[1] (7594:7594:7594) (8188:8188:8188))
        (PORT d[2] (6796:6796:6796) (7371:7371:7371))
        (PORT d[3] (6133:6133:6133) (6627:6627:6627))
        (PORT d[4] (4952:4952:4952) (5406:5406:5406))
        (PORT d[5] (3854:3854:3854) (4202:4202:4202))
        (PORT d[6] (4619:4619:4619) (5047:5047:5047))
        (PORT d[7] (4583:4583:4583) (5000:5000:5000))
        (PORT d[8] (4567:4567:4567) (4976:4976:4976))
        (PORT d[9] (8358:8358:8358) (8987:8987:8987))
        (PORT d[10] (5976:5976:5976) (6509:6509:6509))
        (PORT d[11] (5113:5113:5113) (5426:5426:5426))
        (PORT d[12] (5776:5776:5776) (6246:6246:6246))
        (PORT clk (2373:2373:2373) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2322:2322:2322))
        (PORT d[0] (2746:2746:2746) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2285:2285:2285))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1440:1440:1440))
        (PORT datab (204:204:204) (237:237:237))
        (PORT datac (2479:2479:2479) (2695:2695:2695))
        (PORT datad (1407:1407:1407) (1437:1437:1437))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (241:241:241))
        (PORT datac (174:174:174) (201:201:201))
        (PORT datad (2529:2529:2529) (2664:2664:2664))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (5256:5256:5256))
        (PORT d[1] (7810:7810:7810) (8393:8393:8393))
        (PORT d[2] (6308:6308:6308) (6826:6826:6826))
        (PORT d[3] (3908:3908:3908) (4271:4271:4271))
        (PORT d[4] (4003:4003:4003) (4397:4397:4397))
        (PORT d[5] (3928:3928:3928) (4297:4297:4297))
        (PORT d[6] (4728:4728:4728) (5117:5117:5117))
        (PORT d[7] (4879:4879:4879) (5300:5300:5300))
        (PORT d[8] (3885:3885:3885) (4235:4235:4235))
        (PORT d[9] (5133:5133:5133) (5574:5574:5574))
        (PORT d[10] (3992:3992:3992) (4349:4349:4349))
        (PORT d[11] (4069:4069:4069) (4346:4346:4346))
        (PORT d[12] (3525:3525:3525) (3831:3831:3831))
        (PORT clk (2389:2389:2389) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2337:2337:2337))
        (PORT d[0] (4190:4190:4190) (4419:4419:4419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2300:2300:2300))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5113:5113:5113) (5535:5535:5535))
        (PORT d[1] (8135:8135:8135) (8728:8728:8728))
        (PORT d[2] (6624:6624:6624) (7154:7154:7154))
        (PORT d[3] (4205:4205:4205) (4593:4593:4593))
        (PORT d[4] (3987:3987:3987) (4377:4377:4377))
        (PORT d[5] (4230:4230:4230) (4606:4606:4606))
        (PORT d[6] (5011:5011:5011) (5407:5407:5407))
        (PORT d[7] (3778:3778:3778) (4101:4101:4101))
        (PORT d[8] (3842:3842:3842) (4181:4181:4181))
        (PORT d[9] (5426:5426:5426) (5873:5873:5873))
        (PORT d[10] (4286:4286:4286) (4653:4653:4653))
        (PORT d[11] (3773:3773:3773) (4039:4039:4039))
        (PORT d[12] (3515:3515:3515) (3824:3824:3824))
        (PORT clk (2390:2390:2390) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2337:2337:2337))
        (PORT d[0] (6415:6415:6415) (6613:6613:6613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2300:2300:2300))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5330:5330:5330) (5742:5742:5742))
        (PORT d[1] (8227:8227:8227) (8839:8839:8839))
        (PORT d[2] (7376:7376:7376) (7965:7965:7965))
        (PORT d[3] (3903:3903:3903) (4264:4264:4264))
        (PORT d[4] (3987:3987:3987) (4396:4396:4396))
        (PORT d[5] (3754:3754:3754) (4090:4090:4090))
        (PORT d[6] (5207:5207:5207) (5651:5651:5651))
        (PORT d[7] (5190:5190:5190) (5623:5623:5623))
        (PORT d[8] (3804:3804:3804) (4143:4143:4143))
        (PORT d[9] (8945:8945:8945) (9588:9588:9588))
        (PORT d[10] (3971:3971:3971) (4297:4297:4297))
        (PORT d[11] (5674:5674:5674) (5999:5999:5999))
        (PORT d[12] (6353:6353:6353) (6837:6837:6837))
        (PORT clk (2404:2404:2404) (2352:2352:2352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2352:2352:2352))
        (PORT d[0] (2443:2443:2443) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2315:2315:2315))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1479:1479:1479))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2798:2798:2798) (3023:3023:3023))
        (PORT datab (952:952:952) (999:999:999))
        (PORT datac (2478:2478:2478) (2694:2694:2694))
        (PORT datad (1664:1664:1664) (1697:1697:1697))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4641:4641:4641))
        (PORT d[1] (7183:7183:7183) (7742:7742:7742))
        (PORT d[2] (5328:5328:5328) (5801:5801:5801))
        (PORT d[3] (4677:4677:4677) (5057:5057:5057))
        (PORT d[4] (6242:6242:6242) (6799:6799:6799))
        (PORT d[5] (4978:4978:4978) (5444:5444:5444))
        (PORT d[6] (9000:9000:9000) (9573:9573:9573))
        (PORT d[7] (4526:4526:4526) (4933:4933:4933))
        (PORT d[8] (4720:4720:4720) (5130:5130:5130))
        (PORT d[9] (4516:4516:4516) (4933:4933:4933))
        (PORT d[10] (6031:6031:6031) (6571:6571:6571))
        (PORT d[11] (4672:4672:4672) (4967:4967:4967))
        (PORT d[12] (3840:3840:3840) (4190:4190:4190))
        (PORT clk (2337:2337:2337) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2282:2282:2282))
        (PORT d[0] (2508:2508:2508) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2245:2245:2245))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (744:744:744))
        (PORT datab (2517:2517:2517) (2730:2730:2730))
        (PORT datac (175:175:175) (202:202:202))
        (PORT datad (876:876:876) (905:905:905))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (337:337:337) (348:348:348))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4737:4737:4737))
        (PORT d[1] (8157:8157:8157) (8750:8750:8750))
        (PORT d[2] (5805:5805:5805) (6280:6280:6280))
        (PORT d[3] (4442:4442:4442) (4816:4816:4816))
        (PORT d[4] (5093:5093:5093) (5586:5586:5586))
        (PORT d[5] (5136:5136:5136) (5571:5571:5571))
        (PORT d[6] (6659:6659:6659) (7129:7129:7129))
        (PORT d[7] (4459:4459:4459) (4830:4830:4830))
        (PORT d[8] (4585:4585:4585) (4979:4979:4979))
        (PORT d[9] (4609:4609:4609) (5035:5035:5035))
        (PORT d[10] (4124:4124:4124) (4544:4544:4544))
        (PORT d[11] (8346:8346:8346) (8851:8851:8851))
        (PORT d[12] (8747:8747:8747) (9386:9386:9386))
        (PORT clk (2391:2391:2391) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2337:2337:2337))
        (PORT d[0] (1737:1737:1737) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2300:2300:2300))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (6324:6324:6324))
        (PORT d[1] (3550:3550:3550) (3854:3854:3854))
        (PORT d[2] (6075:6075:6075) (6544:6544:6544))
        (PORT d[3] (7095:7095:7095) (7636:7636:7636))
        (PORT d[4] (5241:5241:5241) (5700:5700:5700))
        (PORT d[5] (4364:4364:4364) (4800:4800:4800))
        (PORT d[6] (7437:7437:7437) (8026:8026:8026))
        (PORT d[7] (8840:8840:8840) (9485:9485:9485))
        (PORT d[8] (8440:8440:8440) (9056:9056:9056))
        (PORT d[9] (3891:3891:3891) (4245:4245:4245))
        (PORT d[10] (5215:5215:5215) (5691:5691:5691))
        (PORT d[11] (9600:9600:9600) (10149:10149:10149))
        (PORT d[12] (7427:7427:7427) (7988:7988:7988))
        (PORT clk (2380:2380:2380) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2329:2329:2329))
        (PORT d[0] (4756:4756:4756) (4895:4895:4895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2292:2292:2292))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (4230:4230:4230))
        (PORT d[1] (8152:8152:8152) (8746:8746:8746))
        (PORT d[2] (5827:5827:5827) (6306:6306:6306))
        (PORT d[3] (4441:4441:4441) (4815:4815:4815))
        (PORT d[4] (5094:5094:5094) (5587:5587:5587))
        (PORT d[5] (5465:5465:5465) (5919:5919:5919))
        (PORT d[6] (4166:4166:4166) (4541:4541:4541))
        (PORT d[7] (4467:4467:4467) (4832:4832:4832))
        (PORT d[8] (4550:4550:4550) (4942:4942:4942))
        (PORT d[9] (4610:4610:4610) (5036:5036:5036))
        (PORT d[10] (4132:4132:4132) (4555:4555:4555))
        (PORT d[11] (8346:8346:8346) (8852:8852:8852))
        (PORT d[12] (8732:8732:8732) (9368:9368:9368))
        (PORT clk (2395:2395:2395) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2343:2343:2343))
        (PORT d[0] (1432:1432:1432) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4928:4928:4928))
        (PORT d[1] (7497:7497:7497) (8068:8068:8068))
        (PORT d[2] (5989:5989:5989) (6491:6491:6491))
        (PORT d[3] (4236:4236:4236) (4602:4602:4602))
        (PORT d[4] (6857:6857:6857) (7436:7436:7436))
        (PORT d[5] (3917:3917:3917) (4281:4281:4281))
        (PORT d[6] (4439:4439:4439) (4822:4822:4822))
        (PORT d[7] (4853:4853:4853) (5273:5273:5273))
        (PORT d[8] (5283:5283:5283) (5702:5702:5702))
        (PORT d[9] (5146:5146:5146) (5589:5589:5589))
        (PORT d[10] (3657:3657:3657) (4004:4004:4004))
        (PORT d[11] (4356:4356:4356) (4637:4637:4637))
        (PORT d[12] (3847:3847:3847) (4198:4198:4198))
        (PORT clk (2383:2383:2383) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2329:2329:2329))
        (PORT d[0] (2790:2790:2790) (2893:2893:2893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2292:2292:2292))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2800:2800:2800) (3026:3026:3026))
        (PORT datab (1495:1495:1495) (1514:1514:1514))
        (PORT datac (2478:2478:2478) (2694:2694:2694))
        (PORT datad (660:660:660) (692:692:692))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2803:2803:2803) (3029:3029:3029))
        (PORT datab (1258:1258:1258) (1278:1278:1278))
        (PORT datac (1831:1831:1831) (1963:1963:1963))
        (PORT datad (172:172:172) (195:195:195))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (234:234:234))
        (PORT datac (177:177:177) (204:204:204))
        (PORT datad (2529:2529:2529) (2665:2665:2665))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (6360:6360:6360))
        (PORT d[1] (4502:4502:4502) (4903:4903:4903))
        (PORT d[2] (4824:4824:4824) (5252:5252:5252))
        (PORT d[3] (5005:5005:5005) (5489:5489:5489))
        (PORT d[4] (4704:4704:4704) (5162:5162:5162))
        (PORT d[5] (5937:5937:5937) (6463:6463:6463))
        (PORT d[6] (5335:5335:5335) (5849:5849:5849))
        (PORT d[7] (6824:6824:6824) (7411:7411:7411))
        (PORT d[8] (6279:6279:6279) (6831:6831:6831))
        (PORT d[9] (5232:5232:5232) (5715:5715:5715))
        (PORT d[10] (6201:6201:6201) (6760:6760:6760))
        (PORT d[11] (9163:9163:9163) (9759:9759:9759))
        (PORT d[12] (5005:5005:5005) (5492:5492:5492))
        (PORT clk (2386:2386:2386) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2339:2339:2339))
        (PORT d[0] (4519:4519:4519) (4622:4622:4622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (5373:5373:5373))
        (PORT d[1] (5322:5322:5322) (5820:5820:5820))
        (PORT d[2] (6656:6656:6656) (7219:7219:7219))
        (PORT d[3] (6274:6274:6274) (6828:6828:6828))
        (PORT d[4] (6971:6971:6971) (7622:7622:7622))
        (PORT d[5] (6516:6516:6516) (7163:7163:7163))
        (PORT d[6] (7076:7076:7076) (7577:7577:7577))
        (PORT d[7] (7112:7112:7112) (7783:7783:7783))
        (PORT d[8] (8202:8202:8202) (8910:8910:8910))
        (PORT d[9] (6178:6178:6178) (6709:6709:6709))
        (PORT d[10] (7022:7022:7022) (7719:7719:7719))
        (PORT d[11] (8469:8469:8469) (9023:9023:9023))
        (PORT d[12] (4272:4272:4272) (4669:4669:4669))
        (PORT clk (2383:2383:2383) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2335:2335:2335))
        (PORT d[0] (2830:2830:2830) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2298:2298:2298))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1462:1462:1462))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5528:5528:5528) (6023:6023:6023))
        (PORT d[1] (5893:5893:5893) (6404:6404:6404))
        (PORT d[2] (6153:6153:6153) (6769:6769:6769))
        (PORT d[3] (4592:4592:4592) (5026:5026:5026))
        (PORT d[4] (6446:6446:6446) (7091:7091:7091))
        (PORT d[5] (7232:7232:7232) (7861:7861:7861))
        (PORT d[6] (6278:6278:6278) (6747:6747:6747))
        (PORT d[7] (7026:7026:7026) (7671:7671:7671))
        (PORT d[8] (6363:6363:6363) (6955:6955:6955))
        (PORT d[9] (5030:5030:5030) (5514:5514:5514))
        (PORT d[10] (7437:7437:7437) (8112:8112:8112))
        (PORT d[11] (9304:9304:9304) (9841:9841:9841))
        (PORT d[12] (6578:6578:6578) (7147:7147:7147))
        (PORT clk (2404:2404:2404) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2357:2357:2357))
        (PORT d[0] (3287:3287:3287) (3327:3327:3327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2320:2320:2320))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1613:1613:1613))
        (PORT datab (884:884:884) (911:911:911))
        (PORT datac (3018:3018:3018) (3246:3246:3246))
        (PORT datad (3236:3236:3236) (3536:3536:3536))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (5353:5353:5353))
        (PORT d[1] (6182:6182:6182) (6702:6702:6702))
        (PORT d[2] (4638:4638:4638) (5078:5078:5078))
        (PORT d[3] (4610:4610:4610) (5053:5053:5053))
        (PORT d[4] (6330:6330:6330) (6903:6903:6903))
        (PORT d[5] (7332:7332:7332) (7970:7970:7970))
        (PORT d[6] (4938:4938:4938) (5416:5416:5416))
        (PORT d[7] (7677:7677:7677) (8299:8299:8299))
        (PORT d[8] (6645:6645:6645) (7245:7245:7245))
        (PORT d[9] (4293:4293:4293) (4708:4708:4708))
        (PORT d[10] (6231:6231:6231) (6849:6849:6849))
        (PORT d[11] (7410:7410:7410) (7855:7855:7855))
        (PORT d[12] (5881:5881:5881) (6382:6382:6382))
        (PORT clk (2354:2354:2354) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2311:2311:2311))
        (PORT d[0] (3239:3239:3239) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2274:2274:2274))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1503:1503:1503) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (2047:2047:2047))
        (PORT datab (202:202:202) (234:234:234))
        (PORT datac (3017:3017:3017) (3246:3246:3246))
        (PORT datad (1288:1288:1288) (1323:1323:1323))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (6069:6069:6069))
        (PORT d[1] (5925:5925:5925) (6439:6439:6439))
        (PORT d[2] (6409:6409:6409) (7024:7024:7024))
        (PORT d[3] (4894:4894:4894) (5351:5351:5351))
        (PORT d[4] (6756:6756:6756) (7413:7413:7413))
        (PORT d[5] (7513:7513:7513) (8149:8149:8149))
        (PORT d[6] (6296:6296:6296) (6766:6766:6766))
        (PORT d[7] (7048:7048:7048) (7694:7694:7694))
        (PORT d[8] (6657:6657:6657) (7263:7263:7263))
        (PORT d[9] (5026:5026:5026) (5509:5509:5509))
        (PORT d[10] (7760:7760:7760) (8449:8449:8449))
        (PORT d[11] (9627:9627:9627) (10177:10177:10177))
        (PORT d[12] (6840:6840:6840) (7413:7413:7413))
        (PORT clk (2407:2407:2407) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2360:2360:2360))
        (PORT d[0] (2783:2783:2783) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2323:2323:2323))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1487:1487:1487))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (5076:5076:5076))
        (PORT d[1] (5648:5648:5648) (6159:6159:6159))
        (PORT d[2] (6966:6966:6966) (7538:7538:7538))
        (PORT d[3] (6563:6563:6563) (7125:7125:7125))
        (PORT d[4] (7265:7265:7265) (7926:7926:7926))
        (PORT d[5] (6829:6829:6829) (7487:7487:7487))
        (PORT d[6] (7409:7409:7409) (7923:7923:7923))
        (PORT d[7] (7415:7415:7415) (8096:8096:8096))
        (PORT d[8] (8498:8498:8498) (9214:9214:9214))
        (PORT d[9] (6448:6448:6448) (6983:6983:6983))
        (PORT d[10] (7319:7319:7319) (8025:8025:8025))
        (PORT d[11] (6077:6077:6077) (6415:6415:6415))
        (PORT d[12] (4274:4274:4274) (4671:4671:4671))
        (PORT clk (2390:2390:2390) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2343:2343:2343))
        (PORT d[0] (3622:3622:3622) (3732:3732:3732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5765:5765:5765) (6253:6253:6253))
        (PORT d[1] (5303:5303:5303) (5808:5808:5808))
        (PORT d[2] (5356:5356:5356) (5878:5878:5878))
        (PORT d[3] (4663:4663:4663) (5113:5113:5113))
        (PORT d[4] (5937:5937:5937) (6474:6474:6474))
        (PORT d[5] (7083:7083:7083) (7756:7756:7756))
        (PORT d[6] (6131:6131:6131) (6654:6654:6654))
        (PORT d[7] (7684:7684:7684) (8387:8387:8387))
        (PORT d[8] (8891:8891:8891) (9658:9658:9658))
        (PORT d[9] (5442:5442:5442) (5971:5971:5971))
        (PORT d[10] (5596:5596:5596) (6110:6110:6110))
        (PORT d[11] (8734:8734:8734) (9299:9299:9299))
        (PORT d[12] (5243:5243:5243) (5717:5717:5717))
        (PORT clk (2400:2400:2400) (2353:2353:2353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2353:2353:2353))
        (PORT d[0] (4871:4871:4871) (4932:4932:4932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2316:2316:2316))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1286:1286:1286))
        (PORT datab (2523:2523:2523) (2515:2515:2515))
        (PORT datac (3012:3012:3012) (3240:3240:3240))
        (PORT datad (3239:3239:3239) (3540:3540:3540))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (5227:5227:5227))
        (PORT d[1] (5297:5297:5297) (5782:5782:5782))
        (PORT d[2] (5781:5781:5781) (6356:6356:6356))
        (PORT d[3] (5342:5342:5342) (5864:5864:5864))
        (PORT d[4] (5984:5984:5984) (6579:6579:6579))
        (PORT d[5] (6108:6108:6108) (6705:6705:6705))
        (PORT d[6] (5351:5351:5351) (5793:5793:5793))
        (PORT d[7] (6742:6742:6742) (7379:7379:7379))
        (PORT d[8] (6411:6411:6411) (7031:7031:7031))
        (PORT d[9] (5021:5021:5021) (5517:5517:5517))
        (PORT d[10] (6225:6225:6225) (6859:6859:6859))
        (PORT d[11] (8035:8035:8035) (8531:8531:8531))
        (PORT d[12] (5331:5331:5331) (5852:5852:5852))
        (PORT clk (2370:2370:2370) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (PORT d[0] (3893:3893:3893) (4097:4097:4097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2287:2287:2287))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1451:1451:1451))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (954:954:954))
        (PORT datab (204:204:204) (236:236:236))
        (PORT datac (1725:1725:1725) (1789:1789:1789))
        (PORT datad (3235:3235:3235) (3536:3536:3536))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3558:3558:3558) (3782:3782:3782))
        (PORT datab (203:203:203) (234:234:234))
        (PORT datac (174:174:174) (201:201:201))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6108:6108:6108) (6610:6610:6610))
        (PORT d[1] (5623:5623:5623) (6137:6137:6137))
        (PORT d[2] (5695:5695:5695) (6234:6234:6234))
        (PORT d[3] (4650:4650:4650) (5098:5098:5098))
        (PORT d[4] (5923:5923:5923) (6471:6471:6471))
        (PORT d[5] (7361:7361:7361) (8041:8041:8041))
        (PORT d[6] (6426:6426:6426) (6959:6959:6959))
        (PORT d[7] (7756:7756:7756) (8468:8468:8468))
        (PORT d[8] (9182:9182:9182) (9957:9957:9957))
        (PORT d[9] (5436:5436:5436) (5965:5965:5965))
        (PORT d[10] (5569:5569:5569) (6079:6079:6079))
        (PORT d[11] (8753:8753:8753) (9319:9319:9319))
        (PORT d[12] (4930:4930:4930) (5404:5404:5404))
        (PORT clk (2403:2403:2403) (2357:2357:2357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2357:2357:2357))
        (PORT d[0] (5099:5099:5099) (5167:5167:5167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1552:1552:1552) (1484:1484:1484))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (5741:5741:5741))
        (PORT d[1] (5607:5607:5607) (6111:6111:6111))
        (PORT d[2] (6136:6136:6136) (6748:6748:6748))
        (PORT d[3] (5948:5948:5948) (6491:6491:6491))
        (PORT d[4] (6433:6433:6433) (7063:7063:7063))
        (PORT d[5] (7225:7225:7225) (7853:7853:7853))
        (PORT d[6] (5998:5998:5998) (6459:6459:6459))
        (PORT d[7] (6735:6735:6735) (7371:7371:7371))
        (PORT d[8] (6352:6352:6352) (6943:6943:6943))
        (PORT d[9] (4730:4730:4730) (5204:5204:5204))
        (PORT d[10] (7458:7458:7458) (8138:8138:8138))
        (PORT d[11] (9306:9306:9306) (9844:9844:9844))
        (PORT d[12] (6520:6520:6520) (7082:7082:7082))
        (PORT clk (2400:2400:2400) (2353:2353:2353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2353:2353:2353))
        (PORT d[0] (3376:3376:3376) (3386:3386:3386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2316:2316:2316))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1480:1480:1480))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2195:2195:2195))
        (PORT datab (851:851:851) (866:866:866))
        (PORT datac (3021:3021:3021) (3250:3250:3250))
        (PORT datad (3234:3234:3234) (3534:3534:3534))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (5415:5415:5415))
        (PORT d[1] (5289:5289:5289) (5783:5783:5783))
        (PORT d[2] (6130:6130:6130) (6742:6742:6742))
        (PORT d[3] (5664:5664:5664) (6202:6202:6202))
        (PORT d[4] (6818:6818:6818) (7431:7431:7431))
        (PORT d[5] (6931:6931:6931) (7550:7550:7550))
        (PORT d[6] (5699:5699:5699) (6155:6155:6155))
        (PORT d[7] (6431:6431:6431) (7057:7057:7057))
        (PORT d[8] (6060:6060:6060) (6647:6647:6647))
        (PORT d[9] (4722:4722:4722) (5195:5195:5195))
        (PORT d[10] (7123:7123:7123) (7790:7790:7790))
        (PORT d[11] (8970:8970:8970) (9495:9495:9495))
        (PORT d[12] (6237:6237:6237) (6794:6794:6794))
        (PORT clk (2386:2386:2386) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2340:2340:2340))
        (PORT d[0] (4148:4148:4148) (4185:4185:4185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2303:2303:2303))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4961:4961:4961) (5427:5427:5427))
        (PORT d[1] (6249:6249:6249) (6773:6773:6773))
        (PORT d[2] (6303:6303:6303) (6863:6863:6863))
        (PORT d[3] (4989:4989:4989) (5454:5454:5454))
        (PORT d[4] (5640:5640:5640) (6163:6163:6163))
        (PORT d[5] (7948:7948:7948) (8644:8644:8644))
        (PORT d[6] (7070:7070:7070) (7625:7625:7625))
        (PORT d[7] (8380:8380:8380) (9114:9114:9114))
        (PORT d[8] (3936:3936:3936) (4303:4303:4303))
        (PORT d[9] (6056:6056:6056) (6604:6604:6604))
        (PORT d[10] (4934:4934:4934) (5394:5394:5394))
        (PORT d[11] (9346:9346:9346) (9931:9931:9931))
        (PORT d[12] (5616:5616:5616) (6120:6120:6120))
        (PORT clk (2397:2397:2397) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2347:2347:2347))
        (PORT d[0] (3207:3207:3207) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2310:2310:2310))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (243:243:243))
        (PORT datab (1224:1224:1224) (1263:1263:1263))
        (PORT datac (2729:2729:2729) (2797:2797:2797))
        (PORT datad (3238:3238:3238) (3539:3539:3539))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (5125:5125:5125))
        (PORT d[1] (6140:6140:6140) (6654:6654:6654))
        (PORT d[2] (4659:4659:4659) (5099:5099:5099))
        (PORT d[3] (5259:5259:5259) (5744:5744:5744))
        (PORT d[4] (6346:6346:6346) (6920:6920:6920))
        (PORT d[5] (7298:7298:7298) (7934:7934:7934))
        (PORT d[6] (4985:4985:4985) (5467:5467:5467))
        (PORT d[7] (7696:7696:7696) (8320:8320:8320))
        (PORT d[8] (6631:6631:6631) (7230:7230:7230))
        (PORT d[9] (4258:4258:4258) (4668:4668:4668))
        (PORT d[10] (6264:6264:6264) (6885:6885:6885))
        (PORT d[11] (8357:8357:8357) (8854:8854:8854))
        (PORT d[12] (5901:5901:5901) (6403:6403:6403))
        (PORT clk (2353:2353:2353) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2310:2310:2310))
        (PORT d[0] (4518:4518:4518) (4598:4598:4598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2273:2273:2273))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1437:1437:1437))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5519:5519:5519) (6001:6001:6001))
        (PORT d[1] (5615:5615:5615) (6106:6106:6106))
        (PORT d[2] (6130:6130:6130) (6742:6742:6742))
        (PORT d[3] (5966:5966:5966) (6512:6512:6512))
        (PORT d[4] (6148:6148:6148) (6784:6784:6784))
        (PORT d[5] (7241:7241:7241) (7869:7869:7869))
        (PORT d[6] (5963:5963:5963) (6424:6424:6424))
        (PORT d[7] (6755:6755:6755) (7392:7392:7392))
        (PORT d[8] (6087:6087:6087) (6675:6675:6675))
        (PORT d[9] (4751:4751:4751) (5225:5225:5225))
        (PORT d[10] (7401:7401:7401) (8075:8075:8075))
        (PORT d[11] (9020:9020:9020) (9548:9548:9548))
        (PORT d[12] (6533:6533:6533) (7097:7097:7097))
        (PORT clk (2394:2394:2394) (2350:2350:2350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2350:2350:2350))
        (PORT d[0] (2720:2720:2720) (2793:2793:2793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2313:2313:2313))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1477:1477:1477))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1101:1101:1101))
        (PORT datab (899:899:899) (941:941:941))
        (PORT datac (3014:3014:3014) (3242:3242:3242))
        (PORT datad (3238:3238:3238) (3539:3539:3539))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5514:5514:5514) (6000:6000:6000))
        (PORT d[1] (5304:5304:5304) (5811:5811:5811))
        (PORT d[2] (5564:5564:5564) (6087:6087:6087))
        (PORT d[3] (4953:4953:4953) (5425:5425:5425))
        (PORT d[4] (5334:5334:5334) (5854:5854:5854))
        (PORT d[5] (6515:6515:6515) (7176:7176:7176))
        (PORT d[6] (5862:5862:5862) (6380:6380:6380))
        (PORT d[7] (7144:7144:7144) (7835:7835:7835))
        (PORT d[8] (4254:4254:4254) (4646:4646:4646))
        (PORT d[9] (5046:5046:5046) (5560:5560:5560))
        (PORT d[10] (5186:5186:5186) (5674:5674:5674))
        (PORT d[11] (8463:8463:8463) (9015:9015:9015))
        (PORT d[12] (5234:5234:5234) (5708:5708:5708))
        (PORT clk (2386:2386:2386) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2340:2340:2340))
        (PORT d[0] (5017:5017:5017) (5174:5174:5174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2303:2303:2303))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (6144:6144:6144))
        (PORT d[1] (5578:5578:5578) (6080:6080:6080))
        (PORT d[2] (6866:6866:6866) (7527:7527:7527))
        (PORT d[3] (4936:4936:4936) (5408:5408:5408))
        (PORT d[4] (5761:5761:5761) (6318:6318:6318))
        (PORT d[5] (6428:6428:6428) (7039:7039:7039))
        (PORT d[6] (5288:5288:5288) (5796:5796:5796))
        (PORT d[7] (7095:7095:7095) (7698:7698:7698))
        (PORT d[8] (6013:6013:6013) (6592:6592:6592))
        (PORT d[9] (4336:4336:4336) (4757:4757:4757))
        (PORT d[10] (5854:5854:5854) (6452:6452:6452))
        (PORT d[11] (8102:8102:8102) (8596:8596:8596))
        (PORT d[12] (5278:5278:5278) (5761:5761:5761))
        (PORT clk (2320:2320:2320) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2276:2276:2276))
        (PORT d[0] (4569:4569:4569) (4704:4704:4704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2239:2239:2239))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1469:1469:1469) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datab (3044:3044:3044) (3275:3275:3275))
        (PORT datac (2893:2893:2893) (3002:3002:3002))
        (PORT datad (1592:1592:1592) (1638:1638:1638))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (240:240:240))
        (PORT datab (202:202:202) (235:235:235))
        (PORT datac (3529:3529:3529) (3747:3747:3747))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5109:5109:5109) (5561:5561:5561))
        (PORT d[1] (5659:5659:5659) (6191:6191:6191))
        (PORT d[2] (5707:5707:5707) (6238:6238:6238))
        (PORT d[3] (5290:5290:5290) (5791:5791:5791))
        (PORT d[4] (6060:6060:6060) (6678:6678:6678))
        (PORT d[5] (6498:6498:6498) (7142:7142:7142))
        (PORT d[6] (6112:6112:6112) (6582:6582:6582))
        (PORT d[7] (7083:7083:7083) (7753:7753:7753))
        (PORT d[8] (7302:7302:7302) (7986:7986:7986))
        (PORT d[9] (5373:5373:5373) (5894:5894:5894))
        (PORT d[10] (6348:6348:6348) (7016:7016:7016))
        (PORT d[11] (8142:8142:8142) (8671:8671:8671))
        (PORT d[12] (5613:5613:5613) (6149:6149:6149))
        (PORT clk (2357:2357:2357) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2312:2312:2312))
        (PORT d[0] (3753:3753:3753) (3839:3839:3839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2275:2275:2275))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1439:1439:1439))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7144:7144:7144) (7648:7648:7648))
        (PORT d[1] (5672:5672:5672) (6175:6175:6175))
        (PORT d[2] (6868:6868:6868) (7451:7451:7451))
        (PORT d[3] (4619:4619:4619) (5065:5065:5065))
        (PORT d[4] (6443:6443:6443) (6993:6993:6993))
        (PORT d[5] (7709:7709:7709) (8394:8394:8394))
        (PORT d[6] (6180:6180:6180) (6709:6709:6709))
        (PORT d[7] (8247:8247:8247) (8956:8956:8956))
        (PORT d[8] (8034:8034:8034) (8765:8765:8765))
        (PORT d[9] (6915:6915:6915) (7505:7505:7505))
        (PORT d[10] (6349:6349:6349) (6919:6919:6919))
        (PORT d[11] (6844:6844:6844) (7204:7204:7204))
        (PORT d[12] (4623:4623:4623) (5063:5063:5063))
        (PORT clk (2395:2395:2395) (2351:2351:2351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2351:2351:2351))
        (PORT d[0] (2451:2451:2451) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2314:2314:2314))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1478:1478:1478))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6069:6069:6069) (6565:6565:6565))
        (PORT d[1] (5608:5608:5608) (6123:6123:6123))
        (PORT d[2] (5674:5674:5674) (6209:6209:6209))
        (PORT d[3] (4909:4909:4909) (5355:5355:5355))
        (PORT d[4] (5002:5002:5002) (5501:5501:5501))
        (PORT d[5] (7680:7680:7680) (8367:8367:8367))
        (PORT d[6] (6449:6449:6449) (6985:6985:6985))
        (PORT d[7] (7963:7963:7963) (8669:8669:8669))
        (PORT d[8] (9200:9200:9200) (9975:9975:9975))
        (PORT d[9] (5437:5437:5437) (5966:5966:5966))
        (PORT d[10] (5570:5570:5570) (6080:6080:6080))
        (PORT d[11] (8754:8754:8754) (9320:9320:9320))
        (PORT d[12] (5232:5232:5232) (5715:5715:5715))
        (PORT clk (2402:2402:2402) (2358:2358:2358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2358:2358:2358))
        (PORT d[0] (5152:5152:5152) (5218:5218:5218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2321:2321:2321))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1485:1485:1485))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (880:880:880))
        (PORT datab (1269:1269:1269) (1325:1325:1325))
        (PORT datac (2862:2862:2862) (3116:3116:3116))
        (PORT datad (3129:3129:3129) (3378:3378:3378))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (5213:5213:5213))
        (PORT d[1] (5386:5386:5386) (5918:5918:5918))
        (PORT d[2] (5408:5408:5408) (5931:5931:5931))
        (PORT d[3] (5307:5307:5307) (5821:5821:5821))
        (PORT d[4] (6084:6084:6084) (6690:6690:6690))
        (PORT d[5] (6794:6794:6794) (7442:7442:7442))
        (PORT d[6] (5544:5544:5544) (5988:5988:5988))
        (PORT d[7] (7127:7127:7127) (7801:7801:7801))
        (PORT d[8] (7022:7022:7022) (7689:7689:7689))
        (PORT d[9] (5069:5069:5069) (5577:5577:5577))
        (PORT d[10] (6365:6365:6365) (7034:7034:7034))
        (PORT d[11] (8186:8186:8186) (8719:8719:8719))
        (PORT d[12] (5344:5344:5344) (5868:5868:5868))
        (PORT clk (2353:2353:2353) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2306:2306:2306))
        (PORT d[0] (3653:3653:3653) (3854:3854:3854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2269:2269:2269))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (2027:2027:2027))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (2053:2053:2053) (2115:2115:2115))
        (PORT datad (3129:3129:3129) (3377:3377:3377))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5238:5238:5238) (5718:5718:5718))
        (PORT d[1] (6664:6664:6664) (7211:7211:7211))
        (PORT d[2] (5955:5955:5955) (6507:6507:6507))
        (PORT d[3] (5252:5252:5252) (5720:5720:5720))
        (PORT d[4] (7062:7062:7062) (7635:7635:7635))
        (PORT d[5] (3865:3865:3865) (4224:4224:4224))
        (PORT d[6] (6844:6844:6844) (7397:7397:7397))
        (PORT d[7] (8813:8813:8813) (9540:9540:9540))
        (PORT d[8] (8599:8599:8599) (9343:9343:9343))
        (PORT d[9] (7488:7488:7488) (8095:8095:8095))
        (PORT d[10] (5059:5059:5059) (5565:5565:5565))
        (PORT d[11] (7699:7699:7699) (8079:8079:8079))
        (PORT d[12] (4877:4877:4877) (5325:5325:5325))
        (PORT clk (2387:2387:2387) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2334:2334:2334))
        (PORT d[0] (4442:4442:4442) (4549:4549:4549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2297:2297:2297))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6076:6076:6076) (6574:6574:6574))
        (PORT d[1] (5610:5610:5610) (6124:6124:6124))
        (PORT d[2] (5689:5689:5689) (6227:6227:6227))
        (PORT d[3] (4650:4650:4650) (5100:5100:5100))
        (PORT d[4] (5917:5917:5917) (6465:6465:6465))
        (PORT d[5] (7084:7084:7084) (7757:7757:7757))
        (PORT d[6] (6469:6469:6469) (7006:7006:7006))
        (PORT d[7] (7781:7781:7781) (8499:8499:8499))
        (PORT d[8] (8918:8918:8918) (9688:9688:9688))
        (PORT d[9] (5455:5455:5455) (5985:5985:5985))
        (PORT d[10] (5583:5583:5583) (6095:6095:6095))
        (PORT d[11] (8774:8774:8774) (9341:9341:9341))
        (PORT d[12] (5244:5244:5244) (5718:5718:5718))
        (PORT clk (2401:2401:2401) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2355:2355:2355))
        (PORT d[0] (5001:5001:5001) (5132:5132:5132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5531:5531:5531) (6020:6020:6020))
        (PORT d[1] (6982:6982:6982) (7540:7540:7540))
        (PORT d[2] (6228:6228:6228) (6788:6788:6788))
        (PORT d[3] (5552:5552:5552) (6029:6029:6029))
        (PORT d[4] (4372:4372:4372) (4809:4809:4809))
        (PORT d[5] (4486:4486:4486) (4871:4871:4871))
        (PORT d[6] (7134:7134:7134) (7696:7696:7696))
        (PORT d[7] (4851:4851:4851) (5270:5270:5270))
        (PORT d[8] (4534:4534:4534) (4937:4937:4937))
        (PORT d[9] (7786:7786:7786) (8401:8401:8401))
        (PORT d[10] (5372:5372:5372) (5887:5887:5887))
        (PORT d[11] (5071:5071:5071) (5374:5374:5374))
        (PORT d[12] (5197:5197:5197) (5652:5652:5652))
        (PORT clk (2376:2376:2376) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2323:2323:2323))
        (PORT d[0] (2718:2718:2718) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2286:2286:2286))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1524:1524:1524) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1525:1525:1525) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4694:4694:4694))
        (PORT d[1] (7296:7296:7296) (7878:7878:7878))
        (PORT d[2] (6508:6508:6508) (7075:7075:7075))
        (PORT d[3] (5830:5830:5830) (6313:6313:6313))
        (PORT d[4] (4648:4648:4648) (5093:5093:5093))
        (PORT d[5] (3839:3839:3839) (4187:4187:4187))
        (PORT d[6] (4564:4564:4564) (4984:4984:4984))
        (PORT d[7] (4776:4776:4776) (5195:5195:5195))
        (PORT d[8] (4258:4258:4258) (4655:4655:4655))
        (PORT d[9] (8067:8067:8067) (8688:8688:8688))
        (PORT d[10] (5653:5653:5653) (6176:6176:6176))
        (PORT d[11] (5358:5358:5358) (5661:5661:5661))
        (PORT d[12] (5441:5441:5441) (5902:5902:5902))
        (PORT clk (2358:2358:2358) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2306:2306:2306))
        (PORT d[0] (4483:4483:4483) (4636:4636:4636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2269:2269:2269))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1507:1507:1507) (1433:1433:1433))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2895:2895:2895) (3152:3152:3152))
        (PORT datab (1955:1955:1955) (2068:2068:2068))
        (PORT datac (2267:2267:2267) (2428:2428:2428))
        (PORT datad (3127:3127:3127) (3376:3376:3376))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1851:1851:1851) (1918:1918:1918))
        (PORT datab (1331:1331:1331) (1418:1418:1418))
        (PORT datac (2860:2860:2860) (3114:3114:3114))
        (PORT datad (173:173:173) (196:196:196))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (240:240:240))
        (PORT datab (3132:3132:3132) (3295:3295:3295))
        (PORT datac (175:175:175) (201:201:201))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (5342:5342:5342))
        (PORT d[1] (5945:5945:5945) (6467:6467:6467))
        (PORT d[2] (7296:7296:7296) (7879:7879:7879))
        (PORT d[3] (6825:6825:6825) (7393:7393:7393))
        (PORT d[4] (7762:7762:7762) (8427:8427:8427))
        (PORT d[5] (7125:7125:7125) (7791:7791:7791))
        (PORT d[6] (7770:7770:7770) (8303:8303:8303))
        (PORT d[7] (8028:8028:8028) (8729:8729:8729))
        (PORT d[8] (8837:8837:8837) (9570:9570:9570))
        (PORT d[9] (6775:6775:6775) (7327:7327:7327))
        (PORT d[10] (7913:7913:7913) (8636:8636:8636))
        (PORT d[11] (7064:7064:7064) (7465:7465:7465))
        (PORT d[12] (4211:4211:4211) (4608:4608:4608))
        (PORT clk (2384:2384:2384) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2333:2333:2333))
        (PORT d[0] (3732:3732:3732) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4639:4639:4639))
        (PORT d[1] (6855:6855:6855) (7403:7403:7403))
        (PORT d[2] (5308:5308:5308) (5779:5779:5779))
        (PORT d[3] (4363:4363:4363) (4732:4732:4732))
        (PORT d[4] (5929:5929:5929) (6473:6473:6473))
        (PORT d[5] (4986:4986:4986) (5452:5452:5452))
        (PORT d[6] (8652:8652:8652) (9207:9207:9207))
        (PORT d[7] (8931:8931:8931) (9654:9654:9654))
        (PORT d[8] (4711:4711:4711) (5120:5120:5120))
        (PORT d[9] (4495:4495:4495) (4911:4911:4911))
        (PORT d[10] (6010:6010:6010) (6548:6548:6548))
        (PORT d[11] (7392:7392:7392) (7803:7803:7803))
        (PORT d[12] (3863:3863:3863) (4213:4213:4213))
        (PORT clk (2347:2347:2347) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2292:2292:2292))
        (PORT d[0] (2772:2772:2772) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2255:2255:2255))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5531:5531:5531) (6007:6007:6007))
        (PORT d[1] (6225:6225:6225) (6760:6760:6760))
        (PORT d[2] (6310:6310:6310) (6870:6870:6870))
        (PORT d[3] (4968:4968:4968) (5430:5430:5430))
        (PORT d[4] (5669:5669:5669) (6193:6193:6193))
        (PORT d[5] (5231:5231:5231) (5715:5715:5715))
        (PORT d[6] (7077:7077:7077) (7632:7632:7632))
        (PORT d[7] (8568:8568:8568) (9296:9296:9296))
        (PORT d[8] (3927:3927:3927) (4289:4289:4289))
        (PORT d[9] (6036:6036:6036) (6583:6583:6583))
        (PORT d[10] (4961:4961:4961) (5422:5422:5422))
        (PORT d[11] (9346:9346:9346) (9932:9932:9932))
        (PORT d[12] (5561:5561:5561) (6057:6057:6057))
        (PORT clk (2396:2396:2396) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2346:2346:2346))
        (PORT d[0] (4341:4341:4341) (4479:4479:4479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2309:2309:2309))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3194:3194:3194) (3463:3463:3463))
        (PORT datab (1530:1530:1530) (1591:1591:1591))
        (PORT datac (1594:1594:1594) (1617:1617:1617))
        (PORT datad (2839:2839:2839) (3073:3073:3073))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6181:6181:6181) (6698:6698:6698))
        (PORT d[1] (6887:6887:6887) (7437:7437:7437))
        (PORT d[2] (4887:4887:4887) (5322:5322:5322))
        (PORT d[3] (5818:5818:5818) (6315:6315:6315))
        (PORT d[4] (7405:7405:7405) (8088:8088:8088))
        (PORT d[5] (4531:4531:4531) (4946:4946:4946))
        (PORT d[6] (5435:5435:5435) (5865:5865:5865))
        (PORT d[7] (7648:7648:7648) (8312:8312:8312))
        (PORT d[8] (7253:7253:7253) (7877:7877:7877))
        (PORT d[9] (5633:5633:5633) (6134:6134:6134))
        (PORT d[10] (8384:8384:8384) (9095:9095:9095))
        (PORT d[11] (10265:10265:10265) (10834:10834:10834))
        (PORT d[12] (7538:7538:7538) (8140:8140:8140))
        (PORT clk (2399:2399:2399) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2348:2348:2348))
        (PORT d[0] (2539:2539:2539) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2311:2311:2311))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (410:410:410))
        (PORT datab (203:203:203) (235:235:235))
        (PORT datac (3161:3161:3161) (3428:3428:3428))
        (PORT datad (1530:1530:1530) (1560:1560:1560))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5203:5203:5203) (5656:5656:5656))
        (PORT d[1] (6266:6266:6266) (6797:6797:6797))
        (PORT d[2] (4923:4923:4923) (5368:5368:5368))
        (PORT d[3] (7115:7115:7115) (7692:7692:7692))
        (PORT d[4] (5637:5637:5637) (6189:6189:6189))
        (PORT d[5] (7422:7422:7422) (8096:8096:8096))
        (PORT d[6] (8123:8123:8123) (8672:8672:8672))
        (PORT d[7] (8330:8330:8330) (9038:9038:9038))
        (PORT d[8] (9060:9060:9060) (9791:9791:9791))
        (PORT d[9] (7089:7089:7089) (7648:7648:7648))
        (PORT d[10] (5005:5005:5005) (5506:5506:5506))
        (PORT d[11] (5499:5499:5499) (5820:5820:5820))
        (PORT d[12] (4233:4233:4233) (4632:4632:4632))
        (PORT clk (2383:2383:2383) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2331:2331:2331))
        (PORT d[0] (3690:3690:3690) (3740:3740:3740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2294:2294:2294))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (5382:5382:5382))
        (PORT d[1] (6556:6556:6556) (7097:7097:7097))
        (PORT d[2] (4904:4904:4904) (5342:5342:5342))
        (PORT d[3] (7402:7402:7402) (7985:7985:7985))
        (PORT d[4] (5401:5401:5401) (5954:5954:5954))
        (PORT d[5] (4652:4652:4652) (5104:5104:5104))
        (PORT d[6] (8078:8078:8078) (8618:8618:8618))
        (PORT d[7] (8337:8337:8337) (9046:9046:9046))
        (PORT d[8] (9099:9099:9099) (9836:9836:9836))
        (PORT d[9] (7389:7389:7389) (7955:7955:7955))
        (PORT d[10] (5368:5368:5368) (5887:5887:5887))
        (PORT d[11] (7083:7083:7083) (7483:7483:7483))
        (PORT d[12] (3849:3849:3849) (4195:4195:4195))
        (PORT clk (2382:2382:2382) (2328:2328:2328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2328:2328:2328))
        (PORT d[0] (6233:6233:6233) (6468:6468:6468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2329:2329:2329))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2291:2291:2291))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1455:1455:1455))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4930:4930:4930) (5386:5386:5386))
        (PORT d[1] (6280:6280:6280) (6813:6813:6813))
        (PORT d[2] (4651:4651:4651) (5097:5097:5097))
        (PORT d[3] (7154:7154:7154) (7738:7738:7738))
        (PORT d[4] (5872:5872:5872) (6410:6410:6410))
        (PORT d[5] (7422:7422:7422) (8095:8095:8095))
        (PORT d[6] (8095:8095:8095) (8642:8642:8642))
        (PORT d[7] (8340:8340:8340) (9051:9051:9051))
        (PORT d[8] (9059:9059:9059) (9790:9790:9790))
        (PORT d[9] (7088:7088:7088) (7647:7647:7647))
        (PORT d[10] (7933:7933:7933) (8657:8657:8657))
        (PORT d[11] (5506:5506:5506) (5828:5828:5828))
        (PORT d[12] (4250:4250:4250) (4651:4651:4651))
        (PORT clk (2384:2384:2384) (2332:2332:2332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2332:2332:2332))
        (PORT d[0] (4202:4202:4202) (4336:4336:4336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2295:2295:2295))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1459:1459:1459))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1282:1282:1282))
        (PORT datab (919:919:919) (956:956:956))
        (PORT datac (3156:3156:3156) (3423:3423:3423))
        (PORT datad (2838:2838:2838) (3073:3073:3073))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5430:5430:5430))
        (PORT d[1] (6323:6323:6323) (6866:6866:6866))
        (PORT d[2] (5684:5684:5684) (6232:6232:6232))
        (PORT d[3] (4952:4952:4952) (5412:5412:5412))
        (PORT d[4] (6729:6729:6729) (7283:7283:7283))
        (PORT d[5] (7996:7996:7996) (8686:8686:8686))
        (PORT d[6] (6546:6546:6546) (7093:7093:7093))
        (PORT d[7] (8525:8525:8525) (9242:9242:9242))
        (PORT d[8] (8322:8322:8322) (9063:9063:9063))
        (PORT d[9] (7191:7191:7191) (7789:7789:7789))
        (PORT d[10] (5034:5034:5034) (5536:5536:5536))
        (PORT d[11] (7490:7490:7490) (7873:7873:7873))
        (PORT d[12] (4844:4844:4844) (5294:5294:5294))
        (PORT clk (2390:2390:2390) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2339:2339:2339))
        (PORT d[0] (2893:2893:2893) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (746:746:746))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (1409:1409:1409) (1413:1413:1413))
        (PORT datad (2840:2840:2840) (3074:3074:3074))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (240:240:240))
        (PORT datab (3430:3430:3430) (3610:3610:3610))
        (PORT datac (174:174:174) (202:202:202))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5574:5574:5574) (6074:6074:6074))
        (PORT d[1] (6243:6243:6243) (6768:6768:6768))
        (PORT d[2] (6442:6442:6442) (7065:7065:7065))
        (PORT d[3] (6565:6565:6565) (7132:7132:7132))
        (PORT d[4] (6763:6763:6763) (7420:7420:7420))
        (PORT d[5] (7547:7547:7547) (8186:8186:8186))
        (PORT d[6] (6297:6297:6297) (6767:6767:6767))
        (PORT d[7] (7048:7048:7048) (7695:7695:7695))
        (PORT d[8] (6622:6622:6622) (7219:7219:7219))
        (PORT d[9] (5027:5027:5027) (5509:5509:5509))
        (PORT d[10] (7761:7761:7761) (8450:8450:8450))
        (PORT d[11] (9646:9646:9646) (10198:10198:10198))
        (PORT d[12] (6848:6848:6848) (7422:7422:7422))
        (PORT clk (2408:2408:2408) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2362:2362:2362))
        (PORT d[0] (3173:3173:3173) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4652:4652:4652))
        (PORT d[1] (6876:6876:6876) (7424:7424:7424))
        (PORT d[2] (4995:4995:4995) (5458:5458:5458))
        (PORT d[3] (4646:4646:4646) (5013:5013:5013))
        (PORT d[4] (5900:5900:5900) (6442:6442:6442))
        (PORT d[5] (4674:4674:4674) (5130:5130:5130))
        (PORT d[6] (8733:8733:8733) (9300:9300:9300))
        (PORT d[7] (8930:8930:8930) (9653:9653:9653))
        (PORT d[8] (4746:4746:4746) (5161:5161:5161))
        (PORT d[9] (4262:4262:4262) (4677:4677:4677))
        (PORT d[10] (5718:5718:5718) (6249:6249:6249))
        (PORT d[11] (4929:4929:4929) (5233:5233:5233))
        (PORT d[12] (3890:3890:3890) (4241:4241:4241))
        (PORT clk (2351:2351:2351) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2298:2298:2298))
        (PORT d[0] (4758:4758:4758) (4900:4900:4900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2261:2261:2261))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1499:1499:1499) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1425:1425:1425))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6831:6831:6831) (7325:7325:7325))
        (PORT d[1] (5356:5356:5356) (5849:5849:5849))
        (PORT d[2] (6612:6612:6612) (7193:7193:7193))
        (PORT d[3] (4921:4921:4921) (5385:5385:5385))
        (PORT d[4] (6129:6129:6129) (6665:6665:6665))
        (PORT d[5] (7369:7369:7369) (8039:8039:8039))
        (PORT d[6] (5937:5937:5937) (6460:6460:6460))
        (PORT d[7] (7941:7941:7941) (8639:8639:8639))
        (PORT d[8] (7985:7985:7985) (8710:8710:8710))
        (PORT d[9] (6611:6611:6611) (7190:7190:7190))
        (PORT d[10] (6325:6325:6325) (6893:6893:6893))
        (PORT d[11] (6798:6798:6798) (7152:7152:7152))
        (PORT d[12] (4600:4600:4600) (5044:5044:5044))
        (PORT clk (2392:2392:2392) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2346:2346:2346))
        (PORT d[0] (4077:4077:4077) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2309:2309:2309))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (5035:5035:5035))
        (PORT d[1] (5935:5935:5935) (6456:6456:6456))
        (PORT d[2] (7292:7292:7292) (7877:7877:7877))
        (PORT d[3] (6827:6827:6827) (7397:7397:7397))
        (PORT d[4] (7528:7528:7528) (8192:8192:8192))
        (PORT d[5] (7120:7120:7120) (7783:7783:7783))
        (PORT d[6] (7461:7461:7461) (7984:7984:7984))
        (PORT d[7] (7715:7715:7715) (8404:8404:8404))
        (PORT d[8] (8495:8495:8495) (9209:9209:9209))
        (PORT d[9] (6736:6736:6736) (7282:7282:7282))
        (PORT d[10] (7629:7629:7629) (8345:8345:8345))
        (PORT d[11] (7055:7055:7055) (7456:7456:7456))
        (PORT d[12] (4202:4202:4202) (4592:4592:4592))
        (PORT clk (2392:2392:2392) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2348:2348:2348))
        (PORT d[0] (3423:3423:3423) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2311:2311:2311))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1352:1352:1352))
        (PORT datab (672:672:672) (708:708:708))
        (PORT datac (2863:2863:2863) (3117:3117:3117))
        (PORT datad (3129:3129:3129) (3378:3378:3378))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1266:1266:1266))
        (PORT datab (1830:1830:1830) (1896:1896:1896))
        (PORT datac (2854:2854:2854) (3107:3107:3107))
        (PORT datad (174:174:174) (198:198:198))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (5366:5366:5366))
        (PORT d[1] (5287:5287:5287) (5782:5782:5782))
        (PORT d[2] (6687:6687:6687) (7250:7250:7250))
        (PORT d[3] (6220:6220:6220) (6767:6767:6767))
        (PORT d[4] (7256:7256:7256) (7917:7917:7917))
        (PORT d[5] (6835:6835:6835) (7493:7493:7493))
        (PORT d[6] (7098:7098:7098) (7602:7602:7602))
        (PORT d[7] (7407:7407:7407) (8087:8087:8087))
        (PORT d[8] (8210:8210:8210) (8919:8919:8919))
        (PORT d[9] (6180:6180:6180) (6715:6715:6715))
        (PORT d[10] (7337:7337:7337) (8045:8045:8045))
        (PORT d[11] (8738:8738:8738) (9298:9298:9298))
        (PORT d[12] (4242:4242:4242) (4635:4635:4635))
        (PORT clk (2387:2387:2387) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2339:2339:2339))
        (PORT d[0] (3334:3334:3334) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2302:2302:2302))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1466:1466:1466))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (5372:5372:5372))
        (PORT d[1] (5308:5308:5308) (5803:5803:5803))
        (PORT d[2] (6664:6664:6664) (7227:7227:7227))
        (PORT d[3] (6235:6235:6235) (6782:6782:6782))
        (PORT d[4] (7198:7198:7198) (7849:7849:7849))
        (PORT d[5] (6517:6517:6517) (7163:7163:7163))
        (PORT d[6] (7090:7090:7090) (7593:7593:7593))
        (PORT d[7] (7112:7112:7112) (7784:7784:7784))
        (PORT d[8] (8182:8182:8182) (8890:8890:8890))
        (PORT d[9] (6185:6185:6185) (6717:6717:6717))
        (PORT d[10] (7295:7295:7295) (7999:7999:7999))
        (PORT d[11] (8442:8442:8442) (8995:8995:8995))
        (PORT d[12] (4259:4259:4259) (4655:4655:4655))
        (PORT clk (2385:2385:2385) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2337:2337:2337))
        (PORT d[0] (4264:4264:4264) (4272:4272:4272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2300:2300:2300))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1534:1534:1534) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (929:929:929))
        (PORT datab (889:889:889) (921:921:921))
        (PORT datac (2856:2856:2856) (3109:3109:3109))
        (PORT datad (3127:3127:3127) (3375:3375:3375))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4635:4635:4635) (5086:5086:5086))
        (PORT d[1] (5969:5969:5969) (6496:6496:6496))
        (PORT d[2] (7195:7195:7195) (7790:7790:7790))
        (PORT d[3] (4638:4638:4638) (5086:5086:5086))
        (PORT d[4] (6450:6450:6450) (7001:7001:7001))
        (PORT d[5] (7691:7691:7691) (8373:8373:8373))
        (PORT d[6] (6235:6235:6235) (6768:6768:6768))
        (PORT d[7] (8226:8226:8226) (8932:8932:8932))
        (PORT d[8] (8016:8016:8016) (8746:8746:8746))
        (PORT d[9] (6894:6894:6894) (7481:7481:7481))
        (PORT d[10] (6665:6665:6665) (7247:7247:7247))
        (PORT d[11] (7101:7101:7101) (7462:7462:7462))
        (PORT d[12] (4893:4893:4893) (5338:5338:5338))
        (PORT clk (2398:2398:2398) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2355:2355:2355))
        (PORT d[0] (3354:3354:3354) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2318:2318:2318))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5997:5997:5997) (6469:6469:6469))
        (PORT d[1] (5686:5686:5686) (6215:6215:6215))
        (PORT d[2] (5922:5922:5922) (6469:6469:6469))
        (PORT d[3] (5275:5275:5275) (5771:5771:5771))
        (PORT d[4] (5762:5762:5762) (6278:6278:6278))
        (PORT d[5] (6694:6694:6694) (7336:7336:7336))
        (PORT d[6] (5284:5284:5284) (5785:5785:5785))
        (PORT d[7] (7361:7361:7361) (8038:8038:8038))
        (PORT d[8] (7969:7969:7969) (8691:8691:8691))
        (PORT d[9] (5438:5438:5438) (5984:5984:5984))
        (PORT d[10] (5368:5368:5368) (5901:5901:5901))
        (PORT d[11] (8707:8707:8707) (9256:9256:9256))
        (PORT d[12] (4963:4963:4963) (5437:5437:5437))
        (PORT clk (2357:2357:2357) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2311:2311:2311))
        (PORT d[0] (4005:4005:4005) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2274:2274:2274))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (242:242:242))
        (PORT datab (1144:1144:1144) (1171:1171:1171))
        (PORT datac (1403:1403:1403) (1437:1437:1437))
        (PORT datad (3130:3130:3130) (3379:3379:3379))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (233:233:233))
        (PORT datac (3106:3106:3106) (3266:3266:3266))
        (PORT datad (175:175:175) (199:199:199))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5870:5870:5870) (6380:6380:6380))
        (PORT d[1] (6251:6251:6251) (6780:6780:6780))
        (PORT d[2] (6448:6448:6448) (7071:7071:7071))
        (PORT d[3] (4878:4878:4878) (5333:5333:5333))
        (PORT d[4] (6764:6764:6764) (7421:7421:7421))
        (PORT d[5] (7520:7520:7520) (8157:8157:8157))
        (PORT d[6] (6805:6805:6805) (7290:7290:7290))
        (PORT d[7] (7359:7359:7359) (8015:8015:8015))
        (PORT d[8] (6670:6670:6670) (7273:7273:7273))
        (PORT d[9] (5335:5335:5335) (5829:5829:5829))
        (PORT d[10] (7739:7739:7739) (8423:8423:8423))
        (PORT d[11] (9627:9627:9627) (10176:10176:10176))
        (PORT d[12] (6899:6899:6899) (7479:7479:7479))
        (PORT clk (2408:2408:2408) (2365:2365:2365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2365:2365:2365))
        (PORT d[0] (3110:3110:3110) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2328:2328:2328))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1491:1491:1491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1492:1492:1492))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5052:5052:5052) (5470:5470:5470))
        (PORT d[1] (4987:4987:4987) (5467:5467:5467))
        (PORT d[2] (5788:5788:5788) (6364:6364:6364))
        (PORT d[3] (5332:5332:5332) (5853:5853:5853))
        (PORT d[4] (6244:6244:6244) (6843:6843:6843))
        (PORT d[5] (6060:6060:6060) (6653:6653:6653))
        (PORT d[6] (5345:5345:5345) (5787:5787:5787))
        (PORT d[7] (6742:6742:6742) (7378:7378:7378))
        (PORT d[8] (6413:6413:6413) (7036:7036:7036))
        (PORT d[9] (5298:5298:5298) (5796:5796:5796))
        (PORT d[10] (6453:6453:6453) (7092:7092:7092))
        (PORT d[11] (8104:8104:8104) (8603:8603:8603))
        (PORT d[12] (5613:5613:5613) (6147:6147:6147))
        (PORT clk (2366:2366:2366) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2321:2321:2321))
        (PORT d[0] (3436:3436:3436) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2284:2284:2284))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4701:4701:4701))
        (PORT d[1] (7108:7108:7108) (7667:7667:7667))
        (PORT d[2] (7175:7175:7175) (7759:7759:7759))
        (PORT d[3] (5830:5830:5830) (6314:6314:6314))
        (PORT d[4] (5203:5203:5203) (5678:5678:5678))
        (PORT d[5] (5272:5272:5272) (5765:5765:5765))
        (PORT d[6] (4606:4606:4606) (5040:5040:5040))
        (PORT d[7] (4785:4785:4785) (5206:5206:5206))
        (PORT d[8] (3883:3883:3883) (4244:4244:4244))
        (PORT d[9] (6921:6921:6921) (7491:7491:7491))
        (PORT d[10] (5285:5285:5285) (5759:5759:5759))
        (PORT d[11] (5082:5082:5082) (5388:5388:5388))
        (PORT d[12] (6512:6512:6512) (7064:7064:7064))
        (PORT clk (2366:2366:2366) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2313:2313:2313))
        (PORT d[0] (5503:5503:5503) (5647:5647:5647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2276:2276:2276))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (2039:2039:2039))
        (PORT datab (2411:2411:2411) (2594:2594:2594))
        (PORT datac (3611:3611:3611) (3727:3727:3727))
        (PORT datad (3239:3239:3239) (3530:3530:3530))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5748:5748:5748))
        (PORT d[1] (5536:5536:5536) (6029:6029:6029))
        (PORT d[2] (6806:6806:6806) (7469:7469:7469))
        (PORT d[3] (5224:5224:5224) (5700:5700:5700))
        (PORT d[4] (5764:5764:5764) (6323:6323:6323))
        (PORT d[5] (6104:6104:6104) (6700:6700:6700))
        (PORT d[6] (5308:5308:5308) (5817:5817:5817))
        (PORT d[7] (6733:6733:6733) (7321:7321:7321))
        (PORT d[8] (6035:6035:6035) (6615:6615:6615))
        (PORT d[9] (4641:4641:4641) (5068:5068:5068))
        (PORT d[10] (6129:6129:6129) (6731:6731:6731))
        (PORT d[11] (8100:8100:8100) (8590:8590:8590))
        (PORT d[12] (5254:5254:5254) (5735:5735:5735))
        (PORT clk (2299:2299:2299) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2254:2254:2254))
        (PORT d[0] (3709:3709:3709) (3788:3788:3788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2217:2217:2217))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1448:1448:1448) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (695:695:695))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (2181:2181:2181) (2238:2238:2238))
        (PORT datad (3240:3240:3240) (3531:3531:3531))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (5060:5060:5060))
        (PORT d[1] (6183:6183:6183) (6703:6703:6703))
        (PORT d[2] (4993:4993:4993) (5451:5451:5451))
        (PORT d[3] (5228:5228:5228) (5681:5681:5681))
        (PORT d[4] (6331:6331:6331) (6903:6903:6903))
        (PORT d[5] (7306:7306:7306) (7942:7942:7942))
        (PORT d[6] (4997:4997:4997) (5478:5478:5478))
        (PORT d[7] (7683:7683:7683) (8304:8304:8304))
        (PORT d[8] (6653:6653:6653) (7254:7254:7254))
        (PORT d[9] (4293:4293:4293) (4709:4709:4709))
        (PORT d[10] (6575:6575:6575) (7211:7211:7211))
        (PORT d[11] (7711:7711:7711) (8169:8169:8169))
        (PORT d[12] (5910:5910:5910) (6412:6412:6412))
        (PORT clk (2356:2356:2356) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2314:2314:2314))
        (PORT d[0] (3788:3788:3788) (3773:3773:3773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2277:2277:2277))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1504:1504:1504) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1441:1441:1441))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5696:5696:5696))
        (PORT d[1] (5575:5575:5575) (6076:6076:6076))
        (PORT d[2] (6089:6089:6089) (6690:6690:6690))
        (PORT d[3] (5973:5973:5973) (6521:6521:6521))
        (PORT d[4] (6691:6691:6691) (7336:7336:7336))
        (PORT d[5] (6938:6938:6938) (7558:7558:7558))
        (PORT d[6] (5979:5979:5979) (6439:6439:6439))
        (PORT d[7] (6715:6715:6715) (7349:7349:7349))
        (PORT d[8] (6086:6086:6086) (6674:6674:6674))
        (PORT d[9] (4734:4734:4734) (5210:5210:5210))
        (PORT d[10] (7135:7135:7135) (7800:7800:7800))
        (PORT d[11] (8991:8991:8991) (9518:9518:9518))
        (PORT d[12] (6262:6262:6262) (6817:6817:6817))
        (PORT clk (2391:2391:2391) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2346:2346:2346))
        (PORT d[0] (2711:2711:2711) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2309:2309:2309))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5847:5847:5847) (6349:6349:6349))
        (PORT d[1] (4779:4779:4779) (5165:5165:5165))
        (PORT d[2] (4847:4847:4847) (5275:5275:5275))
        (PORT d[3] (4990:4990:4990) (5472:5472:5472))
        (PORT d[4] (5005:5005:5005) (5485:5485:5485))
        (PORT d[5] (5960:5960:5960) (6489:6489:6489))
        (PORT d[6] (5370:5370:5370) (5894:5894:5894))
        (PORT d[7] (6823:6823:6823) (7410:7410:7410))
        (PORT d[8] (6280:6280:6280) (6832:6832:6832))
        (PORT d[9] (5266:5266:5266) (5753:5753:5753))
        (PORT d[10] (6242:6242:6242) (6803:6803:6803))
        (PORT d[11] (7728:7728:7728) (8214:8214:8214))
        (PORT d[12] (5313:5313:5313) (5806:5806:5806))
        (PORT clk (2387:2387:2387) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2341:2341:2341))
        (PORT d[0] (4588:4588:4588) (4662:4662:4662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2304:2304:2304))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1193:1193:1193))
        (PORT datab (2407:2407:2407) (2590:2590:2590))
        (PORT datac (1660:1660:1660) (1721:1721:1721))
        (PORT datad (3238:3238:3238) (3529:3529:3529))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4939:4939:4939) (5400:5400:5400))
        (PORT d[1] (6226:6226:6226) (6759:6759:6759))
        (PORT d[2] (5972:5972:5972) (6516:6516:6516))
        (PORT d[3] (4988:4988:4988) (5453:5453:5453))
        (PORT d[4] (5000:5000:5000) (5499:5499:5499))
        (PORT d[5] (7651:7651:7651) (8341:8341:8341))
        (PORT d[6] (6740:6740:6740) (7284:7284:7284))
        (PORT d[7] (8274:8274:8274) (8995:8995:8995))
        (PORT d[8] (3927:3927:3927) (4291:4291:4291))
        (PORT d[9] (6044:6044:6044) (6590:6590:6590))
        (PORT d[10] (4659:4659:4659) (5112:5112:5112))
        (PORT d[11] (9366:9366:9366) (9953:9953:9953))
        (PORT d[12] (5588:5588:5588) (6089:6089:6089))
        (PORT clk (2397:2397:2397) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2347:2347:2347))
        (PORT d[0] (5160:5160:5160) (5329:5329:5329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2310:2310:2310))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1545:1545:1545) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1474:1474:1474))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1420:1420:1420))
        (PORT datab (203:203:203) (234:234:234))
        (PORT datac (2230:2230:2230) (2309:2309:2309))
        (PORT datad (2377:2377:2377) (2552:2552:2552))
        (IOPATH dataa combout (304:304:304) (299:299:299))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (237:237:237))
        (PORT datac (175:175:175) (202:202:202))
        (PORT datad (3537:3537:3537) (3762:3762:3762))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5864:5864:5864) (6366:6366:6366))
        (PORT d[1] (5879:5879:5879) (6390:6390:6390))
        (PORT d[2] (4638:4638:4638) (5077:5077:5077))
        (PORT d[3] (5295:5295:5295) (5783:5783:5783))
        (PORT d[4] (6031:6031:6031) (6594:6594:6594))
        (PORT d[5] (6997:6997:6997) (7624:7624:7624))
        (PORT d[6] (5002:5002:5002) (5486:5486:5486))
        (PORT d[7] (7377:7377:7377) (7987:7987:7987))
        (PORT d[8] (6339:6339:6339) (6929:6929:6929))
        (PORT d[9] (4309:4309:4309) (4725:4725:4725))
        (PORT d[10] (6255:6255:6255) (6876:6876:6876))
        (PORT d[11] (8108:8108:8108) (8603:8603:8603))
        (PORT d[12] (5598:5598:5598) (6091:6091:6091))
        (PORT clk (2340:2340:2340) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2294:2294:2294))
        (PORT d[0] (4249:4249:4249) (4329:4329:4329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2257:2257:2257))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5615:5615:5615) (6119:6119:6119))
        (PORT d[1] (5596:5596:5596) (6097:6097:6097))
        (PORT d[2] (6858:6858:6858) (7532:7532:7532))
        (PORT d[3] (4975:4975:4975) (5453:5453:5453))
        (PORT d[4] (6007:6007:6007) (6565:6565:6565))
        (PORT d[5] (6434:6434:6434) (7043:7043:7043))
        (PORT d[6] (5317:5317:5317) (5826:5826:5826))
        (PORT d[7] (7075:7075:7075) (7677:7677:7677))
        (PORT d[8] (6026:6026:6026) (6606:6606:6606))
        (PORT d[9] (4303:4303:4303) (4723:4723:4723))
        (PORT d[10] (5607:5607:5607) (6197:6197:6197))
        (PORT d[11] (8086:8086:8086) (8576:8576:8576))
        (PORT d[12] (5258:5258:5258) (5739:5739:5739))
        (PORT clk (2337:2337:2337) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2292:2292:2292))
        (PORT d[0] (2798:2798:2798) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2255:2255:2255))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2925:2925:2925) (3111:3111:3111))
        (PORT datab (658:658:658) (697:697:697))
        (PORT datac (846:846:846) (874:874:874))
        (PORT datad (3428:3428:3428) (3712:3712:3712))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (6080:6080:6080))
        (PORT d[1] (5575:5575:5575) (6076:6076:6076))
        (PORT d[2] (6835:6835:6835) (7489:7489:7489))
        (PORT d[3] (4988:4988:4988) (5468:5468:5468))
        (PORT d[4] (5737:5737:5737) (6293:6293:6293))
        (PORT d[5] (6689:6689:6689) (7307:7307:7307))
        (PORT d[6] (5279:5279:5279) (5784:5784:5784))
        (PORT d[7] (7080:7080:7080) (7681:7681:7681))
        (PORT d[8] (6033:6033:6033) (6613:6613:6613))
        (PORT d[9] (4275:4275:4275) (4686:4686:4686))
        (PORT d[10] (5886:5886:5886) (6491:6491:6491))
        (PORT d[11] (8086:8086:8086) (8577:8577:8577))
        (PORT d[12] (5286:5286:5286) (5770:5770:5770))
        (PORT clk (2337:2337:2337) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2296:2296:2296))
        (PORT d[0] (4851:4851:4851) (4991:4991:4991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2259:2259:2259))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1486:1486:1486) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5293:5293:5293) (5783:5783:5783))
        (PORT d[1] (5265:5265:5265) (5756:5756:5756))
        (PORT d[2] (6546:6546:6546) (7192:7192:7192))
        (PORT d[3] (4962:4962:4962) (5439:5439:5439))
        (PORT d[4] (5730:5730:5730) (6284:6284:6284))
        (PORT d[5] (6113:6113:6113) (6710:6710:6710))
        (PORT d[6] (5304:5304:5304) (5812:5812:5812))
        (PORT d[7] (6757:6757:6757) (7347:7347:7347))
        (PORT d[8] (6015:6015:6015) (6593:6593:6593))
        (PORT d[9] (4352:4352:4352) (4775:4775:4775))
        (PORT d[10] (6255:6255:6255) (6878:6878:6878))
        (PORT d[11] (7782:7782:7782) (8263:8263:8263))
        (PORT d[12] (4946:4946:4946) (5417:5417:5417))
        (PORT clk (2312:2312:2312) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2268:2268:2268))
        (PORT d[0] (4973:4973:4973) (5103:5103:5103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2231:2231:2231))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1460:1460:1460) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1461:1461:1461) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datab (886:886:886) (917:917:917))
        (PORT datac (2883:2883:2883) (3068:3068:3068))
        (PORT datad (1110:1110:1110) (1142:1142:1142))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5317:5317:5317) (5724:5724:5724))
        (PORT d[1] (5559:5559:5559) (6048:6048:6048))
        (PORT d[2] (6116:6116:6116) (6725:6725:6725))
        (PORT d[3] (5515:5515:5515) (6023:6023:6023))
        (PORT d[4] (6538:6538:6538) (7145:7145:7145))
        (PORT d[5] (6107:6107:6107) (6703:6703:6703))
        (PORT d[6] (5141:5141:5141) (5580:5580:5580))
        (PORT d[7] (6452:6452:6452) (7079:7079:7079))
        (PORT d[8] (6370:6370:6370) (6988:6988:6988))
        (PORT d[9] (5044:5044:5044) (5543:5543:5543))
        (PORT d[10] (6499:6499:6499) (7144:7144:7144))
        (PORT d[11] (8385:8385:8385) (8893:8893:8893))
        (PORT d[12] (5610:5610:5610) (6141:6141:6141))
        (PORT clk (2369:2369:2369) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2322:2322:2322))
        (PORT d[0] (3681:3681:3681) (3825:3825:3825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2285:2285:2285))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4630:4630:4630) (5069:5069:5069))
        (PORT d[1] (6139:6139:6139) (6653:6653:6653))
        (PORT d[2] (4652:4652:4652) (5095:5095:5095))
        (PORT d[3] (5280:5280:5280) (5765:5765:5765))
        (PORT d[4] (6021:6021:6021) (6580:6580:6580))
        (PORT d[5] (7312:7312:7312) (7949:7949:7949))
        (PORT d[6] (4996:4996:4996) (5480:5480:5480))
        (PORT d[7] (7353:7353:7353) (7961:7961:7961))
        (PORT d[8] (6340:6340:6340) (6930:6930:6930))
        (PORT d[9] (4310:4310:4310) (4726:4726:4726))
        (PORT d[10] (6258:6258:6258) (6881:6881:6881))
        (PORT d[11] (8082:8082:8082) (8574:8574:8574))
        (PORT d[12] (5861:5861:5861) (6360:6360:6360))
        (PORT clk (2352:2352:2352) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2308:2308:2308))
        (PORT d[0] (2488:2488:2488) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2271:2271:2271))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1435:1435:1435))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3467:3467:3467) (3764:3764:3764))
        (PORT datab (1660:1660:1660) (1779:1779:1779))
        (PORT datac (2894:2894:2894) (3081:3081:3081))
        (PORT datad (627:627:627) (662:662:662))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5462:5462:5462) (5955:5955:5955))
        (PORT d[1] (5289:5289:5289) (5781:5781:5781))
        (PORT d[2] (6114:6114:6114) (6724:6724:6724))
        (PORT d[3] (5952:5952:5952) (6494:6494:6494))
        (PORT d[4] (6842:6842:6842) (7461:7461:7461))
        (PORT d[5] (6670:6670:6670) (7284:7284:7284))
        (PORT d[6] (5408:5408:5408) (5853:5853:5853))
        (PORT d[7] (6451:6451:6451) (7077:7077:7077))
        (PORT d[8] (6028:6028:6028) (6606:6606:6606))
        (PORT d[9] (4742:4742:4742) (5217:5217:5217))
        (PORT d[10] (6853:6853:6853) (7511:7511:7511))
        (PORT d[11] (8698:8698:8698) (9216:9216:9216))
        (PORT d[12] (5960:5960:5960) (6505:6505:6505))
        (PORT clk (2369:2369:2369) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2323:2323:2323))
        (PORT d[0] (3827:3827:3827) (3860:3860:3860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2286:2286:2286))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1450:1450:1450))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (5757:5757:5757))
        (PORT d[1] (5286:5286:5286) (5778:5778:5778))
        (PORT d[2] (6545:6545:6545) (7191:7191:7191))
        (PORT d[3] (5247:5247:5247) (5727:5727:5727))
        (PORT d[4] (5743:5743:5743) (6299:6299:6299))
        (PORT d[5] (6084:6084:6084) (6680:6680:6680))
        (PORT d[6] (5347:5347:5347) (5862:5862:5862))
        (PORT d[7] (6752:6752:6752) (7343:7343:7343))
        (PORT d[8] (6027:6027:6027) (6607:6607:6607))
        (PORT d[9] (4330:4330:4330) (4751:4751:4751))
        (PORT d[10] (6241:6241:6241) (6865:6865:6865))
        (PORT d[11] (8089:8089:8089) (8580:8580:8580))
        (PORT d[12] (5515:5515:5515) (5996:5996:5996))
        (PORT clk (2307:2307:2307) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2260:2260:2260))
        (PORT d[0] (3989:3989:3989) (4132:4132:4132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1455:1455:1455) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1456:1456:1456) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (238:238:238))
        (PORT datab (1676:1676:1676) (1792:1792:1792))
        (PORT datac (1094:1094:1094) (1109:1109:1109))
        (PORT datad (3433:3433:3433) (3718:3718:3718))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT datab (3850:3850:3850) (4074:4074:4074))
        (PORT datac (174:174:174) (201:201:201))
        (PORT datad (173:173:173) (198:198:198))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (4529:4529:4529))
        (PORT d[1] (8593:8593:8593) (9188:9188:9188))
        (PORT d[2] (6108:6108:6108) (6605:6605:6605))
        (PORT d[3] (3901:3901:3901) (4263:4263:4263))
        (PORT d[4] (8449:8449:8449) (9079:9079:9079))
        (PORT d[5] (4344:4344:4344) (4773:4773:4773))
        (PORT d[6] (6758:6758:6758) (7285:7285:7285))
        (PORT d[7] (5164:5164:5164) (5597:5597:5597))
        (PORT d[8] (5977:5977:5977) (6436:6436:6436))
        (PORT d[9] (3517:3517:3517) (3835:3835:3835))
        (PORT d[10] (5137:5137:5137) (5550:5550:5550))
        (PORT d[11] (9529:9529:9529) (10041:10041:10041))
        (PORT d[12] (8006:8006:8006) (8567:8567:8567))
        (PORT clk (2348:2348:2348) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2299:2299:2299))
        (PORT d[0] (1996:1996:1996) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2262:2262:2262))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1426:1426:1426))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4679:4679:4679))
        (PORT d[1] (7211:7211:7211) (7775:7775:7775))
        (PORT d[2] (5206:5206:5206) (5661:5661:5661))
        (PORT d[3] (6074:6074:6074) (6566:6566:6566))
        (PORT d[4] (8010:8010:8010) (8711:8711:8711))
        (PORT d[5] (4551:4551:4551) (4973:4973:4973))
        (PORT d[6] (5741:5741:5741) (6181:6181:6181))
        (PORT d[7] (8280:8280:8280) (8963:8963:8963))
        (PORT d[8] (7775:7775:7775) (8409:8409:8409))
        (PORT d[9] (4300:4300:4300) (4716:4716:4716))
        (PORT d[10] (4467:4467:4467) (4920:4920:4920))
        (PORT d[11] (8090:8090:8090) (8591:8591:8591))
        (PORT d[12] (8127:8127:8127) (8749:8749:8749))
        (PORT clk (2388:2388:2388) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2334:2334:2334))
        (PORT d[0] (1722:1722:1722) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2297:2297:2297))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (6270:6270:6270))
        (PORT d[1] (8029:8029:8029) (8609:8609:8609))
        (PORT d[2] (5590:5590:5590) (6086:6086:6086))
        (PORT d[3] (5827:5827:5827) (6305:6305:6305))
        (PORT d[4] (7571:7571:7571) (8183:8183:8183))
        (PORT d[5] (5292:5292:5292) (5691:5691:5691))
        (PORT d[6] (6198:6198:6198) (6716:6716:6716))
        (PORT d[7] (4824:4824:4824) (5250:5250:5250))
        (PORT d[8] (5394:5394:5394) (5839:5839:5839))
        (PORT d[9] (3955:3955:3955) (4329:4329:4329))
        (PORT d[10] (8051:8051:8051) (8726:8726:8726))
        (PORT d[11] (8959:8959:8959) (9462:9462:9462))
        (PORT d[12] (7158:7158:7158) (7700:7700:7700))
        (PORT clk (2319:2319:2319) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2270:2270:2270))
        (PORT d[0] (1226:1226:1226) (1166:1166:1166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2233:2233:2233))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1467:1467:1467) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1468:1468:1468) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (757:757:757))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (1068:1068:1068) (1063:1063:1063))
        (PORT datad (814:814:814) (837:837:837))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5545:5545:5545) (6019:6019:6019))
        (PORT d[1] (3834:3834:3834) (4185:4185:4185))
        (PORT d[2] (5504:5504:5504) (5961:5961:5961))
        (PORT d[3] (6204:6204:6204) (6723:6723:6723))
        (PORT d[4] (4325:4325:4325) (4741:4741:4741))
        (PORT d[5] (7469:7469:7469) (8042:8042:8042))
        (PORT d[6] (6833:6833:6833) (7406:7406:7406))
        (PORT d[7] (8279:8279:8279) (8911:8911:8911))
        (PORT d[8] (7797:7797:7797) (8393:8393:8393))
        (PORT d[9] (6432:6432:6432) (6952:6952:6952))
        (PORT d[10] (7460:7460:7460) (8058:8058:8058))
        (PORT d[11] (10263:10263:10263) (10883:10883:10883))
        (PORT d[12] (6533:6533:6533) (7071:7071:7071))
        (PORT clk (2352:2352:2352) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2300:2300:2300))
        (PORT d[0] (4611:4611:4611) (4749:4749:4749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2263:2263:2263))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1500:1500:1500) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1427:1427:1427))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (756:756:756))
        (PORT datab (1457:1457:1457) (1505:1505:1505))
        (PORT datac (320:320:320) (331:331:331))
        (PORT datad (1523:1523:1523) (1552:1552:1552))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5944:5944:5944))
        (PORT d[1] (7705:7705:7705) (8275:8275:8275))
        (PORT d[2] (5209:5209:5209) (5661:5661:5661))
        (PORT d[3] (5850:5850:5850) (6330:6330:6330))
        (PORT d[4] (7551:7551:7551) (8161:8161:8161))
        (PORT d[5] (5007:5007:5007) (5401:5401:5401))
        (PORT d[6] (5917:5917:5917) (6424:6424:6424))
        (PORT d[7] (4845:4845:4845) (5272:5272:5272))
        (PORT d[8] (5101:5101:5101) (5540:5540:5540))
        (PORT d[9] (3909:3909:3909) (4279:4279:4279))
        (PORT d[10] (4429:4429:4429) (4873:4873:4873))
        (PORT d[11] (8635:8635:8635) (9121:9121:9121))
        (PORT d[12] (4214:4214:4214) (4605:4605:4605))
        (PORT clk (2334:2334:2334) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2283:2283:2283))
        (PORT d[0] (1325:1325:1325) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2246:2246:2246))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1482:1482:1482) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1483:1483:1483) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6369:6369:6369) (6858:6858:6858))
        (PORT d[1] (8586:8586:8586) (9180:9180:9180))
        (PORT d[2] (5827:5827:5827) (6320:6320:6320))
        (PORT d[3] (6425:6425:6425) (6918:6918:6918))
        (PORT d[4] (8184:8184:8184) (8813:8813:8813))
        (PORT d[5] (4625:4625:4625) (5063:5063:5063))
        (PORT d[6] (6494:6494:6494) (7019:7019:7019))
        (PORT d[7] (5179:5179:5179) (5614:5614:5614))
        (PORT d[8] (4546:4546:4546) (4967:4967:4967))
        (PORT d[9] (3539:3539:3539) (3865:3865:3865))
        (PORT d[10] (4652:4652:4652) (5070:5070:5070))
        (PORT d[11] (9523:9523:9523) (10035:10035:10035))
        (PORT d[12] (7722:7722:7722) (8278:8278:8278))
        (PORT clk (2341:2341:2341) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2291:2291:2291))
        (PORT d[0] (980:980:980) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2254:2254:2254))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5720:5720:5720))
        (PORT d[1] (4140:4140:4140) (4503:4503:4503))
        (PORT d[2] (5488:5488:5488) (5943:5943:5943))
        (PORT d[3] (6507:6507:6507) (7035:7035:7035))
        (PORT d[4] (4657:4657:4657) (5102:5102:5102))
        (PORT d[5] (7485:7485:7485) (8056:8056:8056))
        (PORT d[6] (7130:7130:7130) (7715:7715:7715))
        (PORT d[7] (8279:8279:8279) (8912:8912:8912))
        (PORT d[8] (7837:7837:7837) (8435:8435:8435))
        (PORT d[9] (4245:4245:4245) (4644:4644:4644))
        (PORT d[10] (7461:7461:7461) (8059:8059:8059))
        (PORT d[11] (9016:9016:9016) (9548:9548:9548))
        (PORT d[12] (6508:6508:6508) (7041:7041:7041))
        (PORT clk (2348:2348:2348) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2296:2296:2296))
        (PORT d[0] (1689:1689:1689) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2259:2259:2259))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1446:1446:1446))
        (PORT datab (312:312:312) (407:407:407))
        (PORT datac (642:642:642) (715:715:715))
        (PORT datad (1459:1459:1459) (1543:1543:1543))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (342:342:342) (325:325:325))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4957:4957:4957) (5420:5420:5420))
        (PORT d[1] (4149:4149:4149) (4509:4509:4509))
        (PORT d[2] (5422:5422:5422) (5856:5856:5856))
        (PORT d[3] (6218:6218:6218) (6739:6739:6739))
        (PORT d[4] (4341:4341:4341) (4759:4759:4759))
        (PORT d[5] (7166:7166:7166) (7730:7730:7730))
        (PORT d[6] (6535:6535:6535) (7096:7096:7096))
        (PORT d[7] (7997:7997:7997) (8624:8624:8624))
        (PORT d[8] (7511:7511:7511) (8101:8101:8101))
        (PORT d[9] (6423:6423:6423) (6944:6944:6944))
        (PORT d[10] (7441:7441:7441) (8038:8038:8038))
        (PORT d[11] (8704:8704:8704) (9225:9225:9225))
        (PORT d[12] (6554:6554:6554) (7096:7096:7096))
        (PORT clk (2362:2362:2362) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2311:2311:2311))
        (PORT d[0] (4831:4831:4831) (4944:4944:4944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2274:2274:2274))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1510:1510:1510) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1511:1511:1511) (1438:1438:1438))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (413:413:413))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (176:176:176) (202:202:202))
        (PORT datad (1504:1504:1504) (1541:1541:1541))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (PORT datab (204:204:204) (235:235:235))
        (PORT datad (310:310:310) (323:323:323))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5239:5239:5239) (5722:5722:5722))
        (PORT d[1] (5013:5013:5013) (5502:5502:5502))
        (PORT d[2] (6371:6371:6371) (6924:6924:6924))
        (PORT d[3] (5931:5931:5931) (6471:6471:6471))
        (PORT d[4] (6964:6964:6964) (7614:7614:7614))
        (PORT d[5] (6524:6524:6524) (7170:7170:7170))
        (PORT d[6] (6775:6775:6775) (7268:7268:7268))
        (PORT d[7] (7091:7091:7091) (7761:7761:7761))
        (PORT d[8] (7907:7907:7907) (8606:8606:8606))
        (PORT d[9] (5865:5865:5865) (6389:6389:6389))
        (PORT d[10] (6958:6958:6958) (7644:7644:7644))
        (PORT d[11] (8421:8421:8421) (8973:8973:8973))
        (PORT d[12] (4252:4252:4252) (4649:4649:4649))
        (PORT clk (2374:2374:2374) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2329:2329:2329))
        (PORT d[0] (4589:4589:4589) (4718:4718:4718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2292:2292:2292))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5925:5925:5925) (6442:6442:6442))
        (PORT d[1] (5852:5852:5852) (6360:6360:6360))
        (PORT d[2] (4623:4623:4623) (5061:5061:5061))
        (PORT d[3] (4953:4953:4953) (5430:5430:5430))
        (PORT d[4] (6049:6049:6049) (6614:6614:6614))
        (PORT d[5] (6989:6989:6989) (7616:7616:7616))
        (PORT d[6] (5264:5264:5264) (5750:5750:5750))
        (PORT d[7] (7392:7392:7392) (8004:8004:8004))
        (PORT d[8] (6319:6319:6319) (6907:6907:6907))
        (PORT d[9] (4292:4292:4292) (4707:4707:4707))
        (PORT d[10] (5909:5909:5909) (6516:6516:6516))
        (PORT d[11] (8059:8059:8059) (8549:8549:8549))
        (PORT d[12] (5589:5589:5589) (6082:6082:6082))
        (PORT clk (2346:2346:2346) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2302:2302:2302))
        (PORT d[0] (3572:3572:3572) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2265:2265:2265))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5547:5547:5547) (6039:6039:6039))
        (PORT d[1] (4214:4214:4214) (4592:4592:4592))
        (PORT d[2] (4558:4558:4558) (4981:4981:4981))
        (PORT d[3] (4992:4992:4992) (5472:5472:5472))
        (PORT d[4] (4745:4745:4745) (5219:5219:5219))
        (PORT d[5] (5645:5645:5645) (6163:6163:6163))
        (PORT d[6] (5356:5356:5356) (5872:5872:5872))
        (PORT d[7] (6547:6547:6547) (7130:7130:7130))
        (PORT d[8] (5966:5966:5966) (6507:6507:6507))
        (PORT d[9] (4942:4942:4942) (5418:5418:5418))
        (PORT d[10] (5932:5932:5932) (6483:6483:6483))
        (PORT d[11] (8865:8865:8865) (9451:9451:9451))
        (PORT d[12] (5013:5013:5013) (5499:5499:5499))
        (PORT clk (2381:2381:2381) (2334:2334:2334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2334:2334:2334))
        (PORT d[0] (2851:2851:2851) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2297:2297:2297))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1461:1461:1461))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (6028:6028:6028))
        (PORT d[1] (4496:4496:4496) (4891:4891:4891))
        (PORT d[2] (4430:4430:4430) (4820:4820:4820))
        (PORT d[3] (5034:5034:5034) (5519:5519:5519))
        (PORT d[4] (4983:4983:4983) (5454:5454:5454))
        (PORT d[5] (5642:5642:5642) (6158:6158:6158))
        (PORT d[6] (5706:5706:5706) (6234:6234:6234))
        (PORT d[7] (6241:6241:6241) (6811:6811:6811))
        (PORT d[8] (5985:5985:5985) (6527:6527:6527))
        (PORT d[9] (4659:4659:4659) (5108:5108:5108))
        (PORT d[10] (5611:5611:5611) (6150:6150:6150))
        (PORT d[11] (8536:8536:8536) (9108:9108:9108))
        (PORT d[12] (4988:4988:4988) (5475:5475:5475))
        (PORT clk (2374:2374:2374) (2329:2329:2329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2329:2329:2329))
        (PORT d[0] (4022:4022:4022) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2330:2330:2330))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2292:2292:2292))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1456:1456:1456))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2931:2931:2931) (3118:3118:3118))
        (PORT datab (1262:1262:1262) (1289:1289:1289))
        (PORT datac (1453:1453:1453) (1518:1518:1518))
        (PORT datad (3431:3431:3431) (3716:3716:3716))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2932:2932:2932) (3119:3119:3119))
        (PORT datab (1927:1927:1927) (1990:1990:1990))
        (PORT datac (826:826:826) (854:854:854))
        (PORT datad (172:172:172) (196:196:196))
        (IOPATH dataa combout (341:341:341) (347:347:347))
        (IOPATH datab combout (300:300:300) (311:311:311))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5498:5498:5498))
        (PORT d[1] (4984:4984:4984) (5465:5465:5465))
        (PORT d[2] (6398:6398:6398) (7040:7040:7040))
        (PORT d[3] (5205:5205:5205) (5680:5680:5680))
        (PORT d[4] (5425:5425:5425) (5967:5967:5967))
        (PORT d[5] (5796:5796:5796) (6377:6377:6377))
        (PORT d[6] (5295:5295:5295) (5800:5800:5800))
        (PORT d[7] (6413:6413:6413) (6984:6984:6984))
        (PORT d[8] (6298:6298:6298) (6879:6879:6879))
        (PORT d[9] (4655:4655:4655) (5085:5085:5085))
        (PORT d[10] (6204:6204:6204) (6817:6817:6817))
        (PORT d[11] (8072:8072:8072) (8562:8562:8562))
        (PORT d[12] (5236:5236:5236) (5715:5715:5715))
        (PORT clk (2298:2298:2298) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2253:2253:2253))
        (PORT d[0] (3992:3992:3992) (4130:4130:4130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2216:2216:2216))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1446:1446:1446) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5257:5257:5257) (5746:5746:5746))
        (PORT d[1] (5923:5923:5923) (6437:6437:6437))
        (PORT d[2] (6140:6140:6140) (6751:6751:6751))
        (PORT d[3] (6273:6273:6273) (6831:6831:6831))
        (PORT d[4] (6438:6438:6438) (7082:7082:7082))
        (PORT d[5] (7259:7259:7259) (7888:7888:7888))
        (PORT d[6] (5999:5999:5999) (6460:6460:6460))
        (PORT d[7] (6736:6736:6736) (7372:7372:7372))
        (PORT d[8] (6344:6344:6344) (6937:6937:6937))
        (PORT d[9] (4731:4731:4731) (5205:5205:5205))
        (PORT d[10] (7459:7459:7459) (8139:8139:8139))
        (PORT d[11] (9324:9324:9324) (9862:9862:9862))
        (PORT d[12] (6528:6528:6528) (7090:7090:7090))
        (PORT clk (2402:2402:2402) (2355:2355:2355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2355:2355:2355))
        (PORT d[0] (3626:3626:3626) (3621:3621:3621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2318:2318:2318))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1550:1550:1550) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1551:1551:1551) (1482:1482:1482))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5722:5722:5722))
        (PORT d[1] (4479:4479:4479) (4872:4872:4872))
        (PORT d[2] (4627:4627:4627) (5062:5062:5062))
        (PORT d[3] (5260:5260:5260) (5744:5744:5744))
        (PORT d[4] (5049:5049:5049) (5529:5529:5529))
        (PORT d[5] (5359:5359:5359) (5866:5866:5866))
        (PORT d[6] (5664:5664:5664) (6188:6188:6188))
        (PORT d[7] (6248:6248:6248) (6819:6819:6819))
        (PORT d[8] (5653:5653:5653) (6183:6183:6183))
        (PORT d[9] (4912:4912:4912) (5362:5362:5362))
        (PORT d[10] (5424:5424:5424) (5959:5959:5959))
        (PORT d[11] (8358:8358:8358) (8879:8879:8879))
        (PORT d[12] (5032:5032:5032) (5523:5523:5523))
        (PORT clk (2370:2370:2370) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2322:2322:2322))
        (PORT d[0] (3949:3949:3949) (3928:3928:3928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1449:1449:1449))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2922:2922:2922) (3108:3108:3108))
        (PORT datab (1071:1071:1071) (1076:1076:1076))
        (PORT datac (1486:1486:1486) (1513:1513:1513))
        (PORT datad (3427:3427:3427) (3711:3711:3711))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5414:5414:5414))
        (PORT d[1] (5613:5613:5613) (6140:6140:6140))
        (PORT d[2] (6031:6031:6031) (6575:6575:6575))
        (PORT d[3] (5323:5323:5323) (5841:5841:5841))
        (PORT d[4] (6052:6052:6052) (6657:6657:6657))
        (PORT d[5] (6199:6199:6199) (6835:6835:6835))
        (PORT d[6] (6163:6163:6163) (6637:6637:6637))
        (PORT d[7] (7155:7155:7155) (7833:7833:7833))
        (PORT d[8] (7305:7305:7305) (7988:7988:7988))
        (PORT d[9] (5216:5216:5216) (5712:5712:5712))
        (PORT d[10] (6354:6354:6354) (7024:7024:7024))
        (PORT d[11] (8463:8463:8463) (9001:9001:9001))
        (PORT d[12] (4844:4844:4844) (5255:5255:5255))
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2294:2294:2294))
        (PORT d[0] (3749:3749:3749) (3836:3836:3836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2257:2257:2257))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1487:1487:1487) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3460:3460:3460) (3757:3757:3757))
        (PORT datab (1309:1309:1309) (1386:1386:1386))
        (PORT datac (174:174:174) (201:201:201))
        (PORT datad (2725:2725:2725) (2798:2798:2798))
        (IOPATH dataa combout (337:337:337) (338:338:338))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT datab (3848:3848:3848) (4072:4072:4072))
        (PORT datac (177:177:177) (204:204:204))
        (PORT datad (171:171:171) (195:195:195))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4687:4687:4687))
        (PORT d[1] (7210:7210:7210) (7774:7774:7774))
        (PORT d[2] (4915:4915:4915) (5345:5345:5345))
        (PORT d[3] (6131:6131:6131) (6640:6640:6640))
        (PORT d[4] (8003:8003:8003) (8705:8705:8705))
        (PORT d[5] (4287:4287:4287) (4702:4702:4702))
        (PORT d[6] (5764:5764:5764) (6205:6205:6205))
        (PORT d[7] (8240:8240:8240) (8920:8920:8920))
        (PORT d[8] (7527:7527:7527) (8158:8158:8158))
        (PORT d[9] (4306:4306:4306) (4721:4721:4721))
        (PORT d[10] (4465:4465:4465) (4916:4916:4916))
        (PORT d[11] (8055:8055:8055) (8554:8554:8554))
        (PORT d[12] (7840:7840:7840) (8454:8454:8454))
        (PORT clk (2391:2391:2391) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2337:2337:2337))
        (PORT d[0] (1997:1997:1997) (1981:1981:1981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2338:2338:2338))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2300:2300:2300))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1540:1540:1540) (1464:1464:1464))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4661:4661:4661))
        (PORT d[1] (7202:7202:7202) (7762:7762:7762))
        (PORT d[2] (4914:4914:4914) (5344:5344:5344))
        (PORT d[3] (6098:6098:6098) (6598:6598:6598))
        (PORT d[4] (7698:7698:7698) (8388:8388:8388))
        (PORT d[5] (4546:4546:4546) (4967:4967:4967))
        (PORT d[6] (5697:5697:5697) (6131:6131:6131))
        (PORT d[7] (7955:7955:7955) (8629:8629:8629))
        (PORT d[8] (7538:7538:7538) (8171:8171:8171))
        (PORT d[9] (5924:5924:5924) (6432:6432:6432))
        (PORT d[10] (4467:4467:4467) (4919:4919:4919))
        (PORT d[11] (8092:8092:8092) (8595:8595:8595))
        (PORT d[12] (7812:7812:7812) (8422:8422:8422))
        (PORT clk (2394:2394:2394) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2342:2342:2342))
        (PORT d[0] (1977:1977:1977) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2305:2305:2305))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1469:1469:1469))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4279:4279:4279) (4689:4689:4689))
        (PORT d[1] (7517:7517:7517) (8087:8087:8087))
        (PORT d[2] (5236:5236:5236) (5693:5693:5693))
        (PORT d[3] (4079:4079:4079) (4418:4418:4418))
        (PORT d[4] (4711:4711:4711) (5181:5181:5181))
        (PORT d[5] (4824:4824:4824) (5257:5257:5257))
        (PORT d[6] (5982:5982:5982) (6421:6421:6421))
        (PORT d[7] (8260:8260:8260) (8943:8943:8943))
        (PORT d[8] (7809:7809:7809) (8447:8447:8447))
        (PORT d[9] (4260:4260:4260) (4673:4673:4673))
        (PORT d[10] (4431:4431:4431) (4881:4881:4881))
        (PORT d[11] (7781:7781:7781) (8266:8266:8266))
        (PORT d[12] (8162:8162:8162) (8786:8786:8786))
        (PORT clk (2367:2367:2367) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2316:2316:2316))
        (PORT d[0] (1667:1667:1667) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2279:2279:2279))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1516:1516:1516) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (662:662:662))
        (PORT datab (897:897:897) (929:929:929))
        (PORT datac (1172:1172:1172) (1280:1280:1280))
        (PORT datad (1400:1400:1400) (1473:1473:1473))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (6006:6006:6006))
        (PORT d[1] (6527:6527:6527) (7071:7071:7071))
        (PORT d[2] (6581:6581:6581) (7146:7146:7146))
        (PORT d[3] (5534:5534:5534) (6010:6010:6010))
        (PORT d[4] (6262:6262:6262) (6807:6807:6807))
        (PORT d[5] (4978:4978:4978) (5455:5455:5455))
        (PORT d[6] (7342:7342:7342) (7905:7905:7905))
        (PORT d[7] (8848:8848:8848) (9580:9580:9580))
        (PORT d[8] (3948:3948:3948) (4312:4312:4312))
        (PORT d[9] (6334:6334:6334) (6889:6889:6889))
        (PORT d[10] (4953:4953:4953) (5418:5418:5418))
        (PORT d[11] (9907:9907:9907) (10504:10504:10504))
        (PORT d[12] (6239:6239:6239) (6770:6770:6770))
        (PORT clk (2390:2390:2390) (2338:2338:2338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2338:2338:2338))
        (PORT d[0] (5043:5043:5043) (5204:5204:5204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2301:2301:2301))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (979:979:979))
        (PORT datab (203:203:203) (234:234:234))
        (PORT datac (1539:1539:1539) (1601:1601:1601))
        (PORT datad (1401:1401:1401) (1474:1474:1474))
        (IOPATH dataa combout (300:300:300) (308:308:308))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5170:5170:5170) (5623:5623:5623))
        (PORT d[1] (7404:7404:7404) (7962:7962:7962))
        (PORT d[2] (4954:4954:4954) (5421:5421:5421))
        (PORT d[3] (5543:5543:5543) (6014:6014:6014))
        (PORT d[4] (7244:7244:7244) (7845:7845:7845))
        (PORT d[5] (4493:4493:4493) (4888:4888:4888))
        (PORT d[6] (5571:5571:5571) (6063:6063:6063))
        (PORT d[7] (8524:8524:8524) (9165:9165:9165))
        (PORT d[8] (5102:5102:5102) (5538:5538:5538))
        (PORT d[9] (3899:3899:3899) (4266:4266:4266))
        (PORT d[10] (7461:7461:7461) (8122:8122:8122))
        (PORT d[11] (8346:8346:8346) (8824:8824:8824))
        (PORT d[12] (6804:6804:6804) (7334:7334:7334))
        (PORT clk (2344:2344:2344) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2294:2294:2294))
        (PORT d[0] (1646:1646:1646) (1603:1603:1603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2257:2257:2257))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4992:4992:4992))
        (PORT d[1] (6983:6983:6983) (7541:7541:7541))
        (PORT d[2] (6493:6493:6493) (7058:7058:7058))
        (PORT d[3] (5596:5596:5596) (6081:6081:6081))
        (PORT d[4] (4651:4651:4651) (5097:5097:5097))
        (PORT d[5] (4487:4487:4487) (4871:4871:4871))
        (PORT d[6] (7342:7342:7342) (7898:7898:7898))
        (PORT d[7] (4840:4840:4840) (5257:5257:5257))
        (PORT d[8] (4244:4244:4244) (4648:4648:4648))
        (PORT d[9] (8051:8051:8051) (8669:8669:8669))
        (PORT d[10] (5352:5352:5352) (5866:5866:5866))
        (PORT d[11] (5139:5139:5139) (5448:5448:5448))
        (PORT d[12] (5219:5219:5219) (5678:5678:5678))
        (PORT clk (2372:2372:2372) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2321:2321:2321))
        (PORT d[0] (2329:2329:2329) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2284:2284:2284))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1448:1448:1448))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1333:1333:1333))
        (PORT datab (1431:1431:1431) (1512:1512:1512))
        (PORT datac (1173:1173:1173) (1282:1282:1282))
        (PORT datad (1353:1353:1353) (1453:1453:1453))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4671:4671:4671))
        (PORT d[1] (7697:7697:7697) (8266:8266:8266))
        (PORT d[2] (4998:4998:4998) (5452:5452:5452))
        (PORT d[3] (5519:5519:5519) (5988:5988:5988))
        (PORT d[4] (7264:7264:7264) (7866:7866:7866))
        (PORT d[5] (5026:5026:5026) (5421:5421:5421))
        (PORT d[6] (5598:5598:5598) (6096:6096:6096))
        (PORT d[7] (5156:5156:5156) (5590:5590:5590))
        (PORT d[8] (4828:4828:4828) (5254:5254:5254))
        (PORT d[9] (3916:3916:3916) (4286:4286:4286))
        (PORT d[10] (7759:7759:7759) (8425:8425:8425))
        (PORT d[11] (8353:8353:8353) (8832:8832:8832))
        (PORT d[12] (6825:6825:6825) (7356:7356:7356))
        (PORT clk (2340:2340:2340) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2290:2290:2290))
        (PORT d[0] (2747:2747:2747) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2253:2253:2253))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1488:1488:1488) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1489:1489:1489) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5913:5913:5913))
        (PORT d[1] (7385:7385:7385) (7940:7940:7940))
        (PORT d[2] (4917:4917:4917) (5364:5364:5364))
        (PORT d[3] (5534:5534:5534) (6006:6006:6006))
        (PORT d[4] (7280:7280:7280) (7884:7884:7884))
        (PORT d[5] (5008:5008:5008) (5403:5403:5403))
        (PORT d[6] (5597:5597:5597) (6095:6095:6095))
        (PORT d[7] (5133:5133:5133) (5565:5565:5565))
        (PORT d[8] (5065:5065:5065) (5497:5497:5497))
        (PORT d[9] (3901:3901:3901) (4266:4266:4266))
        (PORT d[10] (7490:7490:7490) (8151:8151:8151))
        (PORT d[11] (8370:8370:8370) (8854:8854:8854))
        (PORT d[12] (6845:6845:6845) (7378:7378:7378))
        (PORT clk (2342:2342:2342) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2294:2294:2294))
        (PORT d[0] (4087:4087:4087) (4219:4219:4219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2257:2257:2257))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1490:1490:1490) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (239:239:239))
        (PORT datab (1058:1058:1058) (1084:1084:1084))
        (PORT datac (1174:1174:1174) (1282:1282:1282))
        (PORT datad (1282:1282:1282) (1306:1306:1306))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (331:331:331) (342:342:342))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (239:239:239))
        (PORT datab (205:205:205) (237:237:237))
        (PORT datad (1304:1304:1304) (1366:1366:1366))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (306:306:306) (311:311:311))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7154:7154:7154) (7647:7647:7647))
        (PORT d[1] (5640:5640:5640) (6152:6152:6152))
        (PORT d[2] (6892:6892:6892) (7481:7481:7481))
        (PORT d[3] (6192:6192:6192) (6718:6718:6718))
        (PORT d[4] (6151:6151:6151) (6687:6687:6687))
        (PORT d[5] (7369:7369:7369) (8040:8040:8040))
        (PORT d[6] (5932:5932:5932) (6459:6459:6459))
        (PORT d[7] (7941:7941:7941) (8639:8639:8639))
        (PORT d[8] (8020:8020:8020) (8748:8748:8748))
        (PORT d[9] (6611:6611:6611) (7191:7191:7191))
        (PORT d[10] (6366:6366:6366) (6939:6939:6939))
        (PORT d[11] (6812:6812:6812) (7168:7168:7168))
        (PORT d[12] (4606:4606:4606) (5045:5045:5045))
        (PORT clk (2393:2393:2393) (2348:2348:2348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2348:2348:2348))
        (PORT d[0] (4554:4554:4554) (4689:4689:4689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2311:2311:2311))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1541:1541:1541) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1542:1542:1542) (1475:1475:1475))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (5069:5069:5069))
        (PORT d[1] (5635:5635:5635) (6143:6143:6143))
        (PORT d[2] (6974:6974:6974) (7547:7547:7547))
        (PORT d[3] (6524:6524:6524) (7080:7080:7080))
        (PORT d[4] (7477:7477:7477) (8135:8135:8135))
        (PORT d[5] (6830:6830:6830) (7488:7488:7488))
        (PORT d[6] (7429:7429:7429) (7947:7947:7947))
        (PORT d[7] (7707:7707:7707) (8395:8395:8395))
        (PORT d[8] (8443:8443:8443) (9154:9154:9154))
        (PORT d[9] (6449:6449:6449) (6984:6984:6984))
        (PORT d[10] (7596:7596:7596) (8307:8307:8307))
        (PORT d[11] (6121:6121:6121) (6464:6464:6464))
        (PORT d[12] (4281:4281:4281) (4679:4679:4679))
        (PORT clk (2389:2389:2389) (2344:2344:2344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2344:2344:2344))
        (PORT d[0] (4153:4153:4153) (4285:4285:4285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2307:2307:2307))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1471:1471:1471))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (5077:5077:5077))
        (PORT d[1] (5611:5611:5611) (6118:6118:6118))
        (PORT d[2] (5061:5061:5061) (5552:5552:5552))
        (PORT d[3] (6530:6530:6530) (7089:7089:7089))
        (PORT d[4] (7242:7242:7242) (7900:7900:7900))
        (PORT d[5] (6848:6848:6848) (7508:7508:7508))
        (PORT d[6] (7126:7126:7126) (7634:7634:7634))
        (PORT d[7] (7414:7414:7414) (8095:8095:8095))
        (PORT d[8] (8195:8195:8195) (8902:8902:8902))
        (PORT d[9] (6152:6152:6152) (6681:6681:6681))
        (PORT d[10] (7346:7346:7346) (8055:8055:8055))
        (PORT d[11] (8725:8725:8725) (9283:9283:9283))
        (PORT d[12] (4234:4234:4234) (4628:4628:4628))
        (PORT clk (2389:2389:2389) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2341:2341:2341))
        (PORT d[0] (3184:3184:3184) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2304:2304:2304))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1537:1537:1537) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1468:1468:1468))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (632:632:632))
        (PORT datab (690:690:690) (725:725:725))
        (PORT datac (2858:2858:2858) (3111:3111:3111))
        (PORT datad (3127:3127:3127) (3376:3376:3376))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (5114:5114:5114))
        (PORT d[1] (5938:5938:5938) (6452:6452:6452))
        (PORT d[2] (5994:5994:5994) (6540:6540:6540))
        (PORT d[3] (4672:4672:4672) (5124:5124:5124))
        (PORT d[4] (5331:5331:5331) (5845:5845:5845))
        (PORT d[5] (7627:7627:7627) (8315:8315:8315))
        (PORT d[6] (6696:6696:6696) (7232:7232:7232))
        (PORT d[7] (8074:8074:8074) (8801:8801:8801))
        (PORT d[8] (9231:9231:9231) (10009:10009:10009))
        (PORT d[9] (5718:5718:5718) (6252:6252:6252))
        (PORT d[10] (5856:5856:5856) (6370:6370:6370))
        (PORT d[11] (9034:9034:9034) (9607:9607:9607))
        (PORT d[12] (5249:5249:5249) (5734:5734:5734))
        (PORT clk (2405:2405:2405) (2362:2362:2362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2362:2362:2362))
        (PORT d[0] (2138:2138:2138) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2325:2325:2325))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1489:1489:1489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1489:1489:1489))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1402:1402:1402))
        (PORT datab (203:203:203) (234:234:234))
        (PORT datac (2861:2861:2861) (3115:3115:3115))
        (PORT datad (1465:1465:1465) (1533:1533:1533))
        (IOPATH dataa combout (327:327:327) (347:347:347))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5515:5515:5515) (5997:5997:5997))
        (PORT d[1] (5917:5917:5917) (6454:6454:6454))
        (PORT d[2] (6348:6348:6348) (6901:6901:6901))
        (PORT d[3] (5947:5947:5947) (6487:6487:6487))
        (PORT d[4] (6919:6919:6919) (7562:7562:7562))
        (PORT d[5] (6212:6212:6212) (6849:6849:6849))
        (PORT d[6] (6772:6772:6772) (7264:7264:7264))
        (PORT d[7] (6802:6802:6802) (7464:7464:7464))
        (PORT d[8] (7911:7911:7911) (8611:8611:8611))
        (PORT d[9] (5856:5856:5856) (6379:6379:6379))
        (PORT d[10] (6706:6706:6706) (7390:7390:7390))
        (PORT d[11] (8146:8146:8146) (8686:8686:8686))
        (PORT d[12] (4564:4564:4564) (4969:4969:4969))
        (PORT clk (2374:2374:2374) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2326:2326:2326))
        (PORT d[0] (4086:4086:4086) (4173:4173:4173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2289:2289:2289))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5071:5071:5071) (5517:5517:5517))
        (PORT d[1] (5566:5566:5566) (6088:6088:6088))
        (PORT d[2] (5715:5715:5715) (6247:6247:6247))
        (PORT d[3] (5308:5308:5308) (5827:5827:5827))
        (PORT d[4] (6317:6317:6317) (6939:6939:6939))
        (PORT d[5] (6486:6486:6486) (7129:7129:7129))
        (PORT d[6] (6131:6131:6131) (6602:6602:6602))
        (PORT d[7] (6811:6811:6811) (7477:7477:7477))
        (PORT d[8] (7317:7317:7317) (8003:8003:8003))
        (PORT d[9] (5351:5351:5351) (5872:5872:5872))
        (PORT d[10] (6304:6304:6304) (6966:6966:6966))
        (PORT d[11] (8186:8186:8186) (8728:8728:8728))
        (PORT d[12] (5596:5596:5596) (6129:6129:6129))
        (PORT clk (2353:2353:2353) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2304:2304:2304))
        (PORT d[0] (3662:3662:3662) (3864:3864:3864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2267:2267:2267))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1501:1501:1501) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1502:1502:1502) (1431:1431:1431))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7456:7456:7456) (7970:7970:7970))
        (PORT d[1] (5979:5979:5979) (6504:6504:6504))
        (PORT d[2] (7175:7175:7175) (7768:7768:7768))
        (PORT d[3] (4933:4933:4933) (5391:5391:5391))
        (PORT d[4] (6754:6754:6754) (7311:7311:7311))
        (PORT d[5] (8017:8017:8017) (8708:8708:8708))
        (PORT d[6] (6485:6485:6485) (7024:7024:7024))
        (PORT d[7] (8546:8546:8546) (9263:9263:9263))
        (PORT d[8] (8350:8350:8350) (9090:9090:9090))
        (PORT d[9] (7210:7210:7210) (7810:7810:7810))
        (PORT d[10] (6644:6644:6644) (7221:7221:7221))
        (PORT d[11] (7152:7152:7152) (7519:7519:7519))
        (PORT d[12] (4589:4589:4589) (5030:5030:5030))
        (PORT clk (2390:2390:2390) (2340:2340:2340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2340:2340:2340))
        (PORT d[0] (2748:2748:2748) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2303:2303:2303))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1467:1467:1467))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5696:5696:5696))
        (PORT d[1] (6341:6341:6341) (6874:6874:6874))
        (PORT d[2] (5934:5934:5934) (6489:6489:6489))
        (PORT d[3] (4997:4997:4997) (5461:5461:5461))
        (PORT d[4] (6729:6729:6729) (7284:7284:7284))
        (PORT d[5] (3869:3869:3869) (4228:4228:4228))
        (PORT d[6] (6775:6775:6775) (7322:7322:7322))
        (PORT d[7] (8514:8514:8514) (9230:9230:9230))
        (PORT d[8] (8636:8636:8636) (9387:9387:9387))
        (PORT d[9] (7469:7469:7469) (8074:8074:8074))
        (PORT d[10] (5001:5001:5001) (5499:5499:5499))
        (PORT d[11] (7463:7463:7463) (7845:7845:7845))
        (PORT d[12] (4616:4616:4616) (5059:5059:5059))
        (PORT clk (2390:2390:2390) (2338:2338:2338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2338:2338:2338))
        (PORT d[0] (5167:5167:5167) (5246:5246:5246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2339:2339:2339))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2301:2301:2301))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1465:1465:1465))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (881:881:881))
        (PORT datab (1395:1395:1395) (1413:1413:1413))
        (PORT datac (3157:3157:3157) (3424:3424:3424))
        (PORT datad (2838:2838:2838) (3072:3072:3072))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (988:988:988))
        (PORT datab (1948:1948:1948) (1989:1989:1989))
        (PORT datac (633:633:633) (647:647:647))
        (PORT datad (3127:3127:3127) (3375:3375:3375))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (242:242:242))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (3107:3107:3107) (3267:3267:3267))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4790:4790:4790) (5206:5206:5206))
        (PORT d[1] (5290:5290:5290) (5775:5775:5775))
        (PORT d[2] (5788:5788:5788) (6364:6364:6364))
        (PORT d[3] (5250:5250:5250) (5759:5759:5759))
        (PORT d[4] (6236:6236:6236) (6822:6822:6822))
        (PORT d[5] (6328:6328:6328) (6931:6931:6931))
        (PORT d[6] (5363:5363:5363) (5807:5807:5807))
        (PORT d[7] (6735:6735:6735) (7371:7371:7371))
        (PORT d[8] (6441:6441:6441) (7066:7066:7066))
        (PORT d[9] (5288:5288:5288) (5786:5786:5786))
        (PORT d[10] (6468:6468:6468) (7109:7109:7109))
        (PORT d[11] (8367:8367:8367) (8874:8874:8874))
        (PORT d[12] (5601:5601:5601) (6132:6132:6132))
        (PORT clk (2373:2373:2373) (2330:2330:2330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2330:2330:2330))
        (PORT d[0] (3765:3765:3765) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2331:2331:2331))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2293:2293:2293))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1457:1457:1457))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4891:4891:4891) (5334:5334:5334))
        (PORT d[1] (6500:6500:6500) (7033:7033:7033))
        (PORT d[2] (4977:4977:4977) (5433:5433:5433))
        (PORT d[3] (4951:4951:4951) (5409:5409:5409))
        (PORT d[4] (6625:6625:6625) (7207:7207:7207))
        (PORT d[5] (7628:7628:7628) (8278:8278:8278))
        (PORT d[6] (5016:5016:5016) (5498:5498:5498))
        (PORT d[7] (7943:7943:7943) (8571:8571:8571))
        (PORT d[8] (6654:6654:6654) (7255:7255:7255))
        (PORT d[9] (4348:4348:4348) (4771:4771:4771))
        (PORT d[10] (6581:6581:6581) (7215:7215:7215))
        (PORT d[11] (7754:7754:7754) (8218:8218:8218))
        (PORT d[12] (6175:6175:6175) (6685:6685:6685))
        (PORT clk (2357:2357:2357) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2315:2315:2315))
        (PORT d[0] (2920:2920:2920) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2278:2278:2278))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1506:1506:1506) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4896:4896:4896) (5344:5344:5344))
        (PORT d[1] (6785:6785:6785) (7318:7318:7318))
        (PORT d[2] (4956:4956:4956) (5408:5408:5408))
        (PORT d[3] (4935:4935:4935) (5390:5390:5390))
        (PORT d[4] (6662:6662:6662) (7248:7248:7248))
        (PORT d[5] (7616:7616:7616) (8264:8264:8264))
        (PORT d[6] (4995:4995:4995) (5475:5475:5475))
        (PORT d[7] (8011:8011:8011) (8648:8648:8648))
        (PORT d[8] (6970:6970:6970) (7581:7581:7581))
        (PORT d[9] (4305:4305:4305) (4723:4723:4723))
        (PORT d[10] (6845:6845:6845) (7487:7487:7487))
        (PORT d[11] (7987:7987:7987) (8455:8455:8455))
        (PORT d[12] (4570:4570:4570) (4994:4994:4994))
        (PORT clk (2346:2346:2346) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2302:2302:2302))
        (PORT d[0] (2350:2350:2350) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2265:2265:2265))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1495:1495:1495) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4252:4252:4252))
        (PORT d[1] (8769:8769:8769) (9381:9381:9381))
        (PORT d[2] (6403:6403:6403) (6894:6894:6894))
        (PORT d[3] (4170:4170:4170) (4542:4542:4542))
        (PORT d[4] (5682:5682:5682) (6190:6190:6190))
        (PORT d[5] (4221:4221:4221) (4596:4596:4596))
        (PORT d[6] (4097:4097:4097) (4435:4435:4435))
        (PORT d[7] (4442:4442:4442) (4814:4814:4814))
        (PORT d[8] (4201:4201:4201) (4576:4576:4576))
        (PORT d[9] (5194:5194:5194) (5634:5634:5634))
        (PORT d[10] (4686:4686:4686) (5118:5118:5118))
        (PORT d[11] (8956:8956:8956) (9483:9483:9483))
        (PORT d[12] (4198:4198:4198) (4567:4567:4567))
        (PORT clk (2407:2407:2407) (2354:2354:2354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2354:2354:2354))
        (PORT d[0] (6249:6249:6249) (6447:6447:6447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2317:2317:2317))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1481:1481:1481))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1447:1447:1447))
        (PORT datab (3046:3046:3046) (3278:3278:3278))
        (PORT datac (2598:2598:2598) (2699:2699:2699))
        (PORT datad (3239:3239:3239) (3540:3540:3540))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1974:1974:1974) (2009:2009:2009))
        (PORT datab (1334:1334:1334) (1375:1375:1375))
        (PORT datac (174:174:174) (200:200:200))
        (PORT datad (3240:3240:3240) (3541:3541:3541))
        (IOPATH dataa combout (303:303:303) (308:308:308))
        (IOPATH datab combout (306:306:306) (308:308:308))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5390:5390:5390) (5845:5845:5845))
        (PORT d[1] (5649:5649:5649) (6180:6180:6180))
        (PORT d[2] (6022:6022:6022) (6564:6564:6564))
        (PORT d[3] (5646:5646:5646) (6180:6180:6180))
        (PORT d[4] (6391:6391:6391) (7025:7025:7025))
        (PORT d[5] (6187:6187:6187) (6822:6822:6822))
        (PORT d[6] (6433:6433:6433) (6913:6913:6913))
        (PORT d[7] (6786:6786:6786) (7449:7449:7449))
        (PORT d[8] (7559:7559:7559) (8245:8245:8245))
        (PORT d[9] (5496:5496:5496) (6002:6002:6002))
        (PORT d[10] (6389:6389:6389) (7062:7062:7062))
        (PORT d[11] (8151:8151:8151) (8678:8678:8678))
        (PORT d[12] (4867:4867:4867) (5280:5280:5280))
        (PORT clk (2348:2348:2348) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (PORT d[0] (4818:4818:4818) (4954:4954:4954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2264:2264:2264))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1497:1497:1497) (1428:1428:1428))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7136:7136:7136) (7640:7640:7640))
        (PORT d[1] (5677:5677:5677) (6192:6192:6192))
        (PORT d[2] (6883:6883:6883) (7469:7469:7469))
        (PORT d[3] (4615:4615:4615) (5068:5068:5068))
        (PORT d[4] (6141:6141:6141) (6664:6664:6664))
        (PORT d[5] (7667:7667:7667) (8348:8348:8348))
        (PORT d[6] (6179:6179:6179) (6708:6708:6708))
        (PORT d[7] (7928:7928:7928) (8624:8624:8624))
        (PORT d[8] (7993:7993:7993) (8717:8717:8717))
        (PORT d[9] (6612:6612:6612) (7194:7194:7194))
        (PORT d[10] (6348:6348:6348) (6918:6918:6918))
        (PORT d[11] (6870:6870:6870) (7234:7234:7234))
        (PORT d[12] (4645:4645:4645) (5089:5089:5089))
        (PORT clk (2395:2395:2395) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2349:2349:2349))
        (PORT d[0] (4071:4071:4071) (4198:4198:4198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2312:2312:2312))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1543:1543:1543) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1544:1544:1544) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (5419:5419:5419))
        (PORT d[1] (5606:5606:5606) (6108:6108:6108))
        (PORT d[2] (6125:6125:6125) (6728:6728:6728))
        (PORT d[3] (5960:5960:5960) (6506:6506:6506))
        (PORT d[4] (6412:6412:6412) (7053:7053:7053))
        (PORT d[5] (6965:6965:6965) (7589:7589:7589))
        (PORT d[6] (5700:5700:5700) (6156:6156:6156))
        (PORT d[7] (6431:6431:6431) (7058:7058:7058))
        (PORT d[8] (6051:6051:6051) (6636:6636:6636))
        (PORT d[9] (4677:4677:4677) (5147:5147:5147))
        (PORT d[10] (7151:7151:7151) (7820:7820:7820))
        (PORT d[11] (9011:9011:9011) (9539:9539:9539))
        (PORT d[12] (6265:6265:6265) (6824:6824:6824))
        (PORT clk (2390:2390:2390) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2343:2343:2343))
        (PORT d[0] (2476:2476:2476) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2306:2306:2306))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1538:1538:1538) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1539:1539:1539) (1470:1470:1470))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1554:1554:1554))
        (PORT datab (1127:1127:1127) (1154:1154:1154))
        (PORT datac (3019:3019:3019) (3248:3248:3248))
        (PORT datad (3235:3235:3235) (3535:3535:3535))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datab combout (304:304:304) (311:311:311))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5807:5807:5807) (6299:6299:6299))
        (PORT d[1] (5933:5933:5933) (6435:6435:6435))
        (PORT d[2] (6161:6161:6161) (6777:6777:6777))
        (PORT d[3] (6257:6257:6257) (6813:6813:6813))
        (PORT d[4] (6447:6447:6447) (7092:7092:7092))
        (PORT d[5] (7527:7527:7527) (8165:8165:8165))
        (PORT d[6] (6263:6263:6263) (6731:6731:6731))
        (PORT d[7] (7067:7067:7067) (7715:7715:7715))
        (PORT d[8] (6379:6379:6379) (6977:6977:6977))
        (PORT d[9] (5048:5048:5048) (5530:5530:5530))
        (PORT d[10] (7725:7725:7725) (8412:8412:8412))
        (PORT d[11] (9333:9333:9333) (9872:9872:9872))
        (PORT d[12] (6854:6854:6854) (7428:7428:7428))
        (PORT clk (2405:2405:2405) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2359:2359:2359))
        (PORT d[0] (3227:3227:3227) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2322:2322:2322))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1553:1553:1553) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1486:1486:1486))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (2037:2037:2037))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (3020:3020:3020) (3249:3249:3249))
        (PORT datad (591:591:591) (621:621:621))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3559:3559:3559) (3784:3784:3784))
        (PORT datab (203:203:203) (235:235:235))
        (PORT datac (174:174:174) (202:202:202))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5101:5101:5101) (5523:5523:5523))
        (PORT d[1] (8101:8101:8101) (8690:8690:8690))
        (PORT d[2] (6252:6252:6252) (6758:6758:6758))
        (PORT d[3] (4205:4205:4205) (4592:4592:4592))
        (PORT d[4] (3965:3965:3965) (4367:4367:4367))
        (PORT d[5] (3978:3978:3978) (4353:4353:4353))
        (PORT d[6] (5033:5033:5033) (5432:5432:5432))
        (PORT d[7] (3806:3806:3806) (4133:4133:4133))
        (PORT d[8] (3804:3804:3804) (4143:4143:4143))
        (PORT d[9] (5442:5442:5442) (5893:5893:5893))
        (PORT d[10] (4329:4329:4329) (4703:4703:4703))
        (PORT d[11] (3806:3806:3806) (4078:4078:4078))
        (PORT d[12] (3482:3482:3482) (3787:3787:3787))
        (PORT clk (2398:2398:2398) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2345:2345:2345))
        (PORT d[0] (6082:6082:6082) (6308:6308:6308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2308:2308:2308))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1472:1472:1472))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (5217:5217:5217))
        (PORT d[1] (7902:7902:7902) (8506:8506:8506))
        (PORT d[2] (7061:7061:7061) (7642:7642:7642))
        (PORT d[3] (6413:6413:6413) (6913:6913:6913))
        (PORT d[4] (5256:5256:5256) (5720:5720:5720))
        (PORT d[5] (3881:3881:3881) (4229:4229:4229))
        (PORT d[6] (4875:4875:4875) (5307:5307:5307))
        (PORT d[7] (4586:4586:4586) (5005:5005:5005))
        (PORT d[8] (4883:4883:4883) (5302:5302:5302))
        (PORT d[9] (8675:8675:8675) (9313:9313:9313))
        (PORT d[10] (5957:5957:5957) (6489:6489:6489))
        (PORT d[11] (5411:5411:5411) (5734:5734:5734))
        (PORT d[12] (5755:5755:5755) (6226:6226:6226))
        (PORT clk (2383:2383:2383) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2331:2331:2331))
        (PORT d[0] (2809:2809:2809) (2927:2927:2927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2294:2294:2294))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1458:1458:1458))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5141:5141:5141) (5571:5571:5571))
        (PORT d[1] (7395:7395:7395) (7958:7958:7958))
        (PORT d[2] (7494:7494:7494) (8085:8085:8085))
        (PORT d[3] (6416:6416:6416) (6917:6917:6917))
        (PORT d[4] (4895:4895:4895) (5352:5352:5352))
        (PORT d[5] (5533:5533:5533) (6028:6028:6028))
        (PORT d[6] (5182:5182:5182) (5637:5637:5637))
        (PORT d[7] (4827:4827:4827) (5256:5256:5256))
        (PORT d[8] (3579:3579:3579) (3904:3904:3904))
        (PORT d[9] (7204:7204:7204) (7782:7782:7782))
        (PORT d[10] (5832:5832:5832) (6319:6319:6319))
        (PORT d[11] (5864:5864:5864) (6195:6195:6195))
        (PORT d[12] (6513:6513:6513) (7067:7067:7067))
        (PORT clk (2387:2387:2387) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2333:2333:2333))
        (PORT d[0] (4929:4929:4929) (5097:5097:5097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2296:2296:2296))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1535:1535:1535) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1536:1536:1536) (1460:1460:1460))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2801:2801:2801) (3027:3027:3027))
        (PORT datab (1374:1374:1374) (1375:1375:1375))
        (PORT datac (2478:2478:2478) (2694:2694:2694))
        (PORT datad (1342:1342:1342) (1351:1351:1351))
        (IOPATH dataa combout (341:341:341) (320:320:320))
        (IOPATH datab combout (342:342:342) (318:318:318))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6383:6383:6383) (6852:6852:6852))
        (PORT d[1] (8278:8278:8278) (8860:8860:8860))
        (PORT d[2] (5854:5854:5854) (6351:6351:6351))
        (PORT d[3] (6442:6442:6442) (6938:6938:6938))
        (PORT d[4] (8199:8199:8199) (8831:8831:8831))
        (PORT d[5] (4603:4603:4603) (5042:5042:5042))
        (PORT d[6] (6493:6493:6493) (7019:7019:7019))
        (PORT d[7] (5117:5117:5117) (5547:5547:5547))
        (PORT d[8] (5681:5681:5681) (6134:6134:6134))
        (PORT d[9] (3560:3560:3560) (3886:3886:3886))
        (PORT d[10] (4650:4650:4650) (5067:5067:5067))
        (PORT d[11] (9526:9526:9526) (10042:10042:10042))
        (PORT d[12] (7743:7743:7743) (8300:8300:8300))
        (PORT clk (2336:2336:2336) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2286:2286:2286))
        (PORT d[0] (987:987:987) (939:939:939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2249:2249:2249))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1484:1484:1484) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1485:1485:1485) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1236:1236:1236))
        (PORT datab (202:202:202) (233:233:233))
        (PORT datac (2765:2765:2765) (2988:2988:2988))
        (PORT datad (1911:1911:1911) (1936:1936:1936))
        (IOPATH dataa combout (341:341:341) (319:319:319))
        (IOPATH datab combout (365:365:365) (373:373:373))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4786:4786:4786) (5191:5191:5191))
        (PORT d[1] (7888:7888:7888) (8488:8488:8488))
        (PORT d[2] (7071:7071:7071) (7654:7654:7654))
        (PORT d[3] (6177:6177:6177) (6679:6679:6679))
        (PORT d[4] (5248:5248:5248) (5712:5712:5712))
        (PORT d[5] (3873:3873:3873) (4221:4221:4221))
        (PORT d[6] (4874:4874:4874) (5306:5306:5306))
        (PORT d[7] (4563:4563:4563) (4979:4979:4979))
        (PORT d[8] (4843:4843:4843) (5259:5259:5259))
        (PORT d[9] (8636:8636:8636) (9272:9272:9272))
        (PORT d[10] (5956:5956:5956) (6488:6488:6488))
        (PORT d[11] (5433:5433:5433) (5759:5759:5759))
        (PORT d[12] (5755:5755:5755) (6225:6225:6225))
        (PORT clk (2379:2379:2379) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2326:2326:2326))
        (PORT d[0] (4211:4211:4211) (4455:4455:4455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2289:2289:2289))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1453:1453:1453))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4238:4238:4238) (4637:4637:4637))
        (PORT d[1] (7494:7494:7494) (8064:8064:8064))
        (PORT d[2] (5655:5655:5655) (6142:6142:6142))
        (PORT d[3] (4947:4947:4947) (5331:5331:5331))
        (PORT d[4] (6578:6578:6578) (7152:7152:7152))
        (PORT d[5] (3909:3909:3909) (4273:4273:4273))
        (PORT d[6] (4444:4444:4444) (4827:4827:4827))
        (PORT d[7] (4832:4832:4832) (5249:5249:5249))
        (PORT d[8] (5012:5012:5012) (5428:5428:5428))
        (PORT d[9] (4814:4814:4814) (5243:5243:5243))
        (PORT d[10] (6295:6295:6295) (6840:6840:6840))
        (PORT d[11] (4399:4399:4399) (4693:4693:4693))
        (PORT d[12] (3829:3829:3829) (4179:4179:4179))
        (PORT clk (2366:2366:2366) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2315:2315:2315))
        (PORT d[0] (2218:2218:2218) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2278:2278:2278))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1442:1442:1442))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5757:5757:5757))
        (PORT d[1] (8204:8204:8204) (8816:8816:8816))
        (PORT d[2] (7354:7354:7354) (7939:7939:7939))
        (PORT d[3] (3898:3898:3898) (4259:4259:4259))
        (PORT d[4] (5563:5563:5563) (6035:6035:6035))
        (PORT d[5] (3522:3522:3522) (3854:3854:3854))
        (PORT d[6] (5207:5207:5207) (5650:5650:5650))
        (PORT d[7] (5174:5174:5174) (5607:5607:5607))
        (PORT d[8] (5167:5167:5167) (5594:5594:5594))
        (PORT d[9] (8944:8944:8944) (9588:9588:9588))
        (PORT d[10] (3726:3726:3726) (4051:4051:4051))
        (PORT d[11] (5674:5674:5674) (5998:5998:5998))
        (PORT d[12] (6339:6339:6339) (6822:6822:6822))
        (PORT clk (2400:2400:2400) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2349:2349:2349))
        (PORT d[0] (2484:2484:2484) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2312:2312:2312))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1475:1475:1475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1476:1476:1476))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (5520:5520:5520))
        (PORT d[1] (8218:8218:8218) (8833:8833:8833))
        (PORT d[2] (7349:7349:7349) (7934:7934:7934))
        (PORT d[3] (3888:3888:3888) (4248:4248:4248))
        (PORT d[4] (5562:5562:5562) (6034:6034:6034))
        (PORT d[5] (4189:4189:4189) (4549:4549:4549))
        (PORT d[6] (5158:5158:5158) (5596:5596:5596))
        (PORT d[7] (4900:4900:4900) (5329:5329:5329))
        (PORT d[8] (5166:5166:5166) (5593:5593:5593))
        (PORT d[9] (8966:8966:8966) (9613:9613:9613))
        (PORT d[10] (6262:6262:6262) (6801:6801:6801))
        (PORT d[11] (5696:5696:5696) (6023:6023:6023))
        (PORT d[12] (6054:6054:6054) (6534:6534:6534))
        (PORT clk (2398:2398:2398) (2346:2346:2346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2346:2346:2346))
        (PORT d[0] (5843:5843:5843) (5953:5953:5953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2309:2309:2309))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1546:1546:1546) (1472:1472:1472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1547:1547:1547) (1473:1473:1473))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2796:2796:2796) (3020:3020:3020))
        (PORT datab (1603:1603:1603) (1626:1626:1626))
        (PORT datac (2478:2478:2478) (2694:2694:2694))
        (PORT datad (1441:1441:1441) (1476:1476:1476))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (355:355:355) (349:349:349))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (906:906:906))
        (PORT datab (651:651:651) (685:685:685))
        (PORT datac (2479:2479:2479) (2695:2695:2695))
        (PORT datad (173:173:173) (196:196:196))
        (IOPATH dataa combout (304:304:304) (307:307:307))
        (IOPATH datab combout (342:342:342) (342:342:342))
        (IOPATH datac combout (243:243:243) (241:241:241))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (237:237:237))
        (PORT datac (173:173:173) (200:200:200))
        (PORT datad (2529:2529:2529) (2665:2665:2665))
        (IOPATH datab combout (355:355:355) (369:369:369))
        (IOPATH datac combout (241:241:241) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5246:5246:5246) (5717:5717:5717))
        (PORT d[1] (4176:4176:4176) (4543:4543:4543))
        (PORT d[2] (5719:5719:5719) (6162:6162:6162))
        (PORT d[3] (6518:6518:6518) (7048:7048:7048))
        (PORT d[4] (4658:4658:4658) (5103:5103:5103))
        (PORT d[5] (7463:7463:7463) (8034:8034:8034))
        (PORT d[6] (6841:6841:6841) (7414:7414:7414))
        (PORT d[7] (8275:8275:8275) (8906:8906:8906))
        (PORT d[8] (7816:7816:7816) (8414:8414:8414))
        (PORT d[9] (6713:6713:6713) (7241:7241:7241))
        (PORT d[10] (4748:4748:4748) (5223:5223:5223))
        (PORT d[11] (8994:8994:8994) (9523:9523:9523))
        (PORT d[12] (6846:6846:6846) (7393:7393:7393))
        (PORT clk (2343:2343:2343) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2291:2291:2291))
        (PORT d[0] (3143:3143:3143) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2254:2254:2254))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1491:1491:1491) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1492:1492:1492) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6086:6086:6086) (6570:6570:6570))
        (PORT d[1] (8298:8298:8298) (8885:8885:8885))
        (PORT d[2] (5853:5853:5853) (6351:6351:6351))
        (PORT d[3] (6453:6453:6453) (6951:6951:6951))
        (PORT d[4] (8164:8164:8164) (8792:8792:8792))
        (PORT d[5] (4604:4604:4604) (5043:5043:5043))
        (PORT d[6] (4563:4563:4563) (4987:4987:4987))
        (PORT d[7] (4860:4860:4860) (5287:5287:5287))
        (PORT d[8] (5708:5708:5708) (6165:6165:6165))
        (PORT d[9] (3571:3571:3571) (3898:3898:3898))
        (PORT d[10] (4118:4118:4118) (4533:4533:4533))
        (PORT d[11] (9208:9208:9208) (9704:9704:9704))
        (PORT d[12] (7704:7704:7704) (8258:8258:8258))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2282:2282:2282))
        (PORT d[0] (685:685:685) (634:634:634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2245:2245:2245))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1479:1479:1479) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (754:754:754))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (1799:1799:1799) (1821:1821:1821))
        (PORT datad (943:943:943) (982:982:982))
        (IOPATH dataa combout (341:341:341) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (5399:5399:5399))
        (PORT d[1] (4152:4152:4152) (4509:4509:4509))
        (PORT d[2] (5200:5200:5200) (5648:5648:5648))
        (PORT d[3] (5897:5897:5897) (6407:6407:6407))
        (PORT d[4] (5581:5581:5581) (6079:6079:6079))
        (PORT d[5] (4693:4693:4693) (5156:5156:5156))
        (PORT d[6] (6529:6529:6529) (7090:7090:7090))
        (PORT d[7] (7967:7967:7967) (8585:8585:8585))
        (PORT d[8] (7490:7490:7490) (8078:8078:8078))
        (PORT d[9] (6134:6134:6134) (6646:6646:6646))
        (PORT d[10] (7154:7154:7154) (7744:7744:7744))
        (PORT d[11] (9990:9990:9990) (10607:10607:10607))
        (PORT d[12] (6240:6240:6240) (6770:6770:6770))
        (PORT clk (2370:2370:2370) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2316:2316:2316))
        (PORT d[0] (4577:4577:4577) (4680:4680:4680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2279:2279:2279))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1518:1518:1518) (1442:1442:1442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1519:1519:1519) (1443:1443:1443))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6402:6402:6402) (6894:6894:6894))
        (PORT d[1] (8614:8614:8614) (9212:9212:9212))
        (PORT d[2] (3840:3840:3840) (4191:4191:4191))
        (PORT d[3] (4181:4181:4181) (4549:4549:4549))
        (PORT d[4] (8184:8184:8184) (8814:8814:8814))
        (PORT d[5] (4585:4585:4585) (5023:5023:5023))
        (PORT d[6] (6771:6771:6771) (7299:7299:7299))
        (PORT d[7] (5136:5136:5136) (5567:5567:5567))
        (PORT d[8] (5972:5972:5972) (6431:6431:6431))
        (PORT d[9] (3512:3512:3512) (3830:3830:3830))
        (PORT d[10] (4630:4630:4630) (5045:5045:5045))
        (PORT d[11] (9532:9532:9532) (10048:10048:10048))
        (PORT d[12] (8024:8024:8024) (8587:8587:8587))
        (PORT clk (2345:2345:2345) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2295:2295:2295))
        (PORT d[0] (944:944:944) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2258:2258:2258))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1493:1493:1493) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1494:1494:1494) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (243:243:243))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (1493:1493:1493) (1515:1515:1515))
        (PORT datad (1402:1402:1402) (1437:1437:1437))
        (IOPATH dataa combout (354:354:354) (349:349:349))
        (IOPATH datab combout (381:381:381) (380:380:380))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5786:5786:5786) (6260:6260:6260))
        (PORT d[1] (8009:8009:8009) (8589:8589:8589))
        (PORT d[2] (5553:5553:5553) (6042:6042:6042))
        (PORT d[3] (6157:6157:6157) (6646:6646:6646))
        (PORT d[4] (7858:7858:7858) (8476:8476:8476))
        (PORT d[5] (5284:5284:5284) (5682:5682:5682))
        (PORT d[6] (6215:6215:6215) (6731:6731:6731))
        (PORT d[7] (4557:4557:4557) (4970:4970:4970))
        (PORT d[8] (5402:5402:5402) (5849:5849:5849))
        (PORT d[9] (3967:3967:3967) (4342:4342:4342))
        (PORT d[10] (4371:4371:4371) (4784:4784:4784))
        (PORT d[11] (8932:8932:8932) (9423:9423:9423))
        (PORT d[12] (4261:4261:4261) (4660:4660:4660))
        (PORT clk (2315:2315:2315) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2266:2266:2266))
        (PORT d[0] (1182:1182:1182) (1121:1121:1121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2229:2229:2229))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1463:1463:1463) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1464:1464:1464) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5775:5775:5775) (6225:6225:6225))
        (PORT d[1] (7685:7685:7685) (8250:8250:8250))
        (PORT d[2] (5214:5214:5214) (5667:5667:5667))
        (PORT d[3] (5841:5841:5841) (6322:6322:6322))
        (PORT d[4] (7586:7586:7586) (8200:8200:8200))
        (PORT d[5] (5307:5307:5307) (5709:5709:5709))
        (PORT d[6] (5896:5896:5896) (6403:6403:6403))
        (PORT d[7] (4844:4844:4844) (5271:5271:5271))
        (PORT d[8] (5086:5086:5086) (5524:5524:5524))
        (PORT d[9] (3898:3898:3898) (4267:4267:4267))
        (PORT d[10] (7749:7749:7749) (8416:8416:8416))
        (PORT d[11] (8644:8644:8644) (9129:9129:9129))
        (PORT d[12] (7150:7150:7150) (7691:7691:7691))
        (PORT clk (2329:2329:2329) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2282:2282:2282))
        (PORT d[0] (1410:1410:1410) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2245:2245:2245))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1477:1477:1477) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1478:1478:1478) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5764:5764:5764) (6233:6233:6233))
        (PORT d[1] (8000:8000:8000) (8580:8580:8580))
        (PORT d[2] (5235:5235:5235) (5711:5711:5711))
        (PORT d[3] (5826:5826:5826) (6304:6304:6304))
        (PORT d[4] (7571:7571:7571) (8182:8182:8182))
        (PORT d[5] (5291:5291:5291) (5690:5690:5690))
        (PORT d[6] (5896:5896:5896) (6403:6403:6403))
        (PORT d[7] (4864:4864:4864) (5292:5292:5292))
        (PORT d[8] (5120:5120:5120) (5560:5560:5560))
        (PORT d[9] (3908:3908:3908) (4277:4277:4277))
        (PORT d[10] (4397:4397:4397) (4837:4837:4837))
        (PORT d[11] (8642:8642:8642) (9128:9128:9128))
        (PORT d[12] (7130:7130:7130) (7670:7670:7670))
        (PORT clk (2324:2324:2324) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2278:2278:2278))
        (PORT d[0] (1787:1787:1787) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2241:2241:2241))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1472:1472:1472) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1473:1473:1473) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (755:755:755))
        (PORT datab (311:311:311) (407:407:407))
        (PORT datac (624:624:624) (662:662:662))
        (PORT datad (626:626:626) (661:661:661))
        (IOPATH dataa combout (339:339:339) (367:367:367))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4972:4972:4972) (5438:5438:5438))
        (PORT d[1] (4186:4186:4186) (4548:4548:4548))
        (PORT d[2] (5184:5184:5184) (5630:5630:5630))
        (PORT d[3] (6206:6206:6206) (6726:6726:6726))
        (PORT d[4] (5582:5582:5582) (6080:6080:6080))
        (PORT d[5] (7185:7185:7185) (7751:7751:7751))
        (PORT d[6] (6783:6783:6783) (7355:7355:7355))
        (PORT d[7] (7997:7997:7997) (8623:8623:8623))
        (PORT d[8] (7531:7531:7531) (8122:8122:8122))
        (PORT d[9] (4547:4547:4547) (4954:4954:4954))
        (PORT d[10] (7155:7155:7155) (7745:7745:7745))
        (PORT d[11] (8725:8725:8725) (9250:9250:9250))
        (PORT d[12] (6222:6222:6222) (6749:6749:6749))
        (PORT clk (2366:2366:2366) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (187:187:187))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2313:2313:2313))
        (PORT d[0] (2715:2715:2715) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2276:2276:2276))
        (IOPATH (posedge clk) q (301:301:301) (301:301:301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (159:159:159))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1440:1440:1440))
        (IOPATH (posedge clk) pulse (0:0:0) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (759:759:759))
        (PORT datab (881:881:881) (916:916:916))
        (PORT datac (177:177:177) (204:204:204))
        (PORT datad (1261:1261:1261) (1293:1293:1293))
        (IOPATH dataa combout (356:356:356) (368:368:368))
        (IOPATH datab combout (344:344:344) (369:369:369))
        (IOPATH datac combout (243:243:243) (242:242:242))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE inst\|altsyncram_component\|auto_generated\|mux2\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (241:241:241))
        (PORT datad (175:175:175) (200:200:200))
        (IOPATH dataa combout (354:354:354) (367:367:367))
        (IOPATH datac combout (353:353:353) (369:369:369))
        (IOPATH datad combout (130:130:130) (120:120:120))
      )
    )
  )
)
