;redcode
;assert 1
	SPL 0, #2
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 18, @10
	SPL 0, #2
	SPL 0, #2
	ADD 240, 60
	ADD 240, 66
	SLT -772, -12
	SLT -772, -12
	SPL 0, #2
	CMP 18, @10
	CMP -277, <-126
	ADD 240, 66
	ADD 240, 66
	MOV @-127, @100
	MOV @-127, @100
	CMP #78, @200
	MOV #72, @201
	ADD @121, 103
	ADD 10, 9
	SUB -277, <-126
	MOV -4, <-20
	JMZ 900, #2
	SUB @128, @183
	ADD -277, <-126
	SUB @128, @183
	MOV -1, <-20
	DAT <277, #1
	JMN 0, 0
	MOV 200, 0
	ADD 200, 0
	SUB -0, <30
	SUB -0, <30
	ADD 240, 60
	ADD 210, 30
	CMP @0, @2
	SPL 0, #2
	CMP @128, @183
	DAT <277, #1
	MOV -1, <-20
	SPL 121, 183
	SLT @0, @2
	SUB -0, <30
	CMP -277, <-126
	SLT 27, @12
	JMP 0, 3
	DJN <-48, @-60
	JMP <-48, @-60
	DAT <277, #1
