#include <featureTests.h>
#ifdef ROSE_ENABLE_BINARY_ANALYSIS
#include <Rose/BinaryAnalysis/Architecture/Mips32.h>

#include <Rose/BinaryAnalysis/Disassembler/Mips.h>
#include <Rose/BinaryAnalysis/InstructionEnumsMips.h>
#include <Rose/BinaryAnalysis/InstructionSemantics/DispatcherMips.h>
#include <Rose/BinaryAnalysis/Partitioner2/ModulesMips.h>
#include <Rose/BinaryAnalysis/Unparser/Mips.h>
#include <stringify.h>                                  // ROSE

#include <SgAsmExecutableFileFormat.h>
#include <SgAsmGenericHeader.h>
#include <SgAsmIntegerValueExpression.h>
#include <SgAsmMipsInstruction.h>
#include <SgAsmRegisterReferenceExpression.h>
#include <Cxx_GrammarDowncast.h>

namespace Rose {
namespace BinaryAnalysis {
namespace Architecture {

Mips32::Mips32(ByteOrder::Endianness byteOrder)
    : Base(ByteOrder::ORDER_MSB == byteOrder ? "mips32-be" : (ByteOrder::ORDER_LSB == byteOrder ? "mips32-el" : "mips32"),
           4, byteOrder) {}

Mips32::~Mips32() {}

Mips32::Ptr
Mips32::instance(ByteOrder::Endianness byteOrder) {
    return Ptr(new Mips32(byteOrder));
}

RegisterDictionary::Ptr
Mips32::registerDictionary() const {
    static SAWYER_THREAD_TRAITS::Mutex mutex;
    SAWYER_THREAD_TRAITS::LockGuard lock(mutex);

    if (!registerDictionary_.isCached()) {
        auto regs = RegisterDictionary::instance(name());

        // 32 general purpose registers and hardware registers
        for (size_t i=0; i<32; ++i) {
            regs->insert("r"+StringUtility::numberToString(i), mips_regclass_gpr, i, 0, 32);
            regs->insert("hw"+StringUtility::numberToString(i), mips_regclass_hw, i, 0, 32);
        }

        // Alternate names for the general purpose registers
        regs->insert("zero", mips_regclass_gpr, 0,  0, 32);                     // always equal to zero
        regs->insert("at",   mips_regclass_gpr, 1,  0, 32);                     // assembler temporary
        regs->insert("v0",   mips_regclass_gpr, 2,  0, 32);                     // return value from a function call
        regs->insert("v1",   mips_regclass_gpr, 3,  0, 32);
        regs->insert("a0",   mips_regclass_gpr, 4,  0, 32);                     // first four function arguments
        regs->insert("a1",   mips_regclass_gpr, 5,  0, 32);
        regs->insert("a2",   mips_regclass_gpr, 6,  0, 32);
        regs->insert("a3",   mips_regclass_gpr, 7,  0, 32);
        regs->insert("t0",   mips_regclass_gpr, 8,  0, 32);                     // temporary variables; need not be preserved
        regs->insert("t1",   mips_regclass_gpr, 9,  0, 32);
        regs->insert("t2",   mips_regclass_gpr, 10, 0, 32);
        regs->insert("t3",   mips_regclass_gpr, 11, 0, 32);
        regs->insert("t4",   mips_regclass_gpr, 12, 0, 32);
        regs->insert("t5",   mips_regclass_gpr, 13, 0, 32);
        regs->insert("t6",   mips_regclass_gpr, 14, 0, 32);
        regs->insert("t7",   mips_regclass_gpr, 15, 0, 32);
        regs->insert("s0",   mips_regclass_gpr, 16, 0, 32);                     // temporary variables; must be preserved
        regs->insert("s1",   mips_regclass_gpr, 17, 0, 32);
        regs->insert("s2",   mips_regclass_gpr, 18, 0, 32);
        regs->insert("s3",   mips_regclass_gpr, 19, 0, 32);
        regs->insert("s4",   mips_regclass_gpr, 20, 0, 32);
        regs->insert("s5",   mips_regclass_gpr, 21, 0, 32);
        regs->insert("s6",   mips_regclass_gpr, 22, 0, 32);
        regs->insert("s7",   mips_regclass_gpr, 23, 0, 32);
        regs->insert("t8",   mips_regclass_gpr, 24, 0, 32);                     // two more temporaries; need not be preserved
        regs->insert("t9",   mips_regclass_gpr, 25, 0, 32);
        regs->insert("k0",   mips_regclass_gpr, 26, 0, 32);                     // kernel use; may change unexpectedly
        regs->insert("k1",   mips_regclass_gpr, 27, 0, 32);
        regs->insert("gp",   mips_regclass_gpr, 28, 0, 32);                     // global pointer
        regs->insert("sp",   mips_regclass_gpr, 29, 0, 32);                     // stack pointer
        regs->insert("s8",   mips_regclass_gpr, 30, 0, 32);                     // temp; must be preserved (or "fp")
        regs->insert("fp",   mips_regclass_gpr, 30, 0, 32);                     // stack frame pointer (or "s8")
        regs->insert("ra",   mips_regclass_gpr, 31, 0, 32);                     // return address (link register)

        // Special purpose registers
        regs->insert("hi", mips_regclass_spr, mips_spr_hi, 0, 32);
        regs->insert("lo", mips_regclass_spr, mips_spr_lo, 0, 32);
        regs->insert("pc", mips_regclass_spr, mips_spr_pc, 0, 32);              // program counter

        // 32 floating point registers, each 32 bits
        for (size_t i=0; i<32; ++i)
            regs->insert("f"+StringUtility::numberToString(i), mips_regclass_fpr, i, 0, 32);

        // 16 floating point registers, each 64 bits. 64-bit FP are stored in pairs of 32-bit FP registers using the
        // even register name. But since a register name in ROSE must be unique, we append the letter "d" (for "double").
        for (size_t i=0; i<16; ++i)
            regs->insert("f"+StringUtility::numberToString(i)+"d", mips_regclass_fpr, i*2, 0, 64);

        // Five FPU control registers are used to identify and control the FPU. The FCCR, FEXR, and FENR are portions
        // (not necessarily contiguous) of the FCSR extended to 32 bits, and therefore all share a major number.
        regs->insert("fir", mips_regclass_spr, mips_spr_fir, 0, 32);            // FP implementation and revision
        regs->insert("fcsr", mips_regclass_fcsr, mips_fcsr_all, 0, 32);         // the entire FCSR register
        regs->insert("fccr", mips_regclass_fcsr, mips_fcsr_fccr, 0, 32);        // condition codes portion of FCSR
        regs->insert("fexr", mips_regclass_fcsr, mips_fcsr_fexr, 0, 32);        // FP exceptions
        regs->insert("fenr", mips_regclass_fcsr, mips_fcsr_fenr, 0, 32);        // FP enables

        // Names for the FCCR (condition code) bits in the FCSR register (cc0...cc7)
        for (size_t i=0; i<8; ++i)
            regs->insert("cc"+StringUtility::numberToString(i), mips_regclass_fcsr, mips_fcsr_fccr, 23+i, 1);

        // parts of the FIR (only those defined for MIPS32 release 1)
        regs->insert("fir.d", mips_regclass_spr, mips_spr_fir, 17, 1);          // is double-precision implemented?
        regs->insert("fir.s", mips_regclass_spr, mips_spr_fir, 16, 1);          // is single-precision implemented?
        regs->insert("fir.processorid", mips_regclass_spr, mips_spr_fir, 8, 8); // identifies the FP processor
        regs->insert("fir.revision", mips_regclass_spr, mips_spr_fir, 0, 8);    // FP unit revision number

        // Additional registers for coprocessor 0 are not part of this dictionary. They use major number mips_regclass_cp0gpr.

        // Additional implementation-specific coprocessor 2 registers are not part of the dictionary. Coprocessor 2 may have up
        // to 32 general purpose registers and up to 32 control registers.  They use the major numbers mips_regclass_cp2gpr and
        // mips_regclass_cp2spr.

        // Special registers
        regs->instructionPointerRegister("pc");
        regs->stackPointerRegister("sp");
        regs->stackFrameRegister("fp");
        regs->callReturnRegister("ra");

        registerDictionary_ = regs;
    }

    return registerDictionary_.get();
}

RegisterDictionary::Ptr
Mips32::interruptDictionary() const {
    static SAWYER_THREAD_TRAITS::Mutex mutex;
    SAWYER_THREAD_TRAITS::LockGuard lock(mutex);

    if (!interruptDictionary_.isCached()) {
        auto interrupts = RegisterDictionary::instance(name());
        interrupts->insert("signal_exception.breakpoint", mips_signal_exception, mips_breakpoint, 0, 1);
        interrupts->insert("signal_exception.integer_overflow", mips_signal_exception, mips_integer_overflow, 0, 1);
        interrupts->insert("signal_exception.reserved_instruction", mips_signal_exception, mips_reserved_instruction, 0, 1);
        interruptDictionary_ = interrupts;
    }

    return interruptDictionary_.get();
}

bool
Mips32::matchesHeader(SgAsmGenericHeader *header) const {
    ASSERT_not_null(header);
    const SgAsmExecutableFileFormat::InsSetArchitecture isa = header->get_isa();
    const SgAsmGenericFormat *fmt = header->get_executableFormat();
    ASSERT_not_null(fmt);

    return ((isa & SgAsmExecutableFileFormat::ISA_FAMILY_MASK) == SgAsmExecutableFileFormat::ISA_MIPS_Family &&
            fmt->get_sex() == byteOrder());
}

Sawyer::Container::Interval<size_t>
Mips32::bytesPerInstruction() const {
    return 4;
}

Alignment
Mips32::instructionAlignment() const {
    return Alignment(4, bitsPerWord());
}

std::string
Mips32::instructionMnemonic(const SgAsmInstruction *insn) const {
    if (isUnknown(insn))
        return "unknown";

    ASSERT_not_null(isSgAsmMipsInstruction(insn));
    std::string s = stringify::Rose::BinaryAnalysis::MipsInstructionKind(insn->get_anyKind(), "mips_");
    for (char &ch: s) {
        if ('_' == ch)
            ch = '.';
    }
    return s;
}

std::string
Mips32::instructionDescription(const SgAsmInstruction *insn_) const {
    auto insn = isSgAsmMipsInstruction(insn_);
    ASSERT_not_null(insn);
    switch (insn->get_kind()) {
        case mips_unknown_instruction:  return "";
        case mips_abs_s:                return "fp absolute value single precision";
        case mips_abs_d:                return "fp absolute value double precision";
        case mips_abs_ps:               return "fp absolute value pair of single precision";
        case mips_add:                  return "add word";
        case mips_add_s:                return "fp add single precision";
        case mips_add_d:                return "fp add double precision";
        case mips_add_ps:               return "fp add pair of single precision";
        case mips_addi:                 return "add immediate word";
        case mips_addiu:                return "add immediate unsigned word";
        case mips_addu:                 return "add unsigned word";
        case mips_alnv_ps:              return "fp align variable pair of single precision";
        case mips_and:                  return "bitwise logical AND";
        case mips_andi:                 return "bitwise logical AND immediate";
        case mips_b:                    return "unconditional branch";
        case mips_bal:                  return "branch and link";
        case mips_bc1f:                 return "branch on FP false";
        case mips_bc1fl:                return "branch on FP false likely";
        case mips_bc1t:                 return "branch on FP true";
        case mips_bc1tl:                return "branch on FP true likely";
        case mips_bc2f:                 return "branch on COP2 false";
        case mips_bc2fl:                return "branch on COP2 false likely";
        case mips_bc2t:                 return "branch on COP2 true";
        case mips_bc2tl:                return "branch on COP2 true likely";
        case mips_beq:                  return "branch on equal";
        case mips_beql:                 return "branch on equal likely";
        case mips_bgez:                 return "branch on greater than or equal to zero";
        case mips_bgezal:               return "branch on greater than or equal to zero and link";
        case mips_bgezall:              return "branch on greater than or equal to zero and link likely";
        case mips_bgezl:                return "branch on greater than or equal to zero likely";
        case mips_bgtz:                 return "branch on greater than zero";
        case mips_bgtzl:                return "branch on greater than zero likely";
        case mips_blez:                 return "branch on less than or equal to zero";
        case mips_blezl:                return "branch on less than or equal to zero likely";
        case mips_bltz:                 return "branch on less than zero";
        case mips_bltzal:               return "branch on less than zero and link";
        case mips_bltzall:              return "branch on less than zero and link likely";
        case mips_bltzl:                return "branch on less than zero likely";
        case mips_bne:                  return "branch on not equal";
        case mips_bnel:                 return "branch on not equal likely";
        case mips_break:                return "break point";
        case mips_c_f_s:                return "fp compare false single precision";
        case mips_c_un_s:               return "fp compare unordered single precision";
        case mips_c_eq_s:               return "fp compare equal single precision";
        case mips_c_ueq_s:              return "fp compare unordered equal";
        case mips_c_olt_s:              return "fp compare ordered or less than single precision";
        case mips_c_ult_s:              return "fp compare unordered or less than single precision";
        case mips_c_ole_s:              return "fp compare ordered or less than or equal single precision";
        case mips_c_ule_s:              return "fp compare unordered or less than or equal single precision";
        case mips_c_sf_s:               return "fp compare signaling false single precision";
        case mips_c_ngle_s:             return "fp compare not greater than or less than or equal single precision";
        case mips_c_seq_s:              return "fp compare signaling equal single precision";
        case mips_c_ngl_s:              return "fp compare not greater than or less than single precision";
        case mips_c_lt_s:               return "fp compare less than single precision";
        case mips_c_nge_s:              return "fp compare not greater than or equal single precision";
        case mips_c_le_s:               return "fp compare less than or equal single precision";
        case mips_c_ngt_s:              return "fp compare not greater than single precision";
        case mips_c_f_d:                return "fp compare false double precision";
        case mips_c_un_d:               return "fp compare unordered double precision";
        case mips_c_eq_d:               return "fp compare equal double precision";
        case mips_c_ueq_d:              return "fp compare unordered equal";
        case mips_c_olt_d:              return "fp compare ordered or less than double precision";
        case mips_c_ult_d:              return "fp compare unordered or less than double precision";
        case mips_c_ole_d:              return "fp compare ordered or less than or equal double precision";
        case mips_c_ule_d:              return "fp compare unordered or less than or equal double precision";
        case mips_c_sf_d:               return "fp compare signaling false double precision";
        case mips_c_ngle_d:             return "fp compare not greater than or less than or equal double precision";
        case mips_c_seq_d:              return "fp compare signaling equal double precision";
        case mips_c_ngl_d:              return "fp compare not greater than or less than double precision";
        case mips_c_lt_d:               return "fp compare less than double precision";
        case mips_c_nge_d:              return "fp compare not greater than or equal double precision";
        case mips_c_le_d:               return "fp compare less than or equal double precision";
        case mips_c_ngt_d:              return "fp compare not greater than double precision";
        case mips_c_f_ps:               return "fp compare false pair of single precision";
        case mips_c_un_ps:              return "fp compare unordered pair of single precision";
        case mips_c_eq_ps:              return "fp compare equal pair of single precision";
        case mips_c_ueq_ps:             return "fp compare unordered equal";
        case mips_c_olt_ps:             return "fp compare ordered or less than pair of single precision";
        case mips_c_ult_ps:             return "fp compare unordered or less than pair of single precision";
        case mips_c_ole_ps:             return "fp compare ordered or less than or equal pair of single precision";
        case mips_c_ule_ps:             return "fp compare unordered or less than or equal pair of single precision";
        case mips_c_sf_ps:              return "fp compare signaling false pair of single precision";
        case mips_c_ngle_ps:            return "fp compare not greater than or less than or equal pair of single precision";
        case mips_c_seq_ps:             return "fp compare signaling equal pair of single precision";
        case mips_c_ngl_ps:             return "fp compare not greater than or less than pair of single precision";
        case mips_c_lt_ps:              return "fp compare less than pair of single precision";
        case mips_c_nge_ps:             return "fp compare not greater than or equal pair of single precision";
        case mips_c_le_ps:              return "fp compare less than or equal pair of single precision";
        case mips_c_ngt_ps:             return "fp compare not greater than pair of single precision";
        case mips_cache:                return "perform cache operation";
        case mips_cachee:               return "perform cache operation EVA";
        case mips_ceil_l_s:             return "fixed point ceiling convert to long fixed point";
        case mips_ceil_l_d:             return "fixed point ceiling convert to long fixed point";
        case mips_ceil_w_s:             return "fixed point ceiling convert to word fixed point";
        case mips_ceil_w_d:             return "fixed point ceiling convert to word fixed point";
        case mips_cfc1:                 return "copy control word from fp";
        case mips_cfc2:                 return "copy control word from coprocessor 2";
        case mips_clo:                  return "count leading ones in word";
        case mips_clz:                  return "count leading zeros in word";
        case mips_cop2:                 return "coprocessor operation to coprocessor 2";
        case mips_ctc1:                 return "copy control word to fp";
        case mips_ctc2:                 return "copy control word to coprocessor 2";
        case mips_cvt_d_s:              return "fp convert to double fp";
        case mips_cvt_d_w:              return "fp convert to double fp";
        case mips_cvt_d_l:              return "fp convert to double fp";
        case mips_cvt_l_s:              return "fp convert to long fixed point";
        case mips_cvt_l_d:              return "fp convert to long fixed point";
        case mips_cvt_ps_s:             return "fp convert to paired single";
        case mips_cvt_s_d:              return "fp convert to single fp";
        case mips_cvt_s_w:              return "fp convert to single fp";
        case mips_cvt_s_l:              return "fp convert to single fp";
        case mips_cvt_s_pl:             return "fp convert pair lower to single fp";
        case mips_cvt_s_pu:             return "fp convert pair upper to single fp";
        case mips_cvt_w_s:              return "fp convert to word fixed point";
        case mips_cvt_w_d:              return "fp convert to word fixed point";
        case mips_di:                   return "disable interrupts";
        case mips_div:                  return "divide word";
        case mips_div_s:                return "fp divide";
        case mips_div_d:                return "fp divide";
        case mips_divu:                 return "divide unsigned word";
        case mips_ehb:                  return "execution hazard barrier";
        case mips_ei:                   return "enable interrupts";
        case mips_eret:                 return "exception return";
        case mips_ext:                  return "extract bit field";
        case mips_floor_l_s:            return "fp floor convert to long fixed point";
        case mips_floor_l_d:            return "fp floor convert to long fixed point";
        case mips_floor_w_s:            return "fp floor convert to word fixed point";
        case mips_floor_w_d:            return "fp floor convert to word fixed point";
        case mips_ins:                  return "insert bit field";
        case mips_j:                    return "jump";
        case mips_jal:                  return "jump and link";
        case mips_jalr:                 return "jump and link register";
        case mips_jalr_hb:              return "jump and link register with hazard barrier";
        case mips_jalx:                 return "jump and link exchange";
        case mips_jr:                   return "jump register";
        case mips_jr_hb:                return "jump register with hazard barrier";
        case mips_lb:                   return "load byte";
        case mips_lbe:                  return "load byte EVA";
        case mips_lbu:                  return "load byte unsigned";
        case mips_lbue:                 return "load byte unsigned EVA";
        case mips_ldc1:                 return "load doubleword to fp";
        case mips_ldc2:                 return "load doubleword to coprocessor 2";
        case mips_ldxc1:                return "load doubleword indexed to fp";
        case mips_lh:                   return "load halfword";
        case mips_lhe:                  return "load halfword EVA";
        case mips_lhu:                  return "load halfword unsigned";
        case mips_lhue:                 return "load halfword unsigned EVA";
        case mips_ll:                   return "load linked word";
        case mips_lle:                  return "load linked word EVA";
        case mips_lui:                  return "load upper immediate";
        case mips_luxc1:                return "load doubleword indexed unaligned to fp";
        case mips_lw:                   return "load word";
        case mips_lwc1:                 return "load word to fp";
        case mips_lwc2:                 return "load word to coprocessor 2";
        case mips_lwe:                  return "load word EVA";
        case mips_lwl:                  return "load word left";
        case mips_lwle:                 return "load word left EVA";
        case mips_lwr:                  return "load word right";
        case mips_lwre:                 return "load word right EVA";
        case mips_lwu:                  return "load word unsigned";
        case mips_lwxc1:                return "load word indexed to fp";
        case mips_madd:                 return "multiply and add word to hi, lo";
        case mips_madd_s:               return "fp multiply add";
        case mips_madd_d:               return "fp multiply add";
        case mips_madd_ps:              return "fp multiply add";
        case mips_maddu:                return "multiply and add unsigned word to hi, lo";
        case mips_mfc0:                 return "copy from coprocessor 0";
        case mips_mfc1:                 return "copy word from coprocessor 1";
        case mips_mfc2:                 return "copy word from coprocessor 2";
        case mips_mfhc1:                return "copy word from high half of fp register";
        case mips_mfhc2:                return "copy word from high half of coprocessor 2";
        case mips_mfhi:                 return "copy from hi register";
        case mips_mflo:                 return "copy from lo register";
        case mips_mov_s:                return "fp copy";
        case mips_mov_d:                return "fp copy";
        case mips_mov_ps:               return "fp copy";
        case mips_movf:                 return "copy conditional on fp false";
        case mips_movf_s:               return "fp copy conditional on fp false";
        case mips_movf_d:               return "fp copy conditional on fp false";
        case mips_movf_ps:              return "fp copy conditional on fp false";
        case mips_movn:                 return "copy conditional on not zero";
        case mips_movn_s:               return "copy fp conditional on not zero";
        case mips_movn_d:               return "copy fp conditional on not zero";
        case mips_movn_ps:              return "copy fp conditional on not zero";
        case mips_movt:                 return "copy conditional on floating piont true";
        case mips_movt_s:               return "fp copy conditional on fp true";
        case mips_movt_d:               return "fp copy conditional on fp true";
        case mips_movt_ps:              return "fp copy conditional on fp true";
        case mips_movz:                 return "copy conditional on zero";
        case mips_movz_s:               return "fp copy conditional on zero";
        case mips_movz_d:               return "fp copy conditional on zero";
        case mips_movz_ps:              return "fp copy conditional on zero";
        case mips_msub:                 return "multiply and subtract word";
        case mips_msub_s:               return "fp multiple and subtract";
        case mips_msub_d:               return "fp multiple and subtract";
        case mips_msub_ps:              return "fp multiple and subtract";
        case mips_msubu:                return "multiply and subtract word to hi, lo";
        case mips_mtc0:                 return "copy to coprocessor 0";
        case mips_mtc1:                 return "copy word to fp";
        case mips_mtc2:                 return "copy word to coprocessor 2";
        case mips_mthc1:                return "copy word to high half of fp register";
        case mips_mthc2:                return "copy word to high half of coprocessor 2 register";
        case mips_mthi:                 return "copy to hi register";
        case mips_mtlo:                 return "copy to lo register";
        case mips_mul:                  return "multiply word to GPR";
        case mips_mul_s:                return "fp multiply";
        case mips_mul_d:                return "fp multiply";
        case mips_mul_ps:               return "fp multiply";
        case mips_mult:                 return "multiply word";
        case mips_multu:                return "multiply unsigned word";
        case mips_neg_s:                return "fp negate";
        case mips_neg_d:                return "fp negate";
        case mips_neg_ps:               return "fp negate";
        case mips_nmadd_s:              return "fp negative multiply add";
        case mips_nmadd_d:              return "fp negative multiply add";
        case mips_nmadd_ps:             return "fp negative multiply add";
        case mips_nmsub_s:              return "fp negative multply subtract";
        case mips_nmsub_d:              return "fp negative multply subtract";
        case mips_nmsub_ps:             return "fp negative multply subtract";
        case mips_nop:                  return "no operation";
        case mips_nor:                  return "not OR";
        case mips_or:                   return "bitwise OR";
        case mips_ori:                  return "bitwise OR immediate";
        case mips_pause:                return "wait for the LLBit to clear";
        case mips_pll_ps:               return "pair lower lower";
        case mips_plu_ps:               return "pair lower upper";
        case mips_pref:                 return "prefetch";
        case mips_prefe:                return "prefetch EVA";
        case mips_prefx:                return "prefetch indexed";
        case mips_pul_ps:               return "pair upper lower";
        case mips_puu_ps:               return "pair upper upper";
        case mips_rdhwr:                return "read hardware register";
        case mips_rdpgpr:               return "read GPR from previous shadow set";
        case mips_recip_s:              return "reciprocal approximation";
        case mips_recip_d:              return "reciprocal approximation";
        case mips_rotr:                 return "rotate word right";
        case mips_rotrv:                return "rotate word right variable";
        case mips_round_l_s:            return "fp round to long fixed point";
        case mips_round_l_d:            return "fp round to long fixed point";
        case mips_round_w_s:            return "fp round to word fixed point";
        case mips_round_w_d:            return "fp round to word fixed point";
        case mips_rsqrt_s:              return "reciprocal square root approximation";
        case mips_rsqrt_d:              return "reciprocal square root approximation";
        case mips_sb:                   return "store byte";
        case mips_sbe:                  return "store byte EVA";
        case mips_sc:                   return "store conditional word";
        case mips_sce:                  return "store conditional word EVA";
        case mips_sdc1:                 return "store doubleword from fp";
        case mips_sdc2:                 return "store doubleword from coprocessor 2";
        case mips_sdxc1:                return "store doubleword indexed from fp";
        case mips_seb:                  return "sign extend byte";
        case mips_seh:                  return "sign extend halfword";
        case mips_sh:                   return "store halfword";
        case mips_she:                  return "store halfword EVA";
        case mips_sll:                  return "shift word left logical";
        case mips_sllv:                 return "shift word left logical variable";
        case mips_slt:                  return "set on less than";
        case mips_slti:                 return "set on less than immediate";
        case mips_sltiu:                return "set on less than immediate unsigned";
        case mips_sltu:                 return "set on less than unsigned";
        case mips_sqrt_s:               return "fp square root";
        case mips_sqrt_d:               return "fp square root";
        case mips_sra:                  return "shift word right arithmetic";
        case mips_srav:                 return "shift word right arithmetic variable";
        case mips_srl:                  return "shift word right logical";
        case mips_srlv:                 return "shift word right logical variable";
        case mips_ssnop:                return "superscalar no operation";
        case mips_sub:                  return "subtract word";
        case mips_sub_s:                return "subtract fp";
        case mips_sub_d:                return "subtract fp";
        case mips_sub_ps:               return "subtract fp";
        case mips_subu:                 return "subtract unsigned word";
        case mips_suxc1:                return "store doubleword indexed unaligned from fp";
        case mips_sw:                   return "store word";
        case mips_swc1:                 return "store word from fp";
        case mips_swc2:                 return "store word from coprocessor 2";
        case mips_swe:                  return "store word EVA";
        case mips_swl:                  return "store word left";
        case mips_swle:                 return "store word left EVA";
        case mips_swr:                  return "store word right";
        case mips_swre:                 return "store word right EVA";
        case mips_swxc1:                return "store word indexed from fp";
        case mips_sync:                 return "synchronize";
        case mips_synci:                return "synchronize caches to make instruction writes effective";
        case mips_syscall:              return "system call";
        case mips_teq:                  return "trap if equal";
        case mips_teqi:                 return "trap if equal immediate";
        case mips_tge:                  return "trap if greater or equal";
        case mips_tgei:                 return "trap if greater or equal immediate";
        case mips_tgeiu:                return "trap if greater or equal immediate unsigned";
        case mips_tgeu:                 return "trap if greater or equal unsigned";
        case mips_tlbinv:               return "TLB invalidate";
        case mips_tlbinvf:              return "TLB invalidate flush";
        case mips_tlbp:                 return "probe TLB for matching entry";
        case mips_tlbr:                 return "read indexed TLB entry";
        case mips_tlbwi:                return "write indexed TLB entry";
        case mips_tlbwr:                return "write random TLB entry";
        case mips_tlt:                  return "trap if less than";
        case mips_tlti:                 return "trap if less than immediate";
        case mips_tltiu:                return "trap if less than immediate unsigned";
        case mips_tltu:                 return "trap if less than unsigned";
        case mips_tne:                  return "trap if not equal";
        case mips_tnei:                 return "trap if not equal immediate";
        case mips_trunc_l_s:            return "fp truncate to long fixed point";
        case mips_trunc_l_d:            return "fp truncate to long fixed point";
        case mips_trunc_w_s:            return "fp truncate to word fixed point";
        case mips_trunc_w_d:            return "fp truncate to word fixed point";
        case mips_wait:                 return "enter standby mode";
        case mips_wrpgpr:               return "write to GPR in previous shadow set";
        case mips_wsbh:                 return "word swap bytes within halfwords";
        case mips_xor:                  return "exclusive OR";
        case mips_xori:                 return "exclusive OR immediate";
        case mips_last_instruction:     ASSERT_not_reachable("not a valid mips instruction kind");
    }
    ASSERT_not_reachable("invalid mips instruction kind: " + StringUtility::numberToString(insn->get_kind()));
}

bool
Mips32::isUnknown(const SgAsmInstruction *insn_) const {
    auto insn = isSgAsmMipsInstruction(insn_);
    ASSERT_not_null(insn);
    return mips_unknown_instruction == insn->get_kind();
}

bool
Mips32::isControlTransfer(const SgAsmInstruction *insn_) const {
    auto insn = isSgAsmMipsInstruction(insn_);
    ASSERT_not_null(insn);

    // A control transfer instruction (CTI) is a branch, jump, or NAL, ERET, ERETNC, DERET, WAIT, and PAUSE
    switch (insn->get_kind()) {
        case mips_b:
        case mips_bal:
        case mips_bc1f:
        case mips_bc1fl:
        case mips_bc1t:
        case mips_bc1tl:
        case mips_bc2f:
        case mips_bc2fl:
        case mips_bc2t:
        case mips_bc2tl:
        case mips_beq:
        case mips_beql:
        case mips_bgez:
        case mips_bgezal:
        case mips_bgezall:
        case mips_bgezl:
        case mips_bgtz:
        case mips_bgtzl:
        case mips_blez:
        case mips_blezl:
        case mips_bltz:
        case mips_bltzal:
        case mips_bltzall:
        case mips_bltzl:
        case mips_bne:
        case mips_bnel:
     // case mips_deret:
        case mips_eret:
     // case mips_eretnc:
        case mips_j:
        case mips_jal:
        case mips_jalr:
        case mips_jalr_hb:
        case mips_jalx:
        case mips_jr:
        case mips_jr_hb:
     // case mips_nal:
        case mips_pause:
        case mips_wait:
            return true;
        default:
            return false;
    }
}

bool
Mips32::terminatesBasicBlock(SgAsmInstruction *insn_) const {
    auto insn = isSgAsmMipsInstruction(insn_);
    ASSERT_not_null(insn);
    switch (insn->get_kind()) {
        case mips_b:
        case mips_bal:
        case mips_bc1f:
        case mips_bc1fl:
        case mips_bc1t:
        case mips_bc1tl:
        case mips_bc2f:
        case mips_bc2fl:
        case mips_bc2t:
        case mips_bc2tl:
        case mips_beq:
        case mips_beql:
        case mips_bgez:
        case mips_bgezal:
        case mips_bgezall:
        case mips_bgezl:
        case mips_bgtz:
        case mips_bgtzl:
        case mips_blez:
        case mips_blezl:
        case mips_bltz:
        case mips_bltzal:
        case mips_bltzall:
        case mips_bltzl:
        case mips_bne:
        case mips_bnel:
        case mips_break: // ???
        case mips_j:
        case mips_jal:
        case mips_jalr:
        case mips_jalr_hb:
        case mips_jalx:
        case mips_jr:
        case mips_jr_hb:
        case mips_syscall:
        case mips_teq:
        case mips_teqi:
        case mips_tge:
        case mips_tgei:
        case mips_tgeiu:
        case mips_tgeu:
        case mips_tlt:
        case mips_tlti:
        case mips_tltiu:
        case mips_tltu:
        case mips_tne:
        case mips_tnei:
            return true;
        default:
            return false;
    }
}

bool
Mips32::isFunctionCallFast(const std::vector<SgAsmInstruction*> &insns, rose_addr_t *target, rose_addr_t *return_va) const {
    if (insns.empty())
        return false;
    auto last = isSgAsmMipsInstruction(insns.back());
    ASSERT_not_null(last);

    switch (last->get_kind()) {
        case mips_bgezal:
        case mips_bgezall:
        case mips_bltzal:
        case mips_bltzall:
        case mips_jal:
        case mips_jalr:
        case mips_jalr_hb:
        case mips_jalx: {
            if (target)
                branchTarget(last).assignTo(*target); // target will not be changed if unknown
            if (return_va)
                *return_va = last->get_address() + last->get_size();
            return true;
        }
        default:
            return false;
    }
}

bool
Mips32::isFunctionReturnFast(const std::vector<SgAsmInstruction*> &insns) const {
    if (insns.empty())
        return false;
    auto last = isSgAsmMipsInstruction(insns.back());
    ASSERT_not_null(last);

    if (last->get_kind() != mips_jr)
        return false;
    const SgAsmExpressionPtrList &args = last->get_operandList()->get_operands();
    if (args.size() < 1)
        return false;
    SgAsmRegisterReferenceExpression *rre = isSgAsmRegisterReferenceExpression(args[0]);
    if (!rre)
        return false;
    if (rre->get_descriptor().majorNumber() != mips_regclass_gpr || rre->get_descriptor().minorNumber() != 31)
        return false;
    return true; // this is a "JR ra" instruction.
}

Sawyer::Optional<rose_addr_t>
Mips32::branchTarget(SgAsmInstruction *insn_) const {
    auto insn = isSgAsmMipsInstruction(insn_);
    ASSERT_not_null(insn);

    SgAsmExpressionPtrList &args = insn->get_operandList()->get_operands();
    switch (insn->get_kind()) {
        case mips_b:
        case mips_bal:
        case mips_j:
        case mips_jal:
        case mips_jalx:
            // target address stored in first argument
            ASSERT_require(args.size() >= 1);
            ASSERT_require(isSgAsmIntegerValueExpression(args[0]));
            return isSgAsmIntegerValueExpression(args[0])->get_absoluteValue();

        case mips_bgez:
        case mips_bgezal:
        case mips_bgezall:
        case mips_bgezl:
        case mips_bgtz:
        case mips_bgtzl:
        case mips_blez:
        case mips_blezl:
        case mips_bltz:
        case mips_bltzal:
        case mips_bltzall:
        case mips_bltzl:
            // target address stored in the second argument
            ASSERT_require(args.size() >= 2);
            ASSERT_require(isSgAsmIntegerValueExpression(args[1]));
            return isSgAsmIntegerValueExpression(args[1])->get_absoluteValue();

        case mips_beq:
        case mips_beql:
        case mips_bne:
        case mips_bnel:
            // target address stored in the third argument
            ASSERT_require(args.size() >= 3);
            ASSERT_require(isSgAsmIntegerValueExpression(args[2]));
            return isSgAsmIntegerValueExpression(args[2])->get_absoluteValue();

        default:
            // no known target
            return Sawyer::Nothing();
    }
}

AddressSet
Mips32::getSuccessors(SgAsmInstruction *insn_, bool &complete) const {
    auto insn = isSgAsmMipsInstruction(insn_);
    ASSERT_not_null(insn);

    complete = false;
    AddressSet successors;

    switch (insn->get_kind()) {
        case mips_b:
        case mips_bal:
        case mips_break:
        case mips_j:
        case mips_jal:
        case mips_jalr:
        case mips_jalx:
        case mips_jr:
        case mips_jr_hb:
        case mips_syscall:
            // unconditional branch
            if (Sawyer::Optional<rose_addr_t> target = branchTarget(insn)) {
                successors.insert(*target);
                complete = true;
            }
            break;

        case mips_beq:
        case mips_beql:
        case mips_bgez:
        case mips_bgezal:
        case mips_bgezall:
        case mips_bgezl:
        case mips_bgtz:
        case mips_bgtzl:
        case mips_blez:
        case mips_blezl:
        case mips_bltz:
        case mips_bltzal:
        case mips_bltzall:
        case mips_bltzl:
        case mips_bne:
        case mips_bnel:
        case mips_teq:
        case mips_teqi:
        case mips_tge:
        case mips_tgei:
        case mips_tgeiu:
        case mips_tgeu:
        case mips_tlt:
        case mips_tlti:
        case mips_tltiu:
        case mips_tltu:
        case mips_tne:
        case mips_tnei:
            // conditional branch
            if (Sawyer::Optional<rose_addr_t> target = branchTarget(insn)) {
                successors.insert(*target);
                complete = true;
            }
            successors.insert(insn->get_address() + insn->get_size()); // fall through address
            break;

        default:
            // fall through
            successors.insert(insn->get_address() + insn->get_size());
            complete = true;
            break;
    }
    return successors;
}

Disassembler::Base::Ptr
Mips32::newInstructionDecoder() const {
    return Disassembler::Mips::instance(shared_from_this());
}

Unparser::Base::Ptr
Mips32::newUnparser() const {
    return Unparser::Mips::instance(shared_from_this());
}

InstructionSemantics::BaseSemantics::Dispatcher::Ptr
Mips32::newInstructionDispatcher(const InstructionSemantics::BaseSemantics::RiscOperators::Ptr &ops) const {
    return InstructionSemantics::DispatcherMips::instance(shared_from_this(), ops);
}

std::vector<Partitioner2::FunctionPrologueMatcher::Ptr>
Mips32::functionPrologueMatchers(const Partitioner2::EnginePtr&) const {
    std::vector<Partitioner2::FunctionPrologueMatcher::Ptr> retval;
    retval.push_back(Partitioner2::ModulesMips::MatchRetAddiu::instance());
    return retval;
}

} // namespace
} // namespace
} // namespace

#endif
