#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jul 14 14:44:54 2021
# Process ID: 2908
# Current directory: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty
# Command line: vivado ebaz4205_top.xpr
# Log file: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/vivado.log
# Journal file: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ebaz4205_top.xpr
INFO: [Project 1-313] Project file moved from '/home/dan/src/mlperf-tiny-ebaz4205/hw/build-1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dan/src/mlperf-tiny-ebaz4205/hw/IP/DPU-TRD'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dan/xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 7271.832 ; gain = 68.105 ; free physical = 3097 ; free virtual = 7659
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:DPUCZDX8G:3.3 - DPUCZDX8G_0
Successfully read diagram <system> from block design file </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 8625.832 ; gain = 1251.949 ; free physical = 2966 ; free virtual = 7513
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {250}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {2 422 498} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT1_PORT {clk_out2x} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {200} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {12} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {90.074} CONFIG.CLKOUT1_PHASE_ERROR {87.180} CONFIG.CLKOUT2_JITTER {102.086} CONFIG.CLKOUT2_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins DPUCZDX8G_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins DPUCZDX8G_0/s_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
set_property location {1 459 494} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins DPUCZDX8G_0/dpu_2x_clk] [get_bd_pins clk_wiz_0/clk_out2x]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins DPUCZDX8G_0/m_axi_dpu_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2x] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins clk_wiz_0/clk_out2x]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins clk_wiz_0/clk_out2x]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_1
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2x] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins DPUCZDX8G_0/dpu_2x_resetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_aresetn] [get_bd_pins DPUCZDX8G_0/m_axi_dpu_aresetn]
regenerate_bd_layout -routing
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </DPUCZDX8G_0/S_AXI/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
CRITICAL WARNING: [BD 41-1348] Reset pin /DPUCZDX8G_0/s_axi_aresetn (associated clock /DPUCZDX8G_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP0(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_DATA0(200000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP1(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_DATA1(200000000)
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /processing_system7_0/S_AXI_HP2(64) and /DPUCZDX8G_0/DPU0_M_AXI_INSTR(32)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP2(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_INSTR(200000000)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /processing_system7_0/FCLK_RESET0_N(ACTIVE_LOW)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8835.762 ; gain = 0.000 ; free physical = 2703 ; free virtual = 7302
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins DPUCZDX8G_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins DPUCZDX8G_0/s_axi_aclk]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </DPUCZDX8G_0/S_AXI/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
CRITICAL WARNING: [BD 41-1348] Reset pin /DPUCZDX8G_0/s_axi_aresetn (associated clock /DPUCZDX8G_0/s_axi_aclk) is connected to asynchronous reset source /processing_system7_0/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK0.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP0(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_DATA0(200000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP1(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_DATA1(200000000)
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /processing_system7_0/S_AXI_HP2(64) and /DPUCZDX8G_0/DPU0_M_AXI_INSTR(32)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP2(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_INSTR(200000000)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /processing_system7_0/FCLK_RESET0_N(ACTIVE_LOW)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8835.762 ; gain = 0.000 ; free physical = 2647 ; free virtual = 7274
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT1_PORT {clk_out400} CONFIG.CLK_OUT2_PORT {clk_out200} CONFIG.CLK_OUT3_PORT {clk_out100} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {190.518} CONFIG.CLKOUT3_PHASE_ERROR {222.305}] [get_bd_cells clk_wiz_0]
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins DPUCZDX8G_0/s_axi_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_2
endgroup
disconnect_bd_net /processing_system7_0_FCLK_RESET0_N [get_bd_pins DPUCZDX8G_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_2/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
disconnect_bd_net /clk_wiz_0_clk_out2x [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out100] [get_bd_pins proc_sys_reset_2/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out100] [get_bd_pins DPUCZDX8G_0/s_axi_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_2/peripheral_aresetn] [get_bd_pins DPUCZDX8G_0/s_axi_aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out100] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out200] [get_bd_pins DPUCZDX8G_0/m_axi_dpu_aclk]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP2_ACLK] [get_bd_pins clk_wiz_0/clk_out200]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out400] [get_bd_pins DPUCZDX8G_0/dpu_2x_clk]
regenerate_bd_layout -routing
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </DPUCZDX8G_0/S_AXI/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP0(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_DATA0(200000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /processing_system7_0/S_AXI_HP1(400000000) and /DPUCZDX8G_0/DPU0_M_AXI_DATA1(200000000)
ERROR: [BD 41-237] Bus Interface property DATA_WIDTH does not match between /processing_system7_0/S_AXI_HP2(64) and /DPUCZDX8G_0/DPU0_M_AXI_INSTR(32)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /clk_wiz_0/reset(ACTIVE_HIGH) and /processing_system7_0/FCLK_RESET0_N(ACTIVE_LOW)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {32}] [get_bd_cells processing_system7_0]
endgroup
disconnect_bd_net /clk_wiz_0_clk_out2x [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
disconnect_bd_net /clk_wiz_0_clk_out2x [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP1_ACLK] [get_bd_pins clk_wiz_0/clk_out200]
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins clk_wiz_0/clk_out200]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </DPUCZDX8G_0/S_AXI/reg0> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_DATA1>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM> is not assigned into address space </DPUCZDX8G_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8883.840 ; gain = 0.000 ; free physical = 2212 ; free virtual = 6901
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs DPUCZDX8G_0/S_AXI/reg0] -force
Slave segment '/DPUCZDX8G_0/S_AXI/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 16M ]>.
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_DPUCZDX8G_0_reg0}]
assign_bd_address -target_address_space /DPUCZDX8G_0/DPU0_M_AXI_DATA0 [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/DPUCZDX8G_0/DPU0_M_AXI_DATA0' at <0x0000_0000 [ 256M ]>.
set_property range 16M [get_bd_addr_segs {DPUCZDX8G_0/DPU0_M_AXI_DATA0/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_DPUCZDX8G_0_reg0}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /DPUCZDX8G_0/DPU0_M_AXI_DATA0 [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/DPUCZDX8G_0/DPU0_M_AXI_DATA0' at <0x0000_0000 [ 256M ]>.
set_property range 16M [get_bd_addr_segs {DPUCZDX8G_0/DPU0_M_AXI_DATA0/SEG_processing_system7_0_HP0_DDR_LOWOCM}]
assign_bd_address -target_address_space /DPUCZDX8G_0/DPU0_M_AXI_DATA1 [get_bd_addr_segs processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM' is being assigned into address space '/DPUCZDX8G_0/DPU0_M_AXI_DATA1' at <0x0000_0000 [ 16M ]>.
assign_bd_address -target_address_space /DPUCZDX8G_0/DPU0_M_AXI_INSTR [get_bd_addr_segs processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
Slave segment '/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM' is being assigned into address space '/DPUCZDX8G_0/DPU0_M_AXI_INSTR' at <0x0000_0000 [ 256M ]>.
set_property range 16M [get_bd_addr_segs {DPUCZDX8G_0/DPU0_M_AXI_INSTR/SEG_processing_system7_0_HP2_DDR_LOWOCM}]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs DPUCZDX8G_0/S_AXI/reg0] -force
Slave segment '/DPUCZDX8G_0/S_AXI/reg0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 16M ]>.
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TIME_HOUR(14) on '/DPUCZDX8G_0' with propagated value(15). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TIME_QUARTER(3) on '/DPUCZDX8G_0' with propagated value(2). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [Common 17-365] Interrupt caught but 'launch_runs' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'processing_system7_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DPUCZDX8G_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd
INFO: [Common 17-681] Processing pending cancel.
generate_target all [get_files  /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hdl/system_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-3420] Updated fp_exp to use current project options
INFO: [IP_Flow 19-3420] Updated fp_convert to use current project options
INFO: [IP_Flow 19-3420] Updated fp_div to use current project options
INFO: [IP_Flow 19-3420] Updated fp_acc to use current project options
INFO: [IP_Flow 19-3420] Updated fp_add to use current project options
INFO: [BD 41-1029] Generation completed for the IP Integrator block DPUCZDX8G_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
Exporting to file /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:01:01 ; elapsed = 00:00:55 . Memory (MB): peak = 8961.164 ; gain = 0.000 ; free physical = 2397 ; free virtual = 7447
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_DPUCZDX8G_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all system_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all system_proc_sys_reset_2_0] }
export_ip_user_files -of_objects [get_files /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_DPUCZDX8G_0_0_synth_1 system_clk_wiz_0_0_synth_1 system_proc_sys_reset_0_0_synth_1 system_proc_sys_reset_1_0_synth_1 system_proc_sys_reset_2_0_synth_1 -jobs 4
[Wed Jul 14 15:42:01 2021] Launched system_processing_system7_0_0_synth_1, system_DPUCZDX8G_0_0_synth_1, system_clk_wiz_0_0_synth_1, system_proc_sys_reset_0_0_synth_1, system_proc_sys_reset_1_0_synth_1, system_proc_sys_reset_2_0_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_processing_system7_0_0_synth_1/runme.log
system_DPUCZDX8G_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_DPUCZDX8G_0_0_synth_1/runme.log
system_clk_wiz_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_clk_wiz_0_0_synth_1/runme.log
system_proc_sys_reset_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_proc_sys_reset_0_0_synth_1/runme.log
system_proc_sys_reset_1_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_proc_sys_reset_1_0_synth_1/runme.log
system_proc_sys_reset_2_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_proc_sys_reset_2_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd] -directory /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.ip_user_files/sim_scripts -ip_user_files_dir /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.ip_user_files -ipstatic_source_dir /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.cache/compile_simlib/modelsim} {questa=/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.cache/compile_simlib/questa} {ies=/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.cache/compile_simlib/ies} {xcelium=/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.cache/compile_simlib/xcelium} {vcs=/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.cache/compile_simlib/vcs} {riviera=/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_CORE0_FIQ_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/Core0_nFIQ] [get_bd_pins DPUCZDX8G_0/dpu_interrupt]
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout -routing
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter TIME_HOUR(14) on '/DPUCZDX8G_0' with propagated value(15). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 9093.582 ; gain = 0.000 ; free physical = 687 ; free virtual = 3629
save_bd_design
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP1_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data1_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_data0_arid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_AWID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_awid'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP2_ARID'(6) to pin: '/DPUCZDX8G_0/dpu0_m_axi_instr_arid'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/sim/system.vhd
VHDL Output written to : /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hdl/system_wrapper.vhd
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP1'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP2'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_DPUCZDX8G_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP system_processing_system7_0_0
[Wed Jul 14 15:47:54 2021] Launched system_processing_system7_0_0_synth_1, system_DPUCZDX8G_0_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_processing_system7_0_0_synth_1/runme.log
system_DPUCZDX8G_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_DPUCZDX8G_0_0_synth_1/runme.log
synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/synth_1/runme.log
[Wed Jul 14 15:47:54 2021] Launched impl_1...
Run output will be captured here: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:32 ; elapsed = 00:01:25 . Memory (MB): peak = 9100.582 ; gain = 7.000 ; free physical = 4308 ; free virtual = 7342
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
startgroup
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
reset_run synth_1
reset_run system_DPUCZDX8G_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 14 16:29:20 2021] Launched system_DPUCZDX8G_0_0_synth_1, synth_1...
Run output will be captured here:
system_DPUCZDX8G_0_0_synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/system_DPUCZDX8G_0_0_synth_1/runme.log
synth_1: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/synth_1/runme.log
[Wed Jul 14 16:29:20 2021] Launched impl_1...
Run output will be captured here: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-dirty/ebaz4205_top.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 14 17:01:31 2021...
