X86_64 W+RR+WR+WR+mfence+mfence+mfences
"Rfe MFencedRR Fre MFencedWR Fre MFencesWR Fre"
Cycle=Rfe MFencedRR Fre MFencedWR Fre MFencesWR Fre
Relax=
Safe=Rfe Fre MFencesWR MFencedWR MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:x=T
Com=Rf Fr Fr Fr
Orig=Rfe MFencedRR Fre MFencedWR Fre MFencesWR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rbx; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $2,(x) | movq (x),%rax | movq $1,(y)   | movq $1,(x)   ;
             | mfence        | mfence        | mfence        ;
             | movq (y),%rbx | movq (x),%rax | movq (x),%rax ;
exists (x=2 /\ 1:rax=2 /\ 1:rbx=0 /\ 2:rax=0 /\ 3:rax=1)
