Implementation;Generate BitStream;RootName:ants_master
Implementation;Generate BitStream||(null)||Please refer to the log file for details about 1 Info(s)||ants_master_prgdata_log.rpt;liberoaction://open_report/file/ants_master_prgdata_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:ants_master
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(32);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/32||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/35||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||ants_master.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/58||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||ants_master.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/139||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CG532 ||@W:Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored||ants_master.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/143||distance_sensor_hdl.v(66);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/66
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port distance_count. Formal has width 32, Actual 1||ants_master.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/146||distance_sensor_hdl.v(35);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/35
Implementation;Synthesis|| CG532 ||@W:Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored||ants_master.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/155||n64_read_module.v(29);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_read_module.v'/linenumber/29
Implementation;Synthesis|| CG133 ||@W:No assignment to error||ants_master.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/156||n64_read_module.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_read_module.v'/linenumber/24
Implementation;Synthesis|| CG532 ||@W:Initial statement will only initialize memories through the usage of $readmemh and $readmemb. Everything else is ignored||ants_master.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/163||servo_hdl.v(180);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/180
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of PADDR[31:0] are unused||ants_master.srr(168);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/168||servo_hdl.v(11);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/11
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[21] is always 0, optimizing ...||ants_master.srr(170);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/170||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[22] is always 0, optimizing ...||ants_master.srr(171);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/171||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[23] is always 0, optimizing ...||ants_master.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/172||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[24] is always 0, optimizing ...||ants_master.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/173||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[25] is always 0, optimizing ...||ants_master.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/174||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[26] is always 0, optimizing ...||ants_master.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/175||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[27] is always 0, optimizing ...||ants_master.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/176||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[28] is always 0, optimizing ...||ants_master.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/177||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[29] is always 0, optimizing ...||ants_master.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/178||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[30] is always 0, optimizing ...||ants_master.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/179||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit time_count[31] is always 0, optimizing ...||ants_master.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/180||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 21 of time_count[31:0] ||ants_master.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/181||servo_hdl.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\servo_hdl.v'/linenumber/191
Implementation;Synthesis|| CL189 ||@W:Register bit command_byte[0] is always 1, optimizing ...||ants_master.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/183||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[17] is always 0, optimizing ...||ants_master.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/184||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[18] is always 0, optimizing ...||ants_master.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/185||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[19] is always 0, optimizing ...||ants_master.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/186||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[20] is always 0, optimizing ...||ants_master.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/187||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[21] is always 0, optimizing ...||ants_master.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/188||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[22] is always 0, optimizing ...||ants_master.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/189||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL189 ||@W:Register bit long_count[23] is always 0, optimizing ...||ants_master.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/190||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 17 of long_count[23:0] ||ants_master.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/191||n64_serial_interface.v(61);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/61
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of command_byte[7:0] ||ants_master.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/193||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 2 of command_byte[7:1] ||ants_master.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/195||n64_serial_interface.v(84);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_serial_interface.v'/linenumber/84
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of PADDR[31:0] are unused||ants_master.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/198||n64_apb_interface.v(11);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\n64_apb_interface.v'/linenumber/11
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 2 of PRDATA[31:0] ||ants_master.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/200||distance_sensor_hdl.v(40);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/40
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of PADDR[31:0] are unused||ants_master.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/202||distance_sensor_hdl.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/16
Implementation;Synthesis|| CL159 ||@W:Input PWDATA is unused||ants_master.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/204||distance_sensor_hdl.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/17
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[23] is always 0, optimizing ...||ants_master.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/205||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[24] is always 0, optimizing ...||ants_master.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/206||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[25] is always 0, optimizing ...||ants_master.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/207||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[26] is always 0, optimizing ...||ants_master.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/208||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[27] is always 0, optimizing ...||ants_master.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/209||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[28] is always 0, optimizing ...||ants_master.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/210||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[29] is always 0, optimizing ...||ants_master.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/211||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[30] is always 0, optimizing ...||ants_master.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/212||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL189 ||@W:Register bit count_clk[31] is always 0, optimizing ...||ants_master.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/213||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 23 of count_clk[31:0] ||ants_master.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/214||distance_sensor_hdl.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\hdl\distance_sensor_hdl.v'/linenumber/73
Implementation;Synthesis|| CL159 ||@W:Input IADDR is unused||ants_master.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\synthesis\ants_master.srr'/linenumber/216||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'C:\Users\collmae\Documents\GitHub\373\ants_master\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||(null)||Please refer to the log file for details about 113 Warning(s)||ants_master.srr;liberoaction://open_report/file/ants_master.srr||(null);(null)
Implementation;Compile;RootName:ants_master
Implementation;Compile||(null)||Please refer to the log file for details about 278 Warning(s) , 1 Info(s)||ants_master_compile_log.rpt;liberoaction://open_report/file/ants_master_compile_log.rpt||(null);(null)
