--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35383 paths analyzed, 1140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.994ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_48 (SLICE_X17Y12.A6), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.334 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X15Y15.B4      net (fanout=3)        0.900   seq_/rf_/rf_3<24>
    SLICE_X15Y15.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y3.B8        net (fanout=6)        1.053   seq_tx_data<8>
    DSP48_X0Y3.M0        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y12.A6      net (fanout=4)        1.579   seq_/alu_/mult_data<0>
    SLICE_X17Y12.CLK     Tas                   0.322   seq_/rf_/rf_3<48>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT17
                                                       seq_/rf_/rf_3_48
    -------------------------------------------------  ---------------------------
    Total                                      7.924ns (4.392ns logic, 3.532ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.244 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.B3      net (fanout=17)       1.054   inst_wd<4>
    SLICE_X14Y17.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        0.970   seq_tx_data<9>
    DSP48_X0Y3.M0        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y12.A6      net (fanout=4)        1.579   seq_/alu_/mult_data<0>
    SLICE_X17Y12.CLK     Tas                   0.322   seq_/rf_/rf_3<48>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT17
                                                       seq_/rf_/rf_3_48
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (4.280ns logic, 3.603ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_48 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.244 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X15Y14.D2      net (fanout=17)       1.109   inst_wd<4>
    SLICE_X15Y14.D       Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.789   seq_tx_data<6>
    DSP48_X0Y3.M0        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y12.A6      net (fanout=4)        1.579   seq_/alu_/mult_data<0>
    SLICE_X17Y12.CLK     Tas                   0.322   seq_/rf_/rf_3<48>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT17
                                                       seq_/rf_/rf_3_48
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (4.336ns logic, 3.477ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_2 (SLICE_X16Y11.C2), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.332 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X15Y15.B4      net (fanout=3)        0.900   seq_/rf_/rf_3<24>
    SLICE_X15Y15.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y3.B8        net (fanout=6)        1.053   seq_tx_data<8>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y11.C2      net (fanout=4)        1.526   seq_/alu_/mult_data<2>
    SLICE_X16Y11.CLK     Tas                   0.341   seq_/rf_/rf_3<3>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT91
                                                       seq_/rf_/rf_3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.890ns (4.411ns logic, 3.479ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.B3      net (fanout=17)       1.054   inst_wd<4>
    SLICE_X14Y17.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        0.970   seq_tx_data<9>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y11.C2      net (fanout=4)        1.526   seq_/alu_/mult_data<2>
    SLICE_X16Y11.CLK     Tas                   0.341   seq_/rf_/rf_3<3>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT91
                                                       seq_/rf_/rf_3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.849ns (4.299ns logic, 3.550ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.779ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X15Y14.D2      net (fanout=17)       1.109   inst_wd<4>
    SLICE_X15Y14.D       Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.789   seq_tx_data<6>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X16Y11.C2      net (fanout=4)        1.526   seq_/alu_/mult_data<2>
    SLICE_X16Y11.CLK     Tas                   0.341   seq_/rf_/rf_3<3>
                                                       seq_/rf_/Mmux_rf[3][15]_i_wdata[15]_mux_2_OUT91
                                                       seq_/rf_/rf_3_2
    -------------------------------------------------  ---------------------------
    Total                                      7.779ns (4.355ns logic, 3.424ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_34 (SLICE_X17Y11.C1), 192 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seq_/rf_/rf_3_24 (FF)
  Destination:          seq_/rf_/rf_3_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.882ns (Levels of Logic = 3)
  Clock Path Skew:      -0.037ns (0.332 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seq_/rf_/rf_3_24 to seq_/rf_/rf_3_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y17.AQ      Tcko                  0.447   seq_/rf_/rf_3<27>
                                                       seq_/rf_/rf_3_24
    SLICE_X15Y15.B4      net (fanout=3)        0.900   seq_/rf_/rf_3<24>
    SLICE_X15Y15.B       Tilo                  0.259   seq_/rf_/rf_3<60>
                                                       seq_/rf_/Mmux_o_data_a151
    DSP48_X0Y3.B8        net (fanout=6)        1.053   seq_tx_data<8>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y11.C1      net (fanout=4)        1.537   seq_/alu_/mult_data<2>
    SLICE_X17Y11.CLK     Tas                   0.322   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT91
                                                       seq_/rf_/rf_3_34
    -------------------------------------------------  ---------------------------
    Total                                      7.882ns (4.392ns logic, 3.490ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.841ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X14Y17.B3      net (fanout=17)       1.054   inst_wd<4>
    SLICE_X14Y17.B       Tilo                  0.203   seq_/rf_/rf_3<61>
                                                       seq_/rf_/Mmux_o_data_a161
    DSP48_X0Y3.B9        net (fanout=6)        0.970   seq_tx_data<9>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y11.C1      net (fanout=4)        1.537   seq_/alu_/mult_data<2>
    SLICE_X17Y11.CLK     Tas                   0.322   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT91
                                                       seq_/rf_/rf_3_34
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (4.280ns logic, 3.561ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_4 (FF)
  Destination:          seq_/rf_/rf_3_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.242 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_4 to seq_/rf_/rf_3_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.AQ      Tcko                  0.391   inst_wd<7>
                                                       inst_wd_4
    SLICE_X15Y14.D2      net (fanout=17)       1.109   inst_wd<4>
    SLICE_X15Y14.D       Tilo                  0.259   inst_wd<7>
                                                       seq_/rf_/Mmux_o_data_a131
    DSP48_X0Y3.B6        net (fanout=6)        0.789   seq_tx_data<6>
    DSP48_X0Y3.M2        Tdspdo_B_M            3.364   seq_/alu_/mult_/Mmult_n0002
                                                       seq_/alu_/mult_/Mmult_n0002
    SLICE_X17Y11.C1      net (fanout=4)        1.537   seq_/alu_/mult_data<2>
    SLICE_X17Y11.CLK     Tas                   0.322   seq_/rf_/rf_3<35>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT91
                                                       seq_/rf_/rf_3_34
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (4.336ns logic, 3.435ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_top_/tfifo_/fifo_cnt_3 (SLICE_X16Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tfifo_/fifo_cnt_2 (FF)
  Destination:          uart_top_/tfifo_/fifo_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tfifo_/fifo_cnt_2 to uart_top_/tfifo_/fifo_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y35.BQ      Tcko                  0.200   uart_top_/tfifo_/fifo_cnt<5>
                                                       uart_top_/tfifo_/fifo_cnt_2
    SLICE_X16Y35.B5      net (fanout=4)        0.082   uart_top_/tfifo_/fifo_cnt<2>
    SLICE_X16Y35.CLK     Tah         (-Th)    -0.121   uart_top_/tfifo_/fifo_cnt<5>
                                                       uart_top_/tfifo_/wr_fifo_cnt[9]_select_10_OUT<3>1
                                                       uart_top_/tfifo_/fifo_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.321ns logic, 0.082ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_53 (SLICE_X12Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_53 (FF)
  Destination:          seq_/rf_/rf_3_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_53 to seq_/rf_/rf_3_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.AQ      Tcko                  0.200   seq_/rf_/rf_3<53>
                                                       seq_/rf_/rf_3_53
    SLICE_X12Y12.A6      net (fanout=3)        0.026   seq_/rf_/rf_3<53>
    SLICE_X12Y12.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<53>
                                                       seq_/rf_/Mmux_rf[0][15]_i_wdata[15]_mux_5_OUT121
                                                       seq_/rf_/rf_3_53
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_40 (SLICE_X12Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_40 (FF)
  Destination:          seq_/rf_/rf_3_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_40 to seq_/rf_/rf_3_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y18.AQ      Tcko                  0.200   seq_/rf_/rf_3<43>
                                                       seq_/rf_/rf_3_40
    SLICE_X12Y18.A6      net (fanout=3)        0.026   seq_/rf_/rf_3<40>
    SLICE_X12Y18.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<43>
                                                       seq_/rf_/Mmux_rf[1][15]_i_wdata[15]_mux_4_OUT151
                                                       seq_/rf_/rf_3_40
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.994|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 35383 paths, 0 nets, and 1525 connections

Design statistics:
   Minimum period:   7.994ns{1}   (Maximum frequency: 125.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 27 13:10:30 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



