

================================================================
== Vitis HLS Report for 'crazyFunction'
================================================================
* Date:           Tue Nov 29 16:24:47 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        lab_06_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      158|      158|  1.580 us|  1.580 us|  159|  159|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_106  |sin_or_cos_float_s  |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1  |      130|      130|        32|          1|          1|   100|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   21|    3066|   4505|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    170|    -|
|Register         |        -|    -|     364|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   21|    3430|   4735|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    9|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |CRTL_BUS_s_axi_U                     |CRTL_BUS_s_axi                   |        0|   0|    74|   104|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U22   |fadd_32ns_32ns_32_5_full_dsp_1   |        0|   2|   205|   390|    0|
    |fexp_32ns_32ns_32_10_full_dsp_1_U25  |fexp_32ns_32ns_32_10_full_dsp_1  |        0|   7|   317|   918|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23    |fmul_32ns_32ns_32_4_max_dsp_1    |        0|   3|   143|   321|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U24   |fsqrt_32ns_32ns_32_16_no_dsp_1   |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_106        |sin_or_cos_float_s               |        0|   9|  2327|  2772|    0|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+
    |Total                                |                                 |        0|  21|  3066|  4505|    0|
    +-------------------------------------+---------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_152_p2        |         +|   0|  0|  14|           7|           1|
    |icmp_ln8_fu_146_p2       |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  28|          17|          10|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  134|         30|    1|         30|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter31  |    9|          2|    1|          2|
    |i_fu_70                   |    9|          2|    7|         14|
    |res_WEN_A                 |    9|          2|    4|          8|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  170|         38|   14|         56|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_reg_221                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  29|   0|   29|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |div_reg_226                                 |  32|   0|   32|          0|
    |grp_sin_or_cos_float_s_fu_106_ap_start_reg  |   1|   0|    1|          0|
    |i_cast_reg_201                              |   7|   0|   64|         57|
    |i_fu_70                                     |   7|   0|    7|          0|
    |tmp_7_reg_216                               |  32|   0|   32|          0|
    |tmp_s_reg_193                               |  32|   0|   32|          0|
    |x_assign_1_reg_188                          |  32|   0|   32|          0|
    |x_load_reg_211                              |  32|   0|   32|          0|
    |y_read_reg_183                              |  32|   0|   32|          0|
    |i_cast_reg_201                              |  64|  32|   64|         57|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 364|  32|  421|        114|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWREADY  |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_AWADDR   |   in|    5|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WVALID   |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WREADY   |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WDATA    |   in|   32|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_WSTRB    |   in|    4|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARVALID  |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARREADY  |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_ARADDR   |   in|    5|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RVALID   |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RREADY   |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RDATA    |  out|   32|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_RRESP    |  out|    2|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BVALID   |  out|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BREADY   |   in|    1|       s_axi|       CRTL_BUS|        scalar|
|s_axi_CRTL_BUS_BRESP    |  out|    2|       s_axi|       CRTL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  crazyFunction|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  crazyFunction|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  crazyFunction|  return value|
|x_Addr_A                |  out|   32|        bram|              x|         array|
|x_EN_A                  |  out|    1|        bram|              x|         array|
|x_WEN_A                 |  out|    4|        bram|              x|         array|
|x_Din_A                 |  out|   32|        bram|              x|         array|
|x_Dout_A                |   in|   32|        bram|              x|         array|
|x_Clk_A                 |  out|    1|        bram|              x|         array|
|x_Rst_A                 |  out|    1|        bram|              x|         array|
|res_Addr_A              |  out|   32|        bram|            res|         array|
|res_EN_A                |  out|    1|        bram|            res|         array|
|res_WEN_A               |  out|    4|        bram|            res|         array|
|res_Din_A               |  out|   32|        bram|            res|         array|
|res_Dout_A              |   in|   32|        bram|            res|         array|
|res_Clk_A               |  out|    1|        bram|            res|         array|
|res_Rst_A               |  out|    1|        bram|            res|         array|
+------------------------+-----+-----+------------+---------------+--------------+

