

================================================================
== Vivado HLS Report for 'efficient_pad_n_1cha'
================================================================
* Date:           Tue Dec  3 11:06:20 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.622|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2470|  2470|  2470|  2470|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+------+------+----------+-----------+-----------+------+----------+
        |            |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+------+------+----------+-----------+-----------+------+----------+
        |- fillzero  |    60|    60|         2|          -|          -|    30|    no    |
        |- row       |  2408|  2408|        86|          -|          -|    28|    no    |
        | + col      |    84|    84|         3|          -|          -|    28|    no    |
        +------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     204|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     112|
|Register         |        -|      -|      96|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      96|     316|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_151_p2     |     +    |      0|  0|  15|           5|           1|
    |i_7_fu_231_p2     |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_303_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_57_fu_196_p2  |     +    |      0|  0|  16|           9|           9|
    |tmp_58_fu_215_p2  |     +    |      0|  0|  18|          11|           5|
    |tmp_65_fu_313_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_66_fu_322_p2  |     +    |      0|  0|  18|          11|          11|
    |tmp_56_fu_190_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_61_fu_261_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_64_fu_291_p2  |     -    |      0|  0|  18|          11|          11|
    |tmp_41_fu_225_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_43_fu_297_p2  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_fu_145_p2     |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_state1   |    or    |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 204|         106|          84|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  33|          8|    1|          8|
    |ap_done               |   9|          2|    1|          2|
    |i_1_reg_123           |   9|          2|    5|         10|
    |i_reg_112             |   9|          2|    5|         10|
    |j_reg_134             |   9|          2|    5|         10|
    |out_image_V_address0  |  17|          4|   10|         40|
    |out_image_V_address1  |  13|          3|   10|         30|
    |out_image_V_d0        |  13|          3|   18|         54|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 112|         26|   55|        164|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_1_reg_123              |   5|   0|    5|          0|
    |i_6_reg_339              |   5|   0|    5|          0|
    |i_7_reg_353              |   5|   0|    5|          0|
    |i_reg_112                |   5|   0|    5|          0|
    |in_image_V_load_reg_386  |  18|   0|   18|          0|
    |j_6_reg_371              |   5|   0|    5|          0|
    |j_reg_134                |   5|   0|    5|          0|
    |tmp_56_reg_344           |  10|   0|   11|          1|
    |tmp_61_reg_358           |  10|   0|   11|          1|
    |tmp_64_reg_363           |   9|   0|   11|          2|
    |tmp_65_reg_376           |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  96|   0|  100|          4|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_start              |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_done               | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_idle               | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|ap_ready              | out |    1| ap_ctrl_hs | efficient_pad_n_1cha | return value |
|in_image_V_address0   | out |   10|  ap_memory |      in_image_V      |     array    |
|in_image_V_ce0        | out |    1|  ap_memory |      in_image_V      |     array    |
|in_image_V_q0         |  in |   18|  ap_memory |      in_image_V      |     array    |
|out_image_V_address0  | out |   10|  ap_memory |      out_image_V     |     array    |
|out_image_V_ce0       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_we0       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_d0        | out |   18|  ap_memory |      out_image_V     |     array    |
|out_image_V_address1  | out |   10|  ap_memory |      out_image_V     |     array    |
|out_image_V_ce1       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_we1       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_d1        | out |   18|  ap_memory |      out_image_V     |     array    |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_41)
5 --> 
	6  / (!tmp_43)
	4  / (tmp_43)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 8 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:53]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_6, %2 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%tmp = icmp eq i5 %i, -2" [../src/CNN_final.cpp:53]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.10ns)   --->   "%i_6 = add i5 %i, 1" [../src/CNN_final.cpp:53]   --->   Operation 12 'add' 'i_6' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader, label %2" [../src/CNN_final.cpp:53]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %i to i64" [../src/CNN_final.cpp:55]   --->   Operation 14 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast_cast = zext i5 %i to i9" [../src/CNN_final.cpp:55]   --->   Operation 15 'zext' 'tmp_cast_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [900 x i18]* %out_image_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:55]   --->   Operation 16 'getelementptr' 'out_image_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)" [../src/CNN_final.cpp:53]   --->   Operation 17 'bitconcatenate' 'tmp_54' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_54 to i11" [../src/CNN_final.cpp:53]   --->   Operation 18 'zext' 'p_shl_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_55 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i, i1 false)" [../src/CNN_final.cpp:53]   --->   Operation 19 'bitconcatenate' 'tmp_55' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %tmp_55 to i11" [../src/CNN_final.cpp:56]   --->   Operation 20 'zext' 'p_shl1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%tmp_56 = sub i11 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:56]   --->   Operation 21 'sub' 'tmp_56' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.35ns)   --->   "%tmp_57 = add i9 %tmp_cast_cast, -154" [../src/CNN_final.cpp:57]   --->   Operation 22 'add' 'tmp_57' <Predicate = (!tmp)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_67_cast1 = sext i9 %tmp_57 to i10" [../src/CNN_final.cpp:57]   --->   Operation 23 'sext' 'tmp_67_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_67_cast = zext i10 %tmp_67_cast1 to i64" [../src/CNN_final.cpp:57]   --->   Operation 24 'zext' 'tmp_67_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%out_image_V_addr_6 = getelementptr [900 x i18]* %out_image_V, i64 0, i64 %tmp_67_cast" [../src/CNN_final.cpp:57]   --->   Operation 25 'getelementptr' 'out_image_V_addr_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_V_addr, align 4" [../src/CNN_final.cpp:55]   --->   Operation 26 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_2 : Operation 27 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_V_addr_6, align 4" [../src/CNN_final.cpp:57]   --->   Operation 27 'store' <Predicate = (!tmp)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:61]   --->   Operation 28 'br' <Predicate = (tmp)> <Delay = 0.87>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str333) nounwind" [../src/CNN_final.cpp:54]   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_66_cast = sext i11 %tmp_56 to i64" [../src/CNN_final.cpp:56]   --->   Operation 30 'sext' 'tmp_66_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%out_image_V_addr_5 = getelementptr [900 x i18]* %out_image_V, i64 0, i64 %tmp_66_cast" [../src/CNN_final.cpp:56]   --->   Operation 31 'getelementptr' 'out_image_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.35ns)   --->   "%tmp_58 = add i11 %tmp_56, 29" [../src/CNN_final.cpp:58]   --->   Operation 32 'add' 'tmp_58' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_68_cast = sext i11 %tmp_58 to i64" [../src/CNN_final.cpp:58]   --->   Operation 33 'sext' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%out_image_V_addr_7 = getelementptr [900 x i18]* %out_image_V, i64 0, i64 %tmp_68_cast" [../src/CNN_final.cpp:58]   --->   Operation 34 'getelementptr' 'out_image_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_V_addr_5, align 4" [../src/CNN_final.cpp:56]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_3 : Operation 36 [1/1] (2.26ns)   --->   "store i18 0, i18* %out_image_V_addr_7, align 4" [../src/CNN_final.cpp:58]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:53]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.45>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ %i_7, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 38 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.88ns)   --->   "%tmp_41 = icmp eq i5 %i_1, -4" [../src/CNN_final.cpp:61]   --->   Operation 39 'icmp' 'tmp_41' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 40 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.10ns)   --->   "%i_7 = add i5 %i_1, 1" [../src/CNN_final.cpp:65]   --->   Operation 41 'add' 'i_7' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %7, label %3" [../src/CNN_final.cpp:61]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:62]   --->   Operation 43 'specloopname' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str131)" [../src/CNN_final.cpp:62]   --->   Operation 44 'specregionbegin' 'tmp_42' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_59 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_7, i5 0)" [../src/CNN_final.cpp:65]   --->   Operation 45 'bitconcatenate' 'tmp_59' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %tmp_59 to i11" [../src/CNN_final.cpp:65]   --->   Operation 46 'zext' 'p_shl4_cast' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_7, i1 false)" [../src/CNN_final.cpp:65]   --->   Operation 47 'bitconcatenate' 'tmp_60' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i6 %tmp_60 to i11" [../src/CNN_final.cpp:65]   --->   Operation 48 'zext' 'p_shl5_cast' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.35ns)   --->   "%tmp_61 = sub i11 %p_shl4_cast, %p_shl5_cast" [../src/CNN_final.cpp:65]   --->   Operation 49 'sub' 'tmp_61' <Predicate = (!tmp_41)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_62 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_1, i5 0)" [../src/CNN_final.cpp:65]   --->   Operation 50 'bitconcatenate' 'tmp_62' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_62 to i11" [../src/CNN_final.cpp:65]   --->   Operation 51 'zext' 'p_shl2_cast' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_63 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_1, i2 0)" [../src/CNN_final.cpp:65]   --->   Operation 52 'bitconcatenate' 'tmp_63' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i7 %tmp_63 to i11" [../src/CNN_final.cpp:65]   --->   Operation 53 'zext' 'p_shl3_cast' <Predicate = (!tmp_41)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.35ns)   --->   "%tmp_64 = sub i11 %p_shl2_cast, %p_shl3_cast" [../src/CNN_final.cpp:65]   --->   Operation 54 'sub' 'tmp_64' <Predicate = (!tmp_41)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.87ns)   --->   "br label %4" [../src/CNN_final.cpp:63]   --->   Operation 55 'br' <Predicate = (!tmp_41)> <Delay = 0.87>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:70]   --->   Operation 56 'ret' <Predicate = (tmp_41)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.61>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %3 ], [ %j_6, %5 ]"   --->   Operation 57 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.88ns)   --->   "%tmp_43 = icmp eq i5 %j, -4" [../src/CNN_final.cpp:63]   --->   Operation 58 'icmp' 'tmp_43' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 59 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.10ns)   --->   "%j_6 = add i5 %j, 1" [../src/CNN_final.cpp:65]   --->   Operation 60 'add' 'j_6' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %tmp_43, label %6, label %5" [../src/CNN_final.cpp:63]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i5 %j_6 to i11" [../src/CNN_final.cpp:65]   --->   Operation 62 'zext' 'tmp_44_cast' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.35ns)   --->   "%tmp_65 = add i11 %tmp_61, %tmp_44_cast" [../src/CNN_final.cpp:65]   --->   Operation 63 'add' 'tmp_65' <Predicate = (!tmp_43)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i5 %j to i11" [../src/CNN_final.cpp:65]   --->   Operation 64 'zext' 'tmp_45_cast' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.35ns)   --->   "%tmp_66 = add i11 %tmp_64, %tmp_45_cast" [../src/CNN_final.cpp:65]   --->   Operation 65 'add' 'tmp_66' <Predicate = (!tmp_43)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i11 %tmp_66 to i64" [../src/CNN_final.cpp:65]   --->   Operation 66 'sext' 'tmp_76_cast' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [784 x i18]* %in_image_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:65]   --->   Operation 67 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_43)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (2.26ns)   --->   "%in_image_V_load = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:65]   --->   Operation 68 'load' 'in_image_V_load' <Predicate = (!tmp_43)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str131, i32 %tmp_42)" [../src/CNN_final.cpp:67]   --->   Operation 69 'specregionend' 'empty_42' <Predicate = (tmp_43)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader" [../src/CNN_final.cpp:61]   --->   Operation 70 'br' <Predicate = (tmp_43)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.26>
ST_6 : Operation 71 [1/2] (2.26ns)   --->   "%in_image_V_load = load i18* %in_image_V_addr, align 4" [../src/CNN_final.cpp:65]   --->   Operation 71 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>

State 7 <SV = 5> <Delay = 2.26>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str232) nounwind" [../src/CNN_final.cpp:64]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_75_cast = sext i11 %tmp_65 to i64" [../src/CNN_final.cpp:65]   --->   Operation 73 'sext' 'tmp_75_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%out_image_V_addr_8 = getelementptr [900 x i18]* %out_image_V, i64 0, i64 %tmp_75_cast" [../src/CNN_final.cpp:65]   --->   Operation 74 'getelementptr' 'out_image_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.26ns)   --->   "store i18 %in_image_V_load, i18* %out_image_V_addr_8, align 4" [../src/CNN_final.cpp:65]   --->   Operation 75 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 1764> <RAM>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br label %4" [../src/CNN_final.cpp:63]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8         (br               ) [ 01110000]
i                  (phi              ) [ 00100000]
tmp                (icmp             ) [ 00110000]
empty              (speclooptripcount) [ 00000000]
i_6                (add              ) [ 01110000]
StgValue_13        (br               ) [ 00000000]
tmp_s              (zext             ) [ 00000000]
tmp_cast_cast      (zext             ) [ 00000000]
out_image_V_addr   (getelementptr    ) [ 00000000]
tmp_54             (bitconcatenate   ) [ 00000000]
p_shl_cast         (zext             ) [ 00000000]
tmp_55             (bitconcatenate   ) [ 00000000]
p_shl1_cast        (zext             ) [ 00000000]
tmp_56             (sub              ) [ 00010000]
tmp_57             (add              ) [ 00000000]
tmp_67_cast1       (sext             ) [ 00000000]
tmp_67_cast        (zext             ) [ 00000000]
out_image_V_addr_6 (getelementptr    ) [ 00000000]
StgValue_26        (store            ) [ 00000000]
StgValue_27        (store            ) [ 00000000]
StgValue_28        (br               ) [ 00111111]
StgValue_29        (specloopname     ) [ 00000000]
tmp_66_cast        (sext             ) [ 00000000]
out_image_V_addr_5 (getelementptr    ) [ 00000000]
tmp_58             (add              ) [ 00000000]
tmp_68_cast        (sext             ) [ 00000000]
out_image_V_addr_7 (getelementptr    ) [ 00000000]
StgValue_35        (store            ) [ 00000000]
StgValue_36        (store            ) [ 00000000]
StgValue_37        (br               ) [ 01110000]
i_1                (phi              ) [ 00001000]
tmp_41             (icmp             ) [ 00001111]
empty_40           (speclooptripcount) [ 00000000]
i_7                (add              ) [ 00101111]
StgValue_42        (br               ) [ 00000000]
StgValue_43        (specloopname     ) [ 00000000]
tmp_42             (specregionbegin  ) [ 00000111]
tmp_59             (bitconcatenate   ) [ 00000000]
p_shl4_cast        (zext             ) [ 00000000]
tmp_60             (bitconcatenate   ) [ 00000000]
p_shl5_cast        (zext             ) [ 00000000]
tmp_61             (sub              ) [ 00000111]
tmp_62             (bitconcatenate   ) [ 00000000]
p_shl2_cast        (zext             ) [ 00000000]
tmp_63             (bitconcatenate   ) [ 00000000]
p_shl3_cast        (zext             ) [ 00000000]
tmp_64             (sub              ) [ 00000111]
StgValue_55        (br               ) [ 00001111]
StgValue_56        (ret              ) [ 00000000]
j                  (phi              ) [ 00000100]
tmp_43             (icmp             ) [ 00001111]
empty_41           (speclooptripcount) [ 00000000]
j_6                (add              ) [ 00001111]
StgValue_61        (br               ) [ 00000000]
tmp_44_cast        (zext             ) [ 00000000]
tmp_65             (add              ) [ 00000011]
tmp_45_cast        (zext             ) [ 00000000]
tmp_66             (add              ) [ 00000000]
tmp_76_cast        (sext             ) [ 00000000]
in_image_V_addr    (getelementptr    ) [ 00000010]
empty_42           (specregionend    ) [ 00000000]
StgValue_70        (br               ) [ 00101111]
in_image_V_load    (load             ) [ 00000001]
StgValue_72        (specloopname     ) [ 00000000]
tmp_75_cast        (sext             ) [ 00000000]
out_image_V_addr_8 (getelementptr    ) [ 00000000]
StgValue_75        (store            ) [ 00000000]
StgValue_76        (br               ) [ 00001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str333"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="out_image_V_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="18" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="out_image_V_addr_6_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="18" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_6/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="18" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="69" dir="0" index="4" bw="10" slack="0"/>
<pin id="70" dir="0" index="5" bw="18" slack="2147483647"/>
<pin id="71" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="18" slack="2147483647"/>
<pin id="72" dir="1" index="7" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 StgValue_27/2 StgValue_35/3 StgValue_36/3 StgValue_75/7 "/>
</bind>
</comp>

<comp id="75" class="1004" name="out_image_V_addr_5_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="18" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="11" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_5/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="out_image_V_addr_7_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="18" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="11" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_7/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="in_image_V_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="18" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="11" slack="0"/>
<pin id="95" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_V_load/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_image_V_addr_8_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr_8/7 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="1"/>
<pin id="114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_1_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="j_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="j_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_6_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="5" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_cast_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_54_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="5" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_shl_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_55_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="0" index="1" bw="5" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_shl1_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_56_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_57_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_67_cast1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_67_cast1/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_67_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_66_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_66_cast/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_58_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="1"/>
<pin id="217" dir="0" index="1" bw="6" slack="0"/>
<pin id="218" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_68_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_68_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_41_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_7_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_59_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_shl4_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_60_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_shl5_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_61_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_62_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_shl2_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_63_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_shl3_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_64_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="0"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_43_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_6/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_44_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_65_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="1"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_45_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_66_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="1"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_76_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_cast/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_75_cast_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="2"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_75_cast/7 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_6_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_56_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="1"/>
<pin id="346" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="353" class="1005" name="i_7_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_61_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="1"/>
<pin id="360" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="363" class="1005" name="tmp_64_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="1"/>
<pin id="365" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_64 "/>
</bind>
</comp>

<comp id="371" class="1005" name="j_6_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="376" class="1005" name="tmp_65_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="2"/>
<pin id="378" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="381" class="1005" name="in_image_V_addr_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="1"/>
<pin id="383" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="386" class="1005" name="in_image_V_load_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="1"/>
<pin id="388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="68"><net_src comp="48" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="74"><net_src comp="55" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="75" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="116" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="116" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="116" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="165"><net_src comp="116" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="116" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="177"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="116" pin="4"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="174" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="162" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="229"><net_src comp="127" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="127" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="231" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="245" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="16" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="127" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="127" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="275" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="138" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="138" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="138" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="342"><net_src comp="151" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="347"><net_src comp="190" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="356"><net_src comp="231" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="361"><net_src comp="261" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="366"><net_src comp="291" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="374"><net_src comp="303" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="379"><net_src comp="313" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="384"><net_src comp="91" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="389"><net_src comp="98" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="62" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {2 3 7 }
 - Input state : 
	Port: efficient_pad_n_1cha : in_image_V | {5 6 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_6 : 1
		StgValue_13 : 2
		tmp_s : 1
		tmp_cast_cast : 1
		out_image_V_addr : 2
		tmp_54 : 1
		p_shl_cast : 2
		tmp_55 : 1
		p_shl1_cast : 2
		tmp_56 : 3
		tmp_57 : 2
		tmp_67_cast1 : 3
		tmp_67_cast : 4
		out_image_V_addr_6 : 5
		StgValue_26 : 3
		StgValue_27 : 6
	State 3
		out_image_V_addr_5 : 1
		tmp_68_cast : 1
		out_image_V_addr_7 : 2
		StgValue_35 : 2
		StgValue_36 : 3
	State 4
		tmp_41 : 1
		i_7 : 1
		StgValue_42 : 2
		tmp_59 : 2
		p_shl4_cast : 3
		tmp_60 : 2
		p_shl5_cast : 3
		tmp_61 : 4
		tmp_62 : 1
		p_shl2_cast : 2
		tmp_63 : 1
		p_shl3_cast : 2
		tmp_64 : 3
	State 5
		tmp_43 : 1
		j_6 : 1
		StgValue_61 : 2
		tmp_44_cast : 2
		tmp_65 : 3
		tmp_45_cast : 1
		tmp_66 : 2
		tmp_76_cast : 3
		in_image_V_addr : 4
		in_image_V_load : 5
	State 6
	State 7
		out_image_V_addr_8 : 1
		StgValue_75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |      i_6_fu_151      |    0    |    15   |
|          |     tmp_57_fu_196    |    0    |    16   |
|          |     tmp_58_fu_215    |    0    |    18   |
|    add   |      i_7_fu_231      |    0    |    15   |
|          |      j_6_fu_303      |    0    |    15   |
|          |     tmp_65_fu_313    |    0    |    18   |
|          |     tmp_66_fu_322    |    0    |    18   |
|----------|----------------------|---------|---------|
|          |     tmp_56_fu_190    |    0    |    17   |
|    sub   |     tmp_61_fu_261    |    0    |    17   |
|          |     tmp_64_fu_291    |    0    |    17   |
|----------|----------------------|---------|---------|
|          |      tmp_fu_145      |    0    |    11   |
|   icmp   |     tmp_41_fu_225    |    0    |    11   |
|          |     tmp_43_fu_297    |    0    |    11   |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_157     |    0    |    0    |
|          | tmp_cast_cast_fu_162 |    0    |    0    |
|          |   p_shl_cast_fu_174  |    0    |    0    |
|          |  p_shl1_cast_fu_186  |    0    |    0    |
|          |  tmp_67_cast_fu_206  |    0    |    0    |
|   zext   |  p_shl4_cast_fu_245  |    0    |    0    |
|          |  p_shl5_cast_fu_257  |    0    |    0    |
|          |  p_shl2_cast_fu_275  |    0    |    0    |
|          |  p_shl3_cast_fu_287  |    0    |    0    |
|          |  tmp_44_cast_fu_309  |    0    |    0    |
|          |  tmp_45_cast_fu_318  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_54_fu_166    |    0    |    0    |
|          |     tmp_55_fu_178    |    0    |    0    |
|bitconcatenate|     tmp_59_fu_237    |    0    |    0    |
|          |     tmp_60_fu_249    |    0    |    0    |
|          |     tmp_62_fu_267    |    0    |    0    |
|          |     tmp_63_fu_279    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_67_cast1_fu_202 |    0    |    0    |
|          |  tmp_66_cast_fu_211  |    0    |    0    |
|   sext   |  tmp_68_cast_fu_220  |    0    |    0    |
|          |  tmp_76_cast_fu_327  |    0    |    0    |
|          |  tmp_75_cast_fu_332  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   199   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_1_reg_123      |    5   |
|      i_6_reg_339      |    5   |
|      i_7_reg_353      |    5   |
|       i_reg_112       |    5   |
|in_image_V_addr_reg_381|   10   |
|in_image_V_load_reg_386|   18   |
|      j_6_reg_371      |    5   |
|       j_reg_134       |    5   |
|     tmp_56_reg_344    |   11   |
|     tmp_61_reg_358    |   11   |
|     tmp_64_reg_363    |   11   |
|     tmp_65_reg_376    |   11   |
+-----------------------+--------+
|         Total         |   102  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   3  |  10  |   30   ||    13   |
| grp_access_fu_62 |  p1  |   2  |  18  |   36   ||    9    |
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_98 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   86   || 3.52357 ||    40   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   40   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   102  |   239  |
+-----------+--------+--------+--------+
