<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jul 04 19:44:15 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     spi_slave
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets sample]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            19 items scored, 2 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 0.868ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             sclk_last_87_222_223_set  (from clk_c +)
   Destination:    FD1S3AX    D              current_state_FSM_i2  (to clk_c +)

   Delay:                   6.043ns  (14.3% logic, 85.7% route), 4 logic levels.

 Constraint Details:

      6.043ns data_path sclk_last_87_222_223_set to current_state_FSM_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.868ns

 Path Details: sclk_last_87_222_223_set to current_state_FSM_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              sclk_last_87_222_223_set (from clk_c)
Route         2   e 1.258                                  n310
LUT4        ---     0.166              B to Z              i224_3_lut_rep_33
Route         3   e 1.239                                  n619
LUT4        ---     0.166              B to Z              i282_3_lut_rep_27_4_lut
Route        25   e 1.663                                  n613
LUT4        ---     0.166              B to Z              i214_3_lut
Route         1   e 1.020                                  n302
                  --------
                    6.043  (14.3% logic, 85.7% route), 4 logic levels.


Error:  The following path violates requirements by 0.868ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             sclk_last_87_222_223_reset  (from clk_c +)
   Destination:    FD1S3AX    D              current_state_FSM_i2  (to clk_c +)

   Delay:                   6.043ns  (14.3% logic, 85.7% route), 4 logic levels.

 Constraint Details:

      6.043ns data_path sclk_last_87_222_223_reset to current_state_FSM_i2 violates
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.868ns

 Path Details: sclk_last_87_222_223_reset to current_state_FSM_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              sclk_last_87_222_223_reset (from clk_c)
Route         2   e 1.258                                  n311
LUT4        ---     0.166              A to Z              i224_3_lut_rep_33
Route         3   e 1.239                                  n619
LUT4        ---     0.166              B to Z              i282_3_lut_rep_27_4_lut
Route        25   e 1.663                                  n613
LUT4        ---     0.166              B to Z              i214_3_lut
Route         1   e 1.020                                  n302
                  --------
                    6.043  (14.3% logic, 85.7% route), 4 logic levels.


Passed:  The following path meets requirements by 0.398ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             current_state_FSM_i3  (from clk_c +)
   Destination:    FD1S3AX    D              current_state_FSM_i2  (to clk_c +)

   Delay:                   4.777ns  (14.6% logic, 85.4% route), 3 logic levels.

 Constraint Details:

      4.777ns data_path current_state_FSM_i3 to current_state_FSM_i2 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 0.398ns

 Path Details: current_state_FSM_i3 to current_state_FSM_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              current_state_FSM_i3 (from clk_c)
Route         4   e 1.397                                  next_state_2__N_10
LUT4        ---     0.166              C to Z              i282_3_lut_rep_27_4_lut
Route        25   e 1.663                                  n613
LUT4        ---     0.166              B to Z              i214_3_lut
Route         1   e 1.020                                  n302
                  --------
                    4.777  (14.6% logic, 85.4% route), 3 logic levels.

Warning: 5.868 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets shift]
            77 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             shift_reg_i0_i7_250_251_reset  (from shift +)
   Destination:    FD1S3DX    D              shift_reg_i0_i7_250_251_reset  (to shift +)

   Delay:                   4.033ns  (17.3% logic, 82.7% route), 3 logic levels.

 Constraint Details:

      4.033ns data_path shift_reg_i0_i7_250_251_reset to shift_reg_i0_i7_250_251_reset meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.142ns

 Path Details: shift_reg_i0_i7_250_251_reset to shift_reg_i0_i7_250_251_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              shift_reg_i0_i7_250_251_reset (from shift)
Route         1   e 1.020                                  n339
LUT4        ---     0.166              A to Z              i252_3_lut
Route         2   e 1.158                                  shift_reg[7]
LUT4        ---     0.166              D to Z              shift_reg_i1_i8_3_lut_4_lut
Route         2   e 1.158                                  n9
                  --------
                    4.033  (17.3% logic, 82.7% route), 3 logic levels.


Passed:  The following path meets requirements by 1.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             shift_reg_i0_i7_250_251_reset  (from shift +)
   Destination:    FD1S3BX    D              shift_reg_i0_i7_250_251_set  (to shift +)

   Delay:                   4.033ns  (17.3% logic, 82.7% route), 3 logic levels.

 Constraint Details:

      4.033ns data_path shift_reg_i0_i7_250_251_reset to shift_reg_i0_i7_250_251_set meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.142ns

 Path Details: shift_reg_i0_i7_250_251_reset to shift_reg_i0_i7_250_251_set

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              shift_reg_i0_i7_250_251_reset (from shift)
Route         1   e 1.020                                  n339
LUT4        ---     0.166              A to Z              i252_3_lut
Route         2   e 1.158                                  shift_reg[7]
LUT4        ---     0.166              D to Z              shift_reg_i1_i8_3_lut_4_lut
Route         2   e 1.158                                  n9
                  --------
                    4.033  (17.3% logic, 82.7% route), 3 logic levels.


Passed:  The following path meets requirements by 1.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3BX    CK             shift_reg_i0_i7_250_251_set  (from shift +)
   Destination:    FD1S3DX    D              shift_reg_i0_i7_250_251_reset  (to shift +)

   Delay:                   4.033ns  (17.3% logic, 82.7% route), 3 logic levels.

 Constraint Details:

      4.033ns data_path shift_reg_i0_i7_250_251_set to shift_reg_i0_i7_250_251_reset meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 1.142ns

 Path Details: shift_reg_i0_i7_250_251_set to shift_reg_i0_i7_250_251_reset

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              shift_reg_i0_i7_250_251_set (from shift)
Route         1   e 1.020                                  n338
LUT4        ---     0.166              B to Z              i252_3_lut
Route         2   e 1.158                                  shift_reg[7]
LUT4        ---     0.166              D to Z              shift_reg_i1_i8_3_lut_4_lut
Route         2   e 1.158                                  n9
                  --------
                    4.033  (17.3% logic, 82.7% route), 3 logic levels.

Report: 3.858 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets sample]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|     5.868 ns|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets shift]                   |     5.000 ns|     3.858 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n302                                    |       1|       2|     99.00%
                                        |        |        |
n613                                    |      25|       2|     99.00%
                                        |        |        |
n619                                    |       3|       2|     99.00%
                                        |        |        |
n310                                    |       2|       1|     50.00%
                                        |        |        |
n311                                    |       2|       1|     50.00%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 2  Score: 1736

Constraints cover  96 paths, 63 nets, and 138 connections (40.9% coverage)


Peak memory: 92868608 bytes, TRCE: 311296 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
