INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/task1-4bit/task1-4bit.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task1/task1.srcs/sources_1/new/andgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/task1-4bit/task1-4bit.srcs/sim_1/new/benchtest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module benchtest
