// Seed: 483396084
`define pp_0 0
module module_0;
  logic id_1;
  assign id_1 = 1'b0;
  always @(posedge 1) begin
    for (id_1 = ""; 1'h0; id_1 = id_1) id_2(1);
  end
endmodule
