INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daksith/Documents/Ads_bus/Ads_bus.srcs/sources_1/new/Arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daksith/Documents/Ads_bus/Ads_bus.srcs/sim_1/new/slave_for_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_for_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daksith/Documents/Ads_bus/Ads_bus.srcs/sim_1/new/Arbiter_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Arbiter_testbench
