Problem 1:
	Lab4.v				
	debounce.v
	Lab4_test.v


Problem 2: 
	Anvyl_Master.ucf


All_Files_Board_Implementation:
	*				//Contains all files that work on board implementation

All_Files_Simulation:
	*				//Contains all files that work for the simulation
					//Only difference is clock divider is disabled to make the results viewable in a reasonable timeframe





****** For implementing on board, please use the files under All_Files_Board_Implementation ********

****** For implementing the testbench, please use the files under All_Files_Simulation OR under Problem 1 & Problem 2 ********