digraph "CFG for '_Z9sum_reducPiS_S_' function" {
	label="CFG for '_Z9sum_reducPiS_S_' function";

	Node0x4aab650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %7 = bitcast i8 addrspace(4)* %6 to i32 addrspace(4)*\l  %8 = load i32, i32 addrspace(4)* %7, align 4, !tbaa !4\l  %9 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !13, !invariant.load\l... !14\l  %12 = zext i16 %11 to i32\l  %13 = udiv i32 %8, %12\l  %14 = mul i32 %13, %12\l  %15 = icmp ugt i32 %8, %14\l  %16 = zext i1 %15 to i32\l  %17 = add i32 %13, %16\l  %18 = mul i32 %17, %4\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %20 = add i32 %18, %19\l  %21 = load i32, i32 addrspace(1)* %2, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  %22 = add nsw i32 %21, %20\l  %23 = icmp sgt i32 %21, 0\l  br i1 %23, label %24, label %26\l|{<s0>T|<s1>F}}"];
	Node0x4aab650:s0 -> Node0x4aae450;
	Node0x4aab650:s1 -> Node0x4aae4e0;
	Node0x4aae450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%24:\l24:                                               \l  %25 = load i32, i32 addrspace(1)* %1, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  br label %30\l}"];
	Node0x4aae450 -> Node0x4aaeca0;
	Node0x4aae4e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%26:\l26:                                               \l  %27 = phi i32 [ 0, %3 ], [ %40, %39 ]\l  %28 = sext i32 %20 to i64\l  %29 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %28\l  store i32 %27, i32 addrspace(1)* %29, align 4, !tbaa !16\l  ret void\l}"];
	Node0x4aaeca0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  %31 = phi i32 [ %20, %24 ], [ %41, %39 ]\l  %32 = phi i32 [ 0, %24 ], [ %40, %39 ]\l  %33 = icmp slt i32 %31, %25\l  br i1 %33, label %34, label %39\l|{<s0>T|<s1>F}}"];
	Node0x4aaeca0:s0 -> Node0x4aad680;
	Node0x4aaeca0:s1 -> Node0x4aaedd0;
	Node0x4aad680 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%34:\l34:                                               \l  %35 = sext i32 %31 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !16, !amdgpu.noclobber\l... !14\l  %38 = add nsw i32 %37, %32\l  br label %39\l}"];
	Node0x4aad680 -> Node0x4aaedd0;
	Node0x4aaedd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%39:\l39:                                               \l  %40 = phi i32 [ %38, %34 ], [ %32, %30 ]\l  %41 = add nsw i32 %31, 1\l  %42 = icmp slt i32 %41, %22\l  br i1 %42, label %30, label %26, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x4aaedd0:s0 -> Node0x4aaeca0;
	Node0x4aaedd0:s1 -> Node0x4aae4e0;
}
