/** \file algo/swstate/auto_generated/layout/cosq_latency_layout.c
 *
 * sw state layout structure
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated.
 * Edits to this file will be lost when it is regenerated.
 *
 */
/*
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2022 Broadcom Inc. All rights reserved.
 */

#ifdef BSL_LOG_MODULE
#error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_SWSTATEDNX_GENERAL

#include <bcm_int/dnx/algo/swstate/auto_generated/types/cosq_latency_types.h>
#include <bcm_int/dnx/algo/swstate/auto_generated/layout/cosq_latency_layout.h>

dnxc_sw_state_layout_t layout_array_cosq_latency[DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB_NOF_PARAMS)];

shr_error_e
cosq_latency_init_layout_structure(int unit)
{

    uint32 dnx_cosq_latency_db__probability_convert__exponent_b__default_val = 2;
    uint32 dnx_cosq_latency_db__probability_convert__coefficient_a__default_val = 1;


    int idx;

    DNXC_SW_STATE_INIT_FUNC_DEFS;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db";
    layout_array_cosq_latency[idx].type = "dnx_cosq_latency_db_t";
    layout_array_cosq_latency[idx].doc = "cosq latency database per unit";
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(dnx_cosq_latency_db_t);
    layout_array_cosq_latency[idx].parent  = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__FIRST);
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__LAST)-1;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__INGRESS_LATENCY_RES);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db__ingress_latency_res";
    layout_array_cosq_latency[idx].type = "dnx_algo_res_t";
    layout_array_cosq_latency[idx].doc = "holds ingress latency allocation manager";
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_cosq_latency[idx].parent  = 0;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__END_TO_END_LATENCY_RES);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db__end_to_end_latency_res";
    layout_array_cosq_latency[idx].type = "dnx_algo_res_t";
    layout_array_cosq_latency[idx].doc = "holds end to end latency allocation manager";
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(dnx_algo_res_t);
    layout_array_cosq_latency[idx].parent  = 0;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__QUEUE_TEMPLATE);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db__queue_template";
    layout_array_cosq_latency[idx].type = "dnx_algo_template_t";
    layout_array_cosq_latency[idx].doc = "holds queues to latency profiles mapping templates";
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(dnx_algo_template_t);
    layout_array_cosq_latency[idx].parent  = 0;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__PROBABILITY_CONVERT);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db__probability_convert";
    layout_array_cosq_latency[idx].type = "dnx_cosq_latency_ecn_probability_convert_t";
    layout_array_cosq_latency[idx].doc = "Fof end to end AQM latency profile - holds given exponent and coefficient used to manipulate the CQ probability";
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(dnx_cosq_latency_ecn_probability_convert_t);
    layout_array_cosq_latency[idx].parent  = 0;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__PROBABILITY_CONVERT__FIRST);
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__PROBABILITY_CONVERT__LAST)-1;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__PROBABILITY_CONVERT__EXPONENT_B);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db__probability_convert__exponent_b";
    layout_array_cosq_latency[idx].type = "uint32";
    layout_array_cosq_latency[idx].doc = "formula F(CQ) = a*(CQ)^b";
    layout_array_cosq_latency[idx].default_value= &(dnx_cosq_latency_db__probability_convert__exponent_b__default_val);
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(uint32);
    layout_array_cosq_latency[idx].parent  = 4;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;

    idx = DNXC_SW_STATE_LAYOUT_GET_PARAM_IDX(DNX_SW_STATE_DNX_COSQ_LATENCY_DB__PROBABILITY_CONVERT__COEFFICIENT_A);
    layout_array_cosq_latency[idx].name = "dnx_cosq_latency_db__probability_convert__coefficient_a";
    layout_array_cosq_latency[idx].type = "uint32";
    layout_array_cosq_latency[idx].doc = "formula F(CQ) = a*(CQ)^b";
    layout_array_cosq_latency[idx].default_value= &(dnx_cosq_latency_db__probability_convert__coefficient_a__default_val);
    layout_array_cosq_latency[idx].sum_of_allocation = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].size_of = sizeof(uint32);
    layout_array_cosq_latency[idx].parent  = 4;
    layout_array_cosq_latency[idx].first_child_index = DNXC_SW_STATE_LAYOUT_INVALID;
    layout_array_cosq_latency[idx].last_child_index = DNXC_SW_STATE_LAYOUT_INVALID;


    dnxc_sw_state_layout_init_structure(unit, DNX_SW_STATE_DNX_COSQ_LATENCY_DB, layout_array_cosq_latency, sw_state_layout_array[unit][COSQ_LATENCY_MODULE_ID], DNX_SW_STATE_DNX_COSQ_LATENCY_DB_NOF_PARAMS);

    DNXC_SW_STATE_FUNC_RETURN;
}

#undef BSL_LOG_MODULE
