$date
	Thu Oct 28 14:00:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_tb $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module mux_gate $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var wire 1 % not_S $end
$var wire 1 & and_nSA $end
$var wire 1 ' and_SB $end
$var wire 1 ! Y $end
$scope module and_gate_1 $end
$var wire 1 " B $end
$var wire 1 & Y $end
$var wire 1 ( T $end
$var wire 1 % A $end
$scope module nand_gate $end
$var wire 1 " B $end
$var wire 1 ) T $end
$var wire 1 ( Y $end
$var wire 1 % A $end
$upscope $end
$scope module not_gate $end
$var wire 1 ( A $end
$var wire 1 & Y $end
$scope module nand_gate $end
$var wire 1 ( A $end
$var wire 1 ( B $end
$var wire 1 * T $end
$var wire 1 & Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module and_gate_2 $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 ' Y $end
$var wire 1 + T $end
$scope module nand_gate $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 , T $end
$var wire 1 + Y $end
$upscope $end
$scope module not_gate $end
$var wire 1 + A $end
$var wire 1 ' Y $end
$scope module nand_gate $end
$var wire 1 + A $end
$var wire 1 + B $end
$var wire 1 - T $end
$var wire 1 ' Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module not_gate $end
$var wire 1 $ A $end
$var wire 1 % Y $end
$scope module nand_gate $end
$var wire 1 $ A $end
$var wire 1 $ B $end
$var wire 1 . T $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$scope module or_gate $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 / notB $end
$var wire 1 0 notA $end
$var wire 1 ! Y $end
$scope module nand_gate $end
$var wire 1 1 T $end
$var wire 1 ! Y $end
$var wire 1 / B $end
$var wire 1 0 A $end
$upscope $end
$scope module not_gate_1 $end
$var wire 1 & A $end
$var wire 1 0 Y $end
$scope module nand_gate $end
$var wire 1 & A $end
$var wire 1 & B $end
$var wire 1 2 T $end
$var wire 1 0 Y $end
$upscope $end
$upscope $end
$scope module not_gate_2 $end
$var wire 1 ' A $end
$var wire 1 / Y $end
$scope module nand_gate $end
$var wire 1 ' A $end
$var wire 1 ' B $end
$var wire 1 3 T $end
$var wire 1 / Y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
11
10
1/
0.
1-
0,
1+
1*
0)
1(
0'
0&
1%
0$
0#
0"
0!
$end
#1
1#
#2
1!
01
00
12
1&
0*
0(
1)
0#
1"
#3
1#
#4
0!
11
10
02
0&
1*
1(
0%
0)
1.
0#
0"
1$
#5
1!
01
0/
13
1'
0-
0+
1,
1#
#6
0!
11
1/
03
0'
1-
1+
0,
0#
1"
#7
1!
01
0/
13
1'
0-
0+
1,
1#
