static void T_1\r\nF_1 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 4 ;\r\nint V_8 = ( V_1 >> 12 ) & 0xf ;\r\nint V_9 = ( V_1 >> 16 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nregister unsigned long T_3 V_11 ( L_1 ) = V_5 -> V_12 [ V_8 ] ;\r\nregister unsigned long T_4 V_11 ( L_2 ) = V_5 -> V_12 [ V_8 + 1 ] ;\r\nregister unsigned long T_5 V_11 ( L_3 ) = ( V_9 == 15 ) ? V_6\r\n: V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rtv), "=r" (rt2v), "=r" (rnv)\r\n: "0" (rtv), "1" (rt2v), "2" (rnv), "r" (rmv),\r\n[fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_8 ] = T_3 ;\r\nV_5 -> V_12 [ V_8 + 1 ] = T_4 ;\r\nif ( F_2 ( V_1 ) )\r\nV_5 -> V_12 [ V_9 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_3 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 4 ;\r\nint V_8 = ( V_1 >> 12 ) & 0xf ;\r\nint V_9 = ( V_1 >> 16 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nregister unsigned long T_3 V_11 ( L_1 ) ;\r\nregister unsigned long T_5 V_11 ( L_3 ) = ( V_9 == 15 ) ? V_6\r\n: V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rtv), "=r" (rnv)\r\n: "1" (rnv), "r" (rmv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_8 == 15 )\r\nF_4 ( T_3 , V_5 ) ;\r\nelse\r\nV_5 -> V_12 [ V_8 ] = T_3 ;\r\nif ( F_2 ( V_1 ) )\r\nV_5 -> V_12 [ V_9 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_5 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_13 = V_5 -> V_7 - 4 + V_14 ;\r\nunsigned long V_15 = V_5 -> V_7 + 4 ;\r\nint V_8 = ( V_1 >> 12 ) & 0xf ;\r\nint V_9 = ( V_1 >> 16 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nregister unsigned long T_3 V_11 ( L_1 ) = ( V_8 == 15 ) ? V_13\r\n: V_5 -> V_12 [ V_8 ] ;\r\nregister unsigned long T_5 V_11 ( L_3 ) = ( V_9 == 15 ) ? V_15\r\n: V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rnv)\r\n: "r" (rtv), "0" (rnv), "r" (rmv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( F_2 ( V_1 ) )\r\nV_5 -> V_12 [ V_9 ] = T_5 ;\r\n}\r\nstatic void T_1\r\nF_6 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nunsigned long V_6 = V_5 -> V_7 + 4 ;\r\nint V_16 = ( V_1 >> 12 ) & 0xf ;\r\nint V_9 = ( V_1 >> 16 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nint V_17 = ( V_1 >> 8 ) & 0xf ;\r\nregister unsigned long T_7 V_11 ( L_1 ) = V_5 -> V_12 [ V_16 ] ;\r\nregister unsigned long T_5 V_11 ( L_3 ) = ( V_9 == 15 ) ? V_6\r\n: V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = ( V_10 == 15 ) ? V_6\r\n: V_5 -> V_12 [ V_10 ] ;\r\nregister unsigned long T_8 V_11 ( L_2 ) = V_5 -> V_12 [ V_17 ] ;\r\nunsigned long V_18 = V_5 -> V_19 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv), "r" (rsv),\r\n"1" (cpsr), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nif ( V_16 == 15 )\r\nF_7 ( T_7 , V_5 ) ;\r\nelse\r\nV_5 -> V_12 [ V_16 ] = T_7 ;\r\nV_5 -> V_19 = ( V_5 -> V_19 & ~ V_20 ) | ( V_18 & V_20 ) ;\r\n}\r\nstatic void T_1\r\nF_8 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_16 = ( V_1 >> 12 ) & 0xf ;\r\nint V_9 = ( V_1 >> 16 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nregister unsigned long T_7 V_11 ( L_1 ) = V_5 -> V_12 [ V_16 ] ;\r\nregister unsigned long T_5 V_11 ( L_3 ) = V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\nunsigned long V_18 = V_5 -> V_19 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv),\r\n"1" (cpsr), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_16 ] = T_7 ;\r\nV_5 -> V_19 = ( V_5 -> V_19 & ~ V_20 ) | ( V_18 & V_20 ) ;\r\n}\r\nstatic void T_1\r\nF_9 ( T_2 V_1 ,\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nint V_16 = ( V_1 >> 16 ) & 0xf ;\r\nint V_9 = ( V_1 >> 12 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nint V_17 = ( V_1 >> 8 ) & 0xf ;\r\nregister unsigned long T_7 V_11 ( L_3 ) = V_5 -> V_12 [ V_16 ] ;\r\nregister unsigned long T_5 V_11 ( L_1 ) = V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\nregister unsigned long T_8 V_11 ( L_2 ) = V_5 -> V_12 [ V_17 ] ;\r\nunsigned long V_18 = V_5 -> V_19 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdv), [cpsr] "=r" (cpsr)\r\n: "0" (rdv), "r" (rnv), "r" (rmv), "r" (rsv),\r\n"1" (cpsr), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_16 ] = T_7 ;\r\nV_5 -> V_19 = ( V_5 -> V_19 & ~ V_20 ) | ( V_18 & V_20 ) ;\r\n}\r\nstatic void T_1\r\nF_10 ( T_2 V_1 ,\r\nstruct V_2 * V_3 , struct V_4 * V_5 )\r\n{\r\nint V_16 = ( V_1 >> 12 ) & 0xf ;\r\nint V_10 = V_1 & 0xf ;\r\nregister unsigned long T_7 V_11 ( L_1 ) = V_5 -> V_12 [ V_16 ] ;\r\nregister unsigned long T_6 V_11 ( L_4 ) = V_5 -> V_12 [ V_10 ] ;\r\n__asm__ __volatile__ (\r\nBLX("%[fn]")\r\n: "=r" (rdv)\r\n: "0" (rdv), "r" (rmv), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_16 ] = T_7 ;\r\n}\r\nstatic void T_1\r\nF_11 ( T_2 V_1 ,\r\nstruct V_2 * V_3 ,\r\nstruct V_4 * V_5 )\r\n{\r\nint V_21 = ( V_1 >> 12 ) & 0xf ;\r\nint V_22 = ( V_1 >> 16 ) & 0xf ;\r\nint V_9 = V_1 & 0xf ;\r\nint V_10 = ( V_1 >> 8 ) & 0xf ;\r\nregister unsigned long T_9 V_11 ( L_1 ) = V_5 -> V_12 [ V_21 ] ;\r\nregister unsigned long T_10 V_11 ( L_3 ) = V_5 -> V_12 [ V_22 ] ;\r\nregister unsigned long T_5 V_11 ( L_4 ) = V_5 -> V_12 [ V_9 ] ;\r\nregister unsigned long T_6 V_11 ( L_2 ) = V_5 -> V_12 [ V_10 ] ;\r\nunsigned long V_18 = V_5 -> V_19 ;\r\n__asm__ __volatile__ (\r\n"msr cpsr_fs, %[cpsr] \n\t"\r\nBLX("%[fn]")\r\n"mrs %[cpsr], cpsr \n\t"\r\n: "=r" (rdlov), "=r" (rdhiv), [cpsr] "=r" (cpsr)\r\n: "0" (rdlov), "1" (rdhiv), "r" (rnv), "r" (rmv),\r\n"2" (cpsr), [fn] "r" (asi->insn_fn)\r\n: "lr", "memory", "cc"\r\n);\r\nV_5 -> V_12 [ V_21 ] = T_9 ;\r\nV_5 -> V_12 [ V_22 ] = T_10 ;\r\nV_5 -> V_19 = ( V_5 -> V_19 & ~ V_20 ) | ( V_18 & V_20 ) ;\r\n}
