// Seed: 779353329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_5;
  assign id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input wand id_3
    , id_15,
    input wire id_4,
    input tri id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    output logic id_9,
    input supply1 id_10,
    input logic id_11,
    input supply0 id_12,
    input supply1 id_13
);
  always @(id_15 or 1) begin
    if (1) begin
      id_9 <= id_1 == 1'b0;
      id_9 = 1;
    end else begin
      id_2 <= id_11;
      id_9 <= 1 - 1;
    end
  end
  `define pp_16 (  pp_17  ,  pp_18  ,  pp_19  )  0
  tri  id_20 = 1;
  wire id_21;
  module_0(
      id_21, id_20, id_21, id_20
  );
endmodule
