Report time       : Thu Oct  4 15:35:38 CDT 2018.
Solution          : solution4.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|           5953|         441369|        1403673|           5954|         412781|        1403674|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
