# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv"
verilog xil_defaultlib  "../../../frame-compression.srcs/sources_1/new/Intra_mode.v"
verilog blk_mem_gen_v8_3_2  "../../../frame-compression.ip_user_files/ipstatic/blk_mem_gen_v8_3_2/simulation/blk_mem_gen_v8_3.v"
verilog xil_defaultlib  "../../../frame-compression.srcs/sources_1/ip/Residual_BRAM/sim/Residual_BRAM.v"
verilog xil_defaultlib  "../../../frame-compression.srcs/sources_1/new/VLC.v"
verilog xil_defaultlib  "../../../frame-compression.srcs/sources_1/new/TBT.v"
verilog xil_defaultlib  "../../../frame-compression.srcs/sources_1/new/IBP.v"
verilog xil_defaultlib  "../../../frame-compression.srcs/sources_1/new/Top.v"
verilog xil_defaultlib  "../../../frame-compression.srcs/sim_1/new/Top_Test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
