vhdl xil_defaultlib  \
"../../../../../../../FPGA/FIR_SysGen/SysGenIP/ip/c_addsub_0_6/sim/c_addsub_0.vhd" \

nosort
