{"vcs1":{"timestamp_begin":1713321312.018222565, "rt":0.94, "ut":0.51, "st":0.35}}
{"vcselab":{"timestamp_begin":1713321313.122396157, "rt":0.86, "ut":0.55, "st":0.25}}
{"link":{"timestamp_begin":1713321314.121143740, "rt":0.49, "ut":0.17, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713321311.222937192}
{"VCS_COMP_START_TIME": 1713321311.222937192}
{"VCS_COMP_END_TIME": 1713321314.768438442}
{"VCS_USER_OPTIONS": "-sverilog -debug mylibrary.sv task2.sv"}
{"vcs1": {"peak_mem": 338820}}
{"stitch_vcselab": {"peak_mem": 238992}}
