***
*$
*  TPS54122
*****************************************************************************
*  (C) Copyright 2012 Texas Instruments Incorporated. All rights reserved.
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warrenties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
** Released by: WEBENCH(R) Design Center, Texas Instruments Inc.
* Part: TPS54122
* Date: 11/30/2012
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2
* EVM Order Number: 
* EVM Users Guide: SLVU829 - DECEMBER - 2012
* Datasheet: SBVS221 - DECEMBER - 2012
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
* source TPS54122
.SUBCKT TPS54122 COMP RT_CLK SS PH BOOT PWRGD EN LDOIN_0 LDOIN_1 PG
+ BIAS LDOEN GND PWPD NR FB OUT_0 OUT_1 VIN_0 VIN_1 PGND AGND VSENSE
X_TPS54122_U1         EN PH RT_CLK PWRGD COMP VIN_1 VSENSE BOOT SS PGND
+  TPS54319_TRANS
X_TPS54122_U2         OUT_1 GND LDOIN_1 BIAS LDOEN FB PG TPS74401
R_TPS54122_R1         0 NR  10MEG  
R_TPS54122_R2         0 PWPD  1m
R_VIN     VIN_0 VIN_1 1m
R_OUT   OUT_0 OUT_1 1m
R_LDOIN    LDOIN_0 LDOIN_1 1m
.ENDS TPS54122

.SUBCKT TPS74401 OUT GND IN BIAS EN FB PG 
X1  OUT GND IN BIAS EN FB  LDO_BASIC 
+ PARAMS: 
+ rinp = 1.000e+7 
+ rout = 1.000e-3 
+ psrr = 1.000e-4 
+ pole = 5.000e+2 
+ zero = 1.000e+5 
+ venb = 1.100e+0 
+ ehys = 5.000e-2
+ uvlo = 2.375e+0
+ uhys = 1.000e-1
+ vref = 8.000e-1
+ drop = 1.200e-1
+ ilim = 3.500e+0
+ ttrn = 5.000e-4
E7  PGX_INT   0 VALUE { 
+ IF(V(FB)+2.400e-2*(1-V(PGY_INT))>7.200e-1, 0, 1)}
R7  PGX_INT PGY_INT  1k  
C7  PGY_INT   0  1p  
X2_SWITCH PG GND PGY_INT   0 MASTER_PG
.ENDS TPS74401
*$
.SUBCKT MASTER_PG 1 2 3 4
S_PG 1 2 3 4 PGSWITCH
RS 3 4 1G
.MODEL PGSWITCH VSWITCH RON=100 ROFF=1E8 VON=1 VOFF=0
.ENDS MASTER_PG
*$
.SUBCKT ldo_basic out vgnd vin bias enb fbk 
+ PARAMS: 
+ rinp = 1e07 
+ rout = 0.1
+ psrr = 5e-4
+ pole = 100
+ zero = 10e3
+ venb = 1.0
+ ehys = 0.1
+ uvlo = 2.0
+ uhys = 0.1
+ vref = 1.20
+ drop = 0.25
+ ilim = 0.10
+ ttrn = 1e-4
R00 vin vxx  { rinp } 
C00 vin vxx  { 1/(6.28*rinp*pole) } 
EX1 vx1   0 VALUE {IF(V(enb, vgnd) + V(egd)*ehys > venb, 1, 0)}
RX1 vx1 egd 10
CX1 egd   0 1n
EX2 vx2   0 VALUE {IF(V(bias, vgnd) + V(vgd)*uhys > uvlo, 1, 0)}
RX2 vx2 vgd 10
CX2 vgd   0 1n
E01 v01 vgnd VALUE { 
+ IF(V(egd)>0.51&V(vgd)>0.51, { vref }, 0) }
R01 v01 ref {3.333e5*SQRT(ttrn)}
C01 ref vgnd {1e-6*SQRT(ttrn)}
E02 v02   0  VALUE {
+ V(ref)*(ABS(V(out)) + 1E-6)/(ABS(V(fbk)) + 1E-6) }
R02 v02 des 10
C02 des   0 1n
E03 drv   0 VALUE {
+ MIN(V(des), MAX(V(vin)-drop, 0))}
R03 drv vxx { psrr*rinp } 
C03 drv vxx { 1/(6.28*psrr*rinp*zero) } 
E04 vyy   0  VALUE { 
+ MIN(V(vxx), V(vzz) + ilim*rout) }
R04 vyy vzz { rout }
F04 vin vyy V04 1
V04 vzz out 0V
.ENDS ldo_basic
*$

*****************************************************************************
.SUBCKT TPS54319_TRANS EN PH RT PWRGD COMP VIN VSENSE BOOT SS_TR GND
V_V47         SET0 0 0Vdc
D_U1_D9         EN VIN d_d1 
E_U1_ABM173         U1_N7335522 0 VALUE { {IF(V(VIN) > 2.6,5,0)}    }
D_U1_D8         EN U1_N7335522 d_d1 
G_U1_ABMII1         VIN EN VALUE { {1.2u+ 3.4u*V(ENAB)}    }
R_U1_R256         EN U1_N7335522  100MEG  
V_U1_V1         U1_N16623772 0 0.07Vdc
V_U1_V2         U1_N16623720 0 1.25Vdc
C_U1_C1         0 ENAB  1n  
X_U1_U2         EN U1_N16623720 U1_N16623772 U1_N16624019 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U1_R1         U1_N16624019 ENAB  1  
E_U6_ABM13         U6_N16489586 0 VALUE { IF(V(COMP) <0.55 ,1,0)    }
X_U6_U824         U6_N16489522 U6_INDELAYED1 PWM_CLK U6_OR2OUT1 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U6         U6_OR2OUT1 U6_OR2OUT2 U6_N16490100 PWM_FINAL MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U822         PWM_CLK U6_N16497188 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
C_U6_C172         0 U6_INDELAYED1  10p  
R_U6_R273         U6_N16489586 U6_N16490100  1  
X_U6_U826         PWM_CLK U6_N16509390 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
X_U6_U827         U6_N16509390 PWM_CLK U6_N16509288 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U6_R272         U6_N16489522 U6_INDELAYED1  7.2k  
R_U6_R276         U6_N16509288 U6_INDELAYED2  15.12k  
C_U6_C171         0 U6_N16490100  1n  
X_U6_U823         U6_N16497188 PWM_CLK U6_N16489522 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U620         U6_N16489522 U6_INDELAYED1 d_d
C_U6_C177         0 U6_INDELAYED2  10p  
X_U6_U825         U6_N16509288 U6_INDELAYED2 PWM_CLK U6_OR2OUT2 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U623         U6_N16509288 U6_INDELAYED2 d_d
X_U8_S2    U8_N7274022 0 BOOT HDRV Driver_U8_S2 
X_U8_U610         U8_HDRVIN U8_N7274198 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_S3    U8_N7274032 0 HDRV PH Driver_U8_S3 
X_U8_U608         U8_HDRVIN U8_N7342498 U8_N7274022 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U8_C140         0 BOOT_UVLO  1n  
X_U8_U612         U8_N7274198 U8_N7343256 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
E_U8_ABM167         U8_N7274256 0 VALUE { {IF((V(BOOT) - V(PH)) < 2.2,0,1)}   
+  }
X_U8_S34    U8_LDRVIN 0 BOOT VIN Driver_U8_S34 
X_U8_U609         U8_N7343256 U8_N7274198 U8_N7274032 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U611         U8_HDRVIN U8_N7342498 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
R_U8_R244         U8_N7274256 BOOT_UVLO  86.4  
X_U8_H1    VIN U8_N7273984 ISW 0 Driver_U8_H1 
X_U8_S30    HDRV PH U8_N7273984 PH Driver_U8_S30 
R_U8_R245         0 BOOT  10MEG  
D_U8_D13         PH U8_N7273984 d_d1
X_U8_U613         SDWN U8_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_S4    U8_N7380573 0 U8_N16723705 U8_LDRV Driver_U8_S4 
X_U8_U614         U8_LDRVIN U8_N7380039 U8_N7380573 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_U615         U8_LDRVIN U8_N7380039 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U8_U616         U8_LDRVIN U8_N7380055 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U617         U8_N7380055 U8_N7380073 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10n
X_U8_U618         U8_N7380073 U8_N7380055 U8_N7380591 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U8_S31    U8_LDRV 0 PH U8_N16727581 Driver_U8_S31 
D_U8_D14         0 PH d_d1
X_U8_S5    U8_N7380591 0 U8_LDRV 0 Driver_U8_S5 
X_U8_H2    U8_N16727581 0 OCLOW 0 Driver_U8_H2 
V_U8_V49         U8_N16723705 0 5
X_U8_U619         U8_SDWN_N PWM_FINAL U8_N16737402 U8_HDRVIN AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U8_R143         U8_N16737406 U8_N16737402  1  
C_U8_C77         U8_N16737402 0  18n  
E_U8_ABM170         U8_N16737406 0 VALUE { {IF(V(U8_LDRV) > 1.1,0,1)}    }
E_U8_ABM79         U8_N16742436 0 VALUE { {IF((V(HDRV) - V(PH)) > 1.1  
+ ,0,1)}   }
R_U8_R144         U8_N16742436 U8_N16742206  1  
C_U8_C78         U8_N16742206 0  18n  
X_U8_U621         PWM_FINAL U8_N16746050 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U8_U622         U8_SDWN_N U8_N16746050 OCLOWLIMIT U8_N16742206 U8_LDRVIN
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U8_D15         BOOT_UVLO U8_N7274256 d_d1
R_U11_R287         0 U11_N6045136  1k  
X_U11_U604         ENAB U11_N16496294 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U11_U601         U11_N16496294 U11_UVLO SDWN OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U11_V64         U11_N6045018 0 2.6
X_U11_U602         U11_N6045018 VIN U11_UVLO COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
C_U11_C163         U11_N6045130 U11_N6045136  140.5p  
E_U11_ABM173         SS_DISCH 0 VALUE { {IF(V(SS_TR)  < 40m,0,  
+ IF(V(U11_N6045136) > 0.5,1,0))}   }
X_U11_U603         SDWN U11_N6045130 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R276         0 U2_N16489962  500MEG  
X_U2_U132         U2_N16518846 U2_N16517387 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U2_U133         MUXCLK U2_N16518846 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5n
X_U2_U131         U2_RAMP U2_N16505459 MUXCLK COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U2_H1    U2_N16489962 U2_N16523619 I_RT 0 Oscillator_U2_H1 
V_U2_V44         U2_N16523619 0 0.5
R_U2_R278         I_RT 0  1  
V_U2_V45         U2_N16490102 0 1
C_U2_C79         U2_RAMP 0  6p  
D_U2_D11         U2_RAMP U2_N16490102 d_d1 
G_U2_ABMI3         U2_N16490102 U2_RAMP VALUE { {-( I(V_U2_V44)*1.212) }    }
X_U2_S26    U2_N16517226 0 U2_RAMP 0 Oscillator_U2_S26 
R_U2_R277         U2_N16489962 RT  1  
X_U2_U134         SDWN U2_N16517387 U2_N16517226 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U2_V46         U2_N16505459 0 0.5
R_U10_R284         U10_N7105183 U10_N7104112  14k  
C_U10_C4         0 U10_N16552432  1n  
C_U10_C5         0 U10_N16552374  1n  
C_U10_C7         0 U10_N16553759  1n  
R_U10_R7         U10_N165588211 U10_N16553759  1  
C_U10_C160         0 U10_N7104112  2n  
X_U10_U613         U10_N7104112 U10_N16558633 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U10_R6         U10_N16553669 U10_N16553691  1  
R_U10_R5         U10_N165587411 U10_N16552374  1  
X_U10_U612         U10_UVP U10_OVP U10_N16557840 U10_N7105183 NAND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_R4         U10_N16552410 U10_N16552432  1  
E_U10_ABM3         U10_N16552410 0 VALUE { (V(U10_UVP) * +16.54m)    }
X_U10_U7         U10_N16553759 VSENSEINT U10_OVP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U10_U6         VSENSEINT U10_N16552374 U10_UVP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U10_ABM5         U10_N16553669 0 VALUE { (V(U10_OVP) * +16.54m)    }
E_U10_ABM6         U10_N165588211 0 VALUE { (V(U10_N16553691) + 0.885)    }
X_U10_U611         SDWN U10_N16557840 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U10_ABM4         U10_N165587411 0 VALUE { (-V(U10_N16552432) + 0.769)    }
X_U10_S19    U10_N16558633 0 PWRGD 0 PGOOD_U10_S19 
C_U10_C6         0 U10_N16553691  1n  
E_U9_ABM163         U9_N16500611 0 VALUE { IF(V(U9_FSEN) > 0.5, 3960*V(I_RT),  
+ IF(V(U9_FSBY2EN) > 0.5, 1980*V(I_RT),  
+ IF(V(U9_FSBY4EN) > 0.5, 990*V(I_RT),  
+ IF(V(U9_FSBY8EN) > 0.5, 495*V(I_RT),0)))) }
X_U9_U587         U9_FSBY8EN N16589227 SYSCLK U9_FSBY8EN_PRE U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U9_R5         U9_N166211081 U9_N16552010  1  
X_U9_U581         U9_FSBY4 N16545281 U9_FSBY2 U9_N16545175 U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U9_C158         0 IF2IA  1n  
C_U9_C3         0 U9_N16547211  1n  
R_U9_R7         U9_N166212101 U9_N16554043  1  
X_U9_U641         U9_N16598053 U9_FSBY8 U9_FSBY8_PULSE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U635         U9_N16599106 U9_FSBY2 U9_MUXCLK_PULSE XOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U575         U9_FSBY8EN_PRE U9_N6044009 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U639         U9_FSBY8 U9_N16598053 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U9_U579         U9_OUT3 U9_FSEN_PRE INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U9_ABM4         U9_N166211081 0 VALUE { ((V(U9_OUT2)*50m) + 0.4)    }
X_U9_U6         U9_N16552010 VSENSEINT U9_OUT2 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U9_U638         U9_FSBY4 U9_N16596805 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U9_U582         U9_FSBY8 N16545321 U9_FSBY4 U9_N16545291 U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U640         U9_N16596805 U9_FSBY4 U9_FSBY4_PULSE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U589         U9_FSBY4EN N16591367 SYSCLK U9_FSBY4EN_PRE U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U634         U9_FSBY2 U9_N16599106 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U9_U636         U9_FSBY2 U9_N16595858 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=100n
X_U9_U637         U9_N16595858 U9_FSBY2 U9_FSBY2_PULSE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U577         U9_N6044009 U9_OUT2 U9_FSBY4EN_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U9_C7         0 U9_N16554043  1n  
C_U9_C157         0 SYSCLK  1n  
X_U9_U5         U9_N16547211 VSENSEINT U9_FSBY8EN_PRE COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U9_R282         U9_N6043843 VSENSEINT  1  
R_U9_R3         U9_N166214561 U9_N16547211  1  
C_U9_C5         0 U9_N16552010  1n  
R_U9_R275         U9_N6043819 SYSCLK  1  
X_U9_U588         SDWN U9_SDWN_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U576         U9_OUT2 U9_N6044153 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U9_R276         U9_N16500611 IF2IA  1  
X_U9_U578         U9_N6044153 U9_OUT3 U9_FSBY2EN_PRE AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U580         U9_FSBY2 N16545241 MUXCLK U9_N16545251 U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U9_ABM6         U9_N166212101 0 VALUE { ((V(U9_OUT3)*50m) + 0.6)    }
E_U9_ABM2         U9_N166214561 0 VALUE { ((V(U9_FSBY8EN_PRE)*50m) + 0.2)    }
X_U9_U7         U9_N16554043 VSENSEINT U9_OUT3 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U9_ABM164         U9_N6043843 0 VALUE { V(VSENSE)    }
X_U9_U585         U9_FSBY8 U9_N16545291 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U591         U9_FSBY2EN N16594024 SYSCLK U9_FSBY2EN_PRE U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U9_U592         U9_FSEN N16612587 SYSCLK U9_FSEN_PRE U9_SDWN_N SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U9_ABM162         U9_N6043819 0 VALUE { IF(V(U9_FSEN_PRE) > 0.5,
+  V(U9_MUXCLK_PULSE),  
+ IF(V(U9_FSBY2EN_PRE) > 0.5, V(U9_FSBY2_PULSE),  
+ IF(V(U9_FSBY4EN_PRE) > 0.5, V(U9_FSBY4_PULSE),  
+ IF(V(U9_FSBY8EN_PRE) > 0.5, V(U9_FSBY8_PULSE),0)))) }
X_U9_U583         U9_FSBY2 U9_N16545251 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U9_U584         U9_FSBY4 U9_N16545175 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U9_C159         0 VSENSEINT  1n  
R_R1         GND 0  1m  
C_U3_C8         0 SS_TR  0.1p  
D_U3_D62         SS_TR U3_N7397984 d_d1
R_U3_R13         U3_N7404426 U3_N7404432  1  
R_U3_R14         U3_N7398284 VREF_GM  1  
C_U3_C12         0 U3_N7404432  1n  
D_U3_D63         0 SS_TR d_d1
V_U3_V70         U3_N7397984 0 1.7
C_U3_C15         0 U3_N7398492  1n  
G_U3_ABMI5         SS_TR 0 VALUE { {IF(V(SS_DISCH) > 0.5, 1.25e-3,0)}    }
X_U3_S68    U3_N7398492 0 SS_TR 0 SoftStart_U3_S68 
E_U3_ABM178         U3_N7398284 0 VALUE { IF(V(U3_N7404432) < 0.827,
+  V(U3_N7404432),0.827)    }
G_U3_ABMII1         U3_N7397984 SS_TR VALUE { {IF(V(U3_N7406804) > 0.5,2.2u,0)}
+     }
E_U3_ABM174         U3_N7404426 0 VALUE { IF(V(SS_TR) < 700m, V(SS_TR) - 35m,  
+ IF(V(SS_TR) > 1500m, 0.827,  
+ -0.1263*V(SS_TR)*V(SS_TR)+0.4463*V(SS_TR)+0.4417))  }
X_U3_U1         SDWN U3_N7406804 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C14         0 VREF_GM  1n  
R_U3_R15         U3_N7398466 U3_N7398492  1  
E_U3_ABM180         U3_N7398466 0 VALUE { IF(V(OCB) > 0.5,1,0)    }
R_U4_R4         0 COMP  2.3MEG  
D_U4_D10         COMP U4_N7125893 d_d1
R_U4_R290         U4_N7125947 U4_VGM  1  
C_U4_C9         0 OCB  1n  
C_U4_C5         0 COMP  5.97p  
R_U4_R286         U4_N7125805 U4_N7125739  1  
C_U4_C162         0 U4_N7125739  1n  
X_U4_U603         SDWN U4_N16498049 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_ABM8         U4_N16498061 0 VALUE { {IF(V(COMP) > 1.79,1,0)}    }
V_U4_V5         U4_N7125903 0 0.55
X_U4_U597         U4_N7125903 COMP d_d
V_U4_V6         U4_N7125893 0 1.8
X_U4_U614         U4_N16498061 U4_N16498049 U4_N16503466 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U4_ABM171         U4_N7125805 0 VALUE { {IF(V(SS_TR) < 0.7, 79u, 79u + (166u
+  *((V(SS_TR) -700m)/299m)))}    }
R_U4_R11         U4_N16503466 OCB  1  
E_U4_ABM177         U4_N7125947 0 VALUE { IF(V(U4_N7125739) < 79u, 79u,
+  IF(V(U4_N7125739) > 245u, 245u,V(U4_N7125739)))    }
C_U4_C166         0 U4_VGM  1n  
G_U4_ABM2I1         0 COMP VALUE { {LIMIT((V(VREF_GM) -
+  V(VSENSEINT))*V(U4_VGM), -20u,20u)}    }
V_V46         SET1 0 1
X_U5_U602         U5_N16522994 BOOT_UVLO U5_OVTP U5_PWM AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U5_ABM148         U5_N16489469 0 VALUE { {V(U5_VRAMPIN)*1u}    }
C_U5_C135         0 U5_VRAMP  1n  
R_U5_R256         U5_N16531938 U5_ICTRL  1  
X_U5_U134         U5_N16543755 SDWN U5_N16543632 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U5_U603         PWM_CLK N16528816 SYSCLK SET1 U5_PWM SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U5_ABMI4         U5_VRAMPIN 0 VALUE { {V(IF2IA) * -1}    }
C_U5_C147         0 U5_ICTRL  1n  
E_U5_ABM165         U5_N16531938 0 VALUE { (V(U5_N16502082) * 64.8k)    }
X_U5_U598         SYSCLK U5_N16489527 U5_N16543755 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U5_D58         U5_N16489275 U5_N16489395 d_d1
R_U5_R239         U5_N16489469 U5_VRAMP  1  
X_U5_U601         U5_N16489001 VSENSEINT U5_OVTP COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U5_R255         U5_N16489395 U5_N16489275  14.4k  
X_U5_U599         SYSCLK U5_N16489527 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
E_U5_ABM163         U5_N16502082 0 VALUE { LIMIT(((V(U5_N16488977) -
+  V(U5_VRAMP)) * 10)  
+ -8u,-48.7u,101.85u)   }
X_U5_U600         U5_ICTRL U5_ISWF U5_N16522994 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U5_V79         U5_N16489001 0 0.856
E_U5_ABM152         U5_ISWF 0 VALUE { {IF(V(U5_N16489275) > 0.5,  
+ V(ISW),-2.7)}   }
E_U5_ABM151         U5_N16489395 0 VALUE { {IF(V(PWM_FINAL) > 0.5, 1,0)}    }
C_U5_C134         0 U5_VRAMPIN  1n  
E_U5_ABM164         U5_N16488977 0 VALUE { {(V(COMP) - 0.5)/36k}    }
X_U5_S26    U5_N16543632 0 U5_VRAMPIN 0 GmIphase_U5_S26 
C_U5_C146         0 U5_N16489275  5p  
E_U7_ABM158         U7_N16721310 0 VALUE { {IF(V(PWM_FINAL) < 0.5, 1,0)}    }
R_U7_R272         U7_N16721310 U7_N16721160  14.4k  
R_U7_R268         0 U7_N16721836  100MEG  
V_U7_V67         U7_N16721260 0 2
D_U7_D59         U7_N16721160 U7_N16721310 d_d1
E_U7_ABM157         U7_N16721150 0 VALUE { {IF(V(U7_N16721160) > 0.5,   
+ V(OCLOW),0)}   }
C_U7_C154         0 U7_N16721160  10p  
X_U7_U614         SYSCLK U7_N16726116 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U609         ENAB U7_N16726116 U7_N16725776 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U7_U615         U7_N16721836 OCLOWLIMIT U7_N16721200 SET1 U7_N16725776 SET1
+  DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U616         U7_N16721150 U7_N16721260 U7_N16721200 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
.IC         V(SS_TR )=0
.ENDS TPS54319_TRANS
*$
.subckt Driver_U8_S2 1 2 3 4  
S_U8_S2         3 4 1 2 _U8_S2
RS_U8_S2         1 2 1G
.MODEL         _U8_S2 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U8_S2
*$
.subckt Driver_U8_S3 1 2 3 4  
S_U8_S3         3 4 1 2 _U8_S3
RS_U8_S3         1 2 1G
.MODEL         _U8_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U8_S3
*$
.subckt Driver_U8_S34 1 2 3 4  
S_U8_S34         3 4 1 2 _U8_S34
RS_U8_S34         1 2 1G
.MODEL         _U8_S34 VSWITCH Roff=1000e6 Ron=16 Voff=0.2 Von=0.8
.ends Driver_U8_S34
*$
.subckt Driver_U8_H1 1 2 3 4  
H_U8_H1         3 4 VH_U8_H1 1
VH_U8_H1         1 2 0V
.ends Driver_U8_H1
*$
.subckt Driver_U8_S30 1 2 3 4  
S_U8_S30         3 4 1 2 _U8_S30
RS_U8_S30         1 2 1G
.MODEL         _U8_S30 VSWITCH Roff=10e6 Ron=64m Voff=1.0 Von=1.2
.ends Driver_U8_S30
*$
.subckt Driver_U8_S4 1 2 3 4  
S_U8_S4         3 4 1 2 _U8_S4
RS_U8_S4         1 2 1G
.MODEL         _U8_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_U8_S4
*$
.subckt Driver_U8_S31 1 2 3 4  
S_U8_S31         3 4 1 2 _U8_S31
RS_U8_S31         1 2 1G
.MODEL         _U8_S31 VSWITCH Roff=10e6 Ron=59m Voff=1.0 Von=1.2
.ends Driver_U8_S31
*$
.subckt Driver_U8_S5 1 2 3 4  
S_U8_S5         3 4 1 2 _U8_S5
RS_U8_S5         1 2 1G
.MODEL         _U8_S5 VSWITCH Roff=1e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Driver_U8_S5
*$
.subckt Driver_U8_H2 1 2 3 4  
H_U8_H2         3 4 VH_U8_H2 1
VH_U8_H2         1 2 0V
.ends Driver_U8_H2
*$
.subckt Oscillator_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 -1
VH_U2_H1         1 2 0V
.ends Oscillator_U2_H1
*$
.subckt Oscillator_U2_S26 1 2 3 4  
S_U2_S26         3 4 1 2 _U2_S26
RS_U2_S26         1 2 1G
.MODEL         _U2_S26 VSWITCH Roff=100e6 Ron=1.0 Voff=0.2 Von=0.8
.ends Oscillator_U2_S26
*$
.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=100 Voff=0.4 Von=0.8
.ends PGOOD_U10_S19
*$
.subckt SoftStart_U3_S68 1 2 3 4  
S_U3_S68         3 4 1 2 _U3_S68
RS_U3_S68         1 2 1G
.MODEL         _U3_S68 VSWITCH Roff=100e6 Ron=1231 Voff=0.2 Von=0.8
.ends SoftStart_U3_S68
*$
.subckt GmIphase_U5_S26 1 2 3 4  
S_U5_S26         3 4 1 2 _U5_S26
RS_U5_S26         1 2 1G
.MODEL         _U5_S26 VSWITCH Roff=100e6 Ron=10m Voff=0.2 Von=0.8
.ends GmIphase_U5_S26
*$
.SUBCKT myD_D1 1 2
D1 1 2 DD1
.MODEL DD1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
.ENDS myD_D1
*$
.subckt d_d 1 2
d1 1 2 dd
.model dd d
+ is=1e-015
+ n=0.01
+ tt=1e-011
.ends d_d
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1  )
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$