LICENSE
MANIFEST.in
README.md
setup.cfg
setup.py
tapa/VERSION
tapa/__init__.py
tapa/bitstream.py
tapa/core.py
tapa/floorplan.py
tapa/floorplan_dse.py
tapa/hardware.py
tapa/instance.py
tapa/safety_check.py
tapa/tapa.py
tapa/tapac.py
tapa/tapav.py
tapa/task.py
tapa/task_graph.py
tapa/util.py
tapa.egg-info/PKG-INFO
tapa.egg-info/SOURCES.txt
tapa.egg-info/dependency_links.txt
tapa.egg-info/entry_points.txt
tapa.egg-info/requires.txt
tapa.egg-info/top_level.txt
tapa/assets/verilog/a_axi_write_broadcastor_1_to_3.v
tapa/assets/verilog/a_axi_write_broadcastor_1_to_4.v
tapa/assets/verilog/arbiter.v
tapa/assets/verilog/async_mmap.v
tapa/assets/verilog/axi_crossbar.v
tapa/assets/verilog/axi_crossbar_addr.v
tapa/assets/verilog/axi_crossbar_rd.v
tapa/assets/verilog/axi_crossbar_wr.v
tapa/assets/verilog/axi_pipeline.v
tapa/assets/verilog/axi_register_rd.v
tapa/assets/verilog/axi_register_wr.v
tapa/assets/verilog/detect_burst.v
tapa/assets/verilog/fifo.v
tapa/assets/verilog/fifo_bram.v
tapa/assets/verilog/fifo_fwd.v
tapa/assets/verilog/fifo_srl.v
tapa/assets/verilog/generate_last.v
tapa/assets/verilog/priority_encoder.v
tapa/assets/verilog/relay_station.v
tapa/codegen/__init__.py
tapa/codegen/axi_pipeline.py
tapa/common/__init__.py
tapa/common/base.py
tapa/common/constant.py
tapa/common/external_port.py
tapa/common/graph.py
tapa/common/interconnect_definition.py
tapa/common/interconnect_instance.py
tapa/common/task_definition.py
tapa/common/task_instance.py
tapa/steps/__init__.py
tapa/steps/analyze.py
tapa/steps/common.py
tapa/steps/dse.py
tapa/steps/link.py
tapa/steps/meta.py
tapa/steps/optimize.py
tapa/steps/pack.py
tapa/steps/synth.py
tapa/verilog/__init__.py
tapa/verilog/ast.py
tapa/verilog/axi_xbar.py
tapa/verilog/util.py
tapa/verilog/xilinx/__init__.py
tapa/verilog/xilinx/async_mmap.py
tapa/verilog/xilinx/axis.py
tapa/verilog/xilinx/const.py
tapa/verilog/xilinx/m_axi.py
tapa/verilog/xilinx/module.py
tapa/verilog/xilinx/typing.py