[*]
[*] GTKWave Analyzer v3.3.96 (w)1999-2018 BSI
[*] Sat Jan 12 15:42:05 2019
[*]
[dumpfile] "E:\Project\sf\Profiles\Meitner\Program\-vcd"
[savefile] "E:\Project\sf\Profiles\Meitner\System\HDL\DUTs\processor_axi_wrapper\top.sim.do"
[timestart] 0
[size] 1920 1017
[pos] -1 -1
*-19.000000 2228000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.top.
[treeopen] TOP.top.processor_axi_wrapper.
[treeopen] TOP.top.processor_axi_wrapper.processor_inst.
[sst_width] 192
[signals_width] 344
[sst_expanded] 1
[sst_vpaned_height] 319
@28
TOP.MCLK
@c00022
#{System} TOP.nRST TOP.BUSY TOP.INTR
@28
TOP.nRST
TOP.BUSY
TOP.INTR
@1401200
-group_end
@c00200
-APB_Slave
@28
TOP.top.S_PENABLE
TOP.top.S_PSEL
TOP.top.S_PWRITE
TOP.top.S_PREADY
@24
TOP.top.S_PADDR[15:0]
@22
TOP.top.S_PRDATA[31:0]
TOP.top.S_PWDATA[31:0]
@28
TOP.top.S_PSLVERR
@1401200
-APB_Slave
@800200
-Slave
@28
TOP.top.processor_axi_wrapper.processor_inst.P_EN
TOP.top.processor_axi_wrapper.processor_inst.P_WE
@22
TOP.top.processor_axi_wrapper.processor_inst.P_ADDR[3:0]
TOP.top.processor_axi_wrapper.processor_inst.P_RDATA[31:0]
TOP.top.processor_axi_wrapper.processor_inst.P_WDATA[31:0]
@28
TOP.top.processor_axi_wrapper.processor_inst.P_READY
@1000200
-Slave
@800200
-Master
@200
-Read request
@28
TOP.top.processor_axi_wrapper.processor_inst.MR_REQ
@24
TOP.top.processor_axi_wrapper.processor_inst.MR_SIZE[7:0]
@22
TOP.top.processor_axi_wrapper.processor_inst.MR_ADDR[31:0]
@28
TOP.top.processor_axi_wrapper.processor_inst.MR_GRANT
@200
-Read data
@28
TOP.top.processor_axi_wrapper.processor_inst.MR_READY
TOP.top.processor_axi_wrapper.processor_inst.MR_VALID
@22
TOP.top.processor_axi_wrapper.processor_inst.MR_DATA[511:0]
@28
TOP.top.processor_axi_wrapper.processor_inst.MR_LAST
@200
-Write
@28
TOP.top.processor_axi_wrapper.processor_inst.MW_REQ
@200
-Write address
@24
TOP.top.processor_axi_wrapper.processor_inst.MW_SIZE[7:0]
@c00022
TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
@28
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31]} (0)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[30]} (1)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[29]} (2)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[28]} (3)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[27]} (4)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[26]} (5)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[25]} (6)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[24]} (7)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[23]} (8)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[22]} (9)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[21]} (10)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[20]} (11)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[19]} (12)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[18]} (13)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[17]} (14)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[16]} (15)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[15]} (16)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[14]} (17)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[13]} (18)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[12]} (19)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[11]} (20)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[10]} (21)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[9]} (22)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[8]} (23)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[7]} (24)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[6]} (25)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[5]} (26)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[4]} (27)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[3]} (28)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[2]} (29)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[1]} (30)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
+{TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[0]} (31)TOP.top.processor_axi_wrapper.processor_inst.MW_ADDR[31:0]
@1401200
-group_end
@28
TOP.top.processor_axi_wrapper.processor_inst.MW_GRANT
@200
-Write data
@28
TOP.top.processor_axi_wrapper.processor_inst.MW_READY
TOP.top.processor_axi_wrapper.processor_inst.MW_VALID
@22
TOP.top.processor_axi_wrapper.processor_inst.MW_DATA[511:0]
@28
TOP.top.processor_axi_wrapper.processor_inst.MW_LAST
@1000200
-Master
[pattern_trace] 1
[pattern_trace] 0
