0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Nsreen/Desktop/project/project.sim/sim_1/synth/timing/xsim/Full_Adder_time_synth.v,1682686690,verilog,,,,FA_8bits;glbl,,,,,,,,
