\documentclass[aspectratio=169]{beamer}
\usepackage{graphicx}

% Add slide numbers
% Custom footline with slide numbers in bottom left
\setbeamertemplate{footline}{
  \hspace{1em}% Add some left margin
  \usebeamercolor[fg]{page number in head/foot}%
  \usebeamerfont{page number in head/foot}%
  \insertframenumber\,/\,\inserttotalframenumber%  Format: "current / total"
  \vskip2pt%  Small vertical spacing
}

\beamertemplatenavigationsymbolsempty

\begin{document}

\begin{frame}
  \frametitle{ADC Test Chip IO}
  \begin{center}
    \tiny
    \begin{tabular}{|l|l|l|}
    \hline
    \textbf{Pin Name} & \textbf{Pad Type} & \textbf{Pin Purpose} \\
    \hline
    \texttt{seq\_init\_p}  & LVDS RX      & Sequencing: DAC initialization \\
    \texttt{seq\_init\_n}  & LVDS RX      & Sequencing: DAC initialization \\
    \texttt{seq\_samp\_p}  & LVDS RX      & Sequencing: Sample phase control \\
    \texttt{seq\_samp\_n}  & LVDS RX      & Sequencing: Sample phase control \\
    \texttt{seq\_cmp\_p}   & LVDS RX      & Sequencing: Comparator timing \\
    \texttt{seq\_cmp\_n}   & LVDS RX      & Sequencing: Comparator timing \\
    \texttt{seq\_logic\_p} & LVDS RX      & Sequencing: SAR logic timing \\
    \texttt{seq\_logic\_n} & LVDS RX      & Sequencing: SAR logic timing \\
    \texttt{vdd\_a}        & Power        & Analog supply positive \\
    \texttt{vss\_a}        & GND          & Analog supply negative \\
    \texttt{vdd\_d}        & Power        & Digital supply positive \\
    \texttt{vss\_d}        & GND          & Digital supply negative \\
    \texttt{vdd\_io}       & Power        & I/O supply positive \\
    \texttt{vss\_io}       & GND          & I/O supply negative \\
    \texttt{vdd\_dac}      & Power        & DAC supply positive \\
    \texttt{vss\_dac}      & GND          & DAC supply negative \\
    \texttt{spi\_sclk}     & CMOS Input   & SPI serial clock \\
    \texttt{spi\_sdi}     & CMOS Input   & SPI device input (MOSI) \\
    \texttt{spi\_sdo}     & CMOS Output  & SPI master output (MISO)  \\
    \texttt{spi\_cs\_b}    & CMOS Input   & Chip select (shift in low, load on rising edge) \\
    \texttt{vin\_p}        & Analog       & Analog input positive \\
    \texttt{vin\_n}        & Analog       & Analog input negative \\
    \texttt{comp\_out\_p}  & LVDS TX      & Data output positive \\
    \texttt{comp\_out\_n}  & LVDS TX      & Data output negative \\
    \texttt{reset\_b}      & CMOS Input   & Global reset (active low, set all regs = 0) \\
    \hline
    \end{tabular}
    
    \vspace{0.3cm}
    \textbf{Total: 25 pins}
  \end{center}
\end{frame}

\begin{frame}
  \frametitle{SPI config}

    \includegraphics[width=\linewidth,height=0.85\textheight,keepaspectratio]{../../build/wavetest.pdf}

  \end{frame}

\begin{frame}
  \frametitle{SPI Configuration Register (65 bits)}
  \begin{center}
    \scriptsize
    \begin{tabular}{|l|c|l|l|}
    \hline
    \textbf{Bit Field} & \textbf{Width} & \textbf{Purpose} & \textbf{Notes} \\
    \hline
    \texttt{chan\_en[15:0]} & 16 & Channel enable & Arbitrary number of 1s allowed. \\
                            &    &                & One bit routed to each of 16 ADCs. \\
    \hline
    \texttt{chan\_sel[15:0]} & 16 & Channel select & Must be one-hot encoded. \\
                             &    &                & One bit routed to each of 16 ADCs. \\
    \hline
    \texttt{dac\_init[M-1:0]} & M & DAC initial values & Initial values for each DAC bit. \\
                             &    &                    & All M bits routed to each ADC. \\
    \hline
    \texttt{manual} & 1 & Manual/Auto mode & Controls DAC update source: \\
                    &   &                  & 0 = comparator output, \\
                    &   &                  & 1 = \texttt{dac\_init} register. \\
                    &   &                  & Routed to all ADCs. \\
    \hline
    \multicolumn{2}{|l|}{\textbf{Total bits:}} & \textbf{65} & \\
    \hline
    \end{tabular}
    
    \vspace{0.4cm}
    \textbf{Register Layout:} \\
    \texttt{[64] manual | [63:48] dac\_init[15:0] | [47:32] chan\_sel[15:0] | [31:16] chan\_en[15:0]}
  \end{center}
\end{frame}

\begin{frame}
  \frametitle{ADC Operation Modes}
  \begin{center}
    \footnotesize
    \begin{tabular}{|c|l|l|l|l|l|}
    \hline
    \textbf{Mode} & \textbf{Channels} & \textbf{Channels} & \textbf{DAC Init} & \textbf{Manual} & \textbf{Notes/Purpose} \\
              & \textbf{Selected} & \textbf{Enabled} & \textbf{Setting} & \textbf{Mode} & \\
    \hline
    1 & One channel & One channel & Conventional, & Off & Normal ADC \\
      & (one-hot) & (single bit) & Monotonic, or & & characterization \\
      &           &              & BSS mode &     & \\
    \hline
    2 & One channel & All channels & Conventional, & Off & Characterizing \\
      & (one-hot) & (all bits set) & Monotonic, or & & impact of VREF \\
      &           &                & BSS mode &     & noise \\
    \hline
    3 & One channel & One channel & Dynamically & On & Calibration mode: \\
      & (one-hot) & (single bit) & updated & & external control \\
      &           &              & externally &  & of DAC state based \\
      &           &              &            &  & on COMP output \\
    \hline
    \end{tabular}
    
    \vspace{0.4cm}
    \textbf{DAC Init Modes:} \\
    \begin{itemize}
        \item \textbf{Conventional:} Standard binary weighted DAC initialization
        \item \textbf{Monotonic:} Ensures monotonic DAC behavior 
        \item \textbf{BSS:} Binary Scaled Segmented DAC initialization
    \end{itemize}
  \end{center}
\end{frame}

\begin{frame}
  \frametitle{Channel Parameter Combinations}
  \begin{center}
    \footnotesize
    \textbf{Design Space Exploration:} \\
    \vspace{0.3cm}
    
    \begin{tabular}{|l|l|}
    \hline
    \textbf{Parameter} & \textbf{Options} \\
    \hline
    N:M Ratio & 12:17, 10:13 \\
    \hline
    Coarse-Fine Architecture & Cap. Difference, Vref RDAC Scaling, Bridge Capacitor \\
    \hline
    Total Capacitance (Ctot) & 1pF, 2pF \\
    \hline
    \end{tabular}
    
    \vspace{0.5cm}
    
    \textbf{All Combinations (2 × 3 × 2 = 12 total):} \\
    \vspace{0.3cm}
    
    \tiny
    \begin{tabular}{|c|c|l|c|}
    \hline
    \textbf{Config} & \textbf{N:M} & \textbf{Coarse-Fine Architecture} & \textbf{Ctot} \\
    \hline
    1  & 12:17 & Cap. Difference & 1pF \\
    2  & 12:17 & Cap. Difference & 2pF \\
    3  & 12:17 & Vref RDAC Scaling & 1pF \\
    4  & 12:17 & Vref RDAC Scaling & 2pF \\
    5  & 12:17 & Bridge Capacitor & 1pF \\
    6  & 12:17 & Bridge Capacitor & 2pF \\
    7  & 10:13 & Cap. Difference & 1pF \\
    8  & 10:13 & Cap. Difference & 2pF \\
    9  & 10:13 & Vref RDAC Scaling & 1pF \\
    10 & 10:13 & Vref RDAC Scaling & 2pF \\
    11 & 10:13 & Bridge Capacitor & 1pF \\
    12 & 10:13 & Bridge Capacitor & 2pF \\
    \hline
    \end{tabular}
    
    \vspace{0.3cm}
    \textbf{Note:} Each configuration can be implemented in separate ADC channels for direct comparison.
  \end{center}
\end{frame}

\end{document}