

================================================================
== Vivado HLS Report for 'multibyte'
================================================================
* Date:           Fri Aug 17 14:05:28 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyte
* Solution:       multibyte
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  1000042|  206000105|  1000042|  206000105|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                     |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- memset_sensorData  |          2|          2|         1|          -|          -|          3|    no    |
        |- Loop 2             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 3             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 4             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 5             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 6             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 7             |  175000000|  175000000|         1|          -|          -|  175000000|    no    |
        |- Loop 8             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 9             |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 10            |         27|         27|         9|          -|          -|          3|    no    |
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1 & firstSample_load)
	66  / (tmp_1 & !firstSample_load)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (tmp_3)
	14  / (!tmp_3)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (tmp_5)
	23  / (!tmp_5)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / (tmp_7)
	32  / (!tmp_7)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / (tmp_9)
	41  / (!tmp_9)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	50  / (!tmp_s)
	51  / (tmp_s)
51 --> 
	52  / (tmp_2)
	51  / (!tmp_2)
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	66  / (firstSample_load & !tmp_4)
	67  / (!firstSample_load) | (tmp_4)
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	76  / (!tmp_6)
	77  / (tmp_6)
77 --> 
	78  / (!exitcond)
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	77  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sensorData = alloca i32"
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sensorData_1 = alloca i32"
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sensorData_2 = alloca i32"
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %CTRL), !map !42"
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_msb) nounwind, !map !48"
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_lsb) nounwind, !map !52"
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_xlsb) nounwind, !map !56"
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%dummy_14 = alloca i8, align 1"
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dummy_10 = alloca i8, align 1"
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%dummy_4 = alloca i8, align 1"
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%dummy_6 = alloca i8, align 1"
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%dummy_8 = alloca i8, align 1"
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%dummy_12 = alloca i8, align 1"
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @multibyte_str) nounwind"
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:75]
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %CTRL, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:77]
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:78]
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:79]
ST_1 : Operation 107 [1/1] (1.76ns)   --->   "br label %meminst"

 <State 2> : 3.50ns
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst ]" [multibyte.cpp:83]
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sensorData_load = load i32* %sensorData"
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sensorData_1_load = load i32* %sensorData_1"
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sensorData_2_load = load i32* %sensorData_2"
ST_2 : Operation 112 [1/1] (1.56ns)   --->   "%indvarinc = add i2 %invdar, 1" [multibyte.cpp:83]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.95ns)   --->   "%sensorData_0_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 0, i32 %sensorData_load, i32 %sensorData_load, i32 %sensorData_load, i2 %invdar) nounwind" [multibyte.cpp:83]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (1.95ns)   --->   "%sensorData_1_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %sensorData_1_load, i32 0, i32 %sensorData_1_load, i32 %sensorData_1_load, i2 %invdar) nounwind" [multibyte.cpp:83]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.95ns)   --->   "%sensorData_2_1 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %sensorData_2_load, i32 %sensorData_2_load, i32 0, i32 0, i2 %invdar) nounwind" [multibyte.cpp:83]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %invdar, -2" [multibyte.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_sensorData_st) nounwind"
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "store i32 %sensorData_2_1, i32* %sensorData_2" [multibyte.cpp:83]
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "store i32 %sensorData_1_1, i32* %sensorData_1" [multibyte.cpp:83]
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "store i32 %sensorData_0_1, i32* %sensorData" [multibyte.cpp:83]
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %meminst" [multibyte.cpp:83]
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%firstSample_load = load i1* @firstSample, align 1" [multibyte.cpp:87]
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:87]
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %firstSample_load, label %2, label %._crit_edge" [multibyte.cpp:88]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%CTRL_addr = getelementptr i32* %CTRL, i64 268436552"
ST_2 : Operation 127 [1/1] (3.50ns)   --->   "%CTRL_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr, i32 1)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%CTRL_addr_1 = getelementptr i32* %CTRL, i64 268436552"
ST_3 : Operation 129 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_1, i32 15, i4 -1)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%CTRL_addr_3 = getelementptr i32* %CTRL, i64 268436544"
ST_3 : Operation 131 [1/1] (3.50ns)   --->   "%CTRL_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_3, i32 1)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%CTRL_addr_2 = getelementptr i32* %CTRL, i64 268436552"
ST_4 : Operation 133 [5/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%CTRL_addr_4 = getelementptr i32* %CTRL, i64 268436544"
ST_4 : Operation 135 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 2, i4 -1)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%CTRL_addr_6 = getelementptr i32* %CTRL, i64 268436544"
ST_4 : Operation 137 [1/1] (3.50ns)   --->   "%CTRL_addr_1_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_6, i32 1)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 138 [4/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%CTRL_addr_5 = getelementptr i32* %CTRL, i64 268436544"
ST_5 : Operation 140 [5/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%CTRL_addr_7 = getelementptr i32* %CTRL, i64 268436544"
ST_5 : Operation 142 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_7, i32 1, i4 -1)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%CTRL_addr_9 = getelementptr i32* %CTRL, i64 268436546"
ST_5 : Operation 144 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_9, i32 1)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 145 [3/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 146 [4/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%CTRL_addr_8 = getelementptr i32* %CTRL, i64 268436544"
ST_6 : Operation 148 [5/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%CTRL_addr_10 = getelementptr i32* %CTRL, i64 268436546"
ST_6 : Operation 150 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_10, i32 492, i4 -1)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%CTRL_addr_12 = getelementptr i32* %CTRL, i64 268436546"
ST_6 : Operation 152 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_12, i32 1)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 153 [2/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 154 [3/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 155 [4/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%CTRL_addr_11 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 157 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%CTRL_addr_13 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 159 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_13, i32 208, i4 -1)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%CTRL_addr_15 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 161 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_15, i32 1)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 162 [1/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:91]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 163 [2/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 164 [3/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 165 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%CTRL_addr_14 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 167 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%CTRL_addr_16 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 169 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_16, i32 493, i4 -1)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 170 [1/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:94]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 171 [2/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 172 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 173 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%CTRL_addr_17 = getelementptr i32* %CTRL, i64 268436546"
ST_9 : Operation 175 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 176 [1/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_8)" [multibyte.cpp:97]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 177 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 178 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 179 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 180 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_11)" [multibyte.cpp:101]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 181 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 182 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 183 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_14)" [multibyte.cpp:102]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 184 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 185 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_17)" [multibyte.cpp:103]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:104]
ST_13 : Operation 188 [1/1] (1.76ns)   --->   "br label %3" [multibyte.cpp:64->multibyte.cpp:104]

 <State 14> : 3.50ns
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%p_014_0_i1 = phi i23 [ 0, %2 ], [ %ctr_V, %4 ]"
ST_14 : Operation 190 [1/1] (2.44ns)   --->   "%tmp_3 = icmp eq i23 %p_014_0_i1, -3388608" [multibyte.cpp:64->multibyte.cpp:104]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_14 : Operation 192 [1/1] (2.28ns)   --->   "%ctr_V = add i23 %p_014_0_i1, 1" [multibyte.cpp:64->multibyte.cpp:104]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %"delay_until_ms<50ull, 100000000ull>.exit25", label %4" [multibyte.cpp:64->multibyte.cpp:104]
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [multibyte.cpp:65->multibyte.cpp:104]
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [multibyte.cpp:65->multibyte.cpp:104]
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br label %3" [multibyte.cpp:64->multibyte.cpp:104]
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%rend22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin2) nounwind"
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%CTRL_addr_18 = getelementptr i32* %CTRL, i64 268436546"
ST_14 : Operation 199 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_18, i32 1)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%CTRL_addr_19 = getelementptr i32* %CTRL, i64 268436546"
ST_15 : Operation 201 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_19, i32 492, i4 -1)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%CTRL_addr_21 = getelementptr i32* %CTRL, i64 268436546"
ST_15 : Operation 203 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_21, i32 1)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%CTRL_addr_20 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 205 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%CTRL_addr_22 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 207 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_22, i32 224, i4 -1)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%CTRL_addr_24 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 209 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req12 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_24, i32 1)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 210 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%CTRL_addr_23 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 212 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%CTRL_addr_25 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 214 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_25, i32 182, i4 -1)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 215 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 216 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%CTRL_addr_26 = getelementptr i32* %CTRL, i64 268436546"
ST_18 : Operation 218 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 219 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 220 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 221 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 222 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_20)" [multibyte.cpp:109]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 223 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 224 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 225 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_23)" [multibyte.cpp:110]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 226 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 227 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_26)" [multibyte.cpp:111]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 228 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:112]
ST_22 : Operation 230 [1/1] (1.76ns)   --->   "br label %5" [multibyte.cpp:64->multibyte.cpp:112]

 <State 23> : 3.50ns
ST_23 : Operation 231 [1/1] (0.00ns)   --->   "%p_014_0_i2 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit25" ], [ %ctr_V_1, %6 ]"
ST_23 : Operation 232 [1/1] (2.44ns)   --->   "%tmp_5 = icmp eq i23 %p_014_0_i2, -3388608" [multibyte.cpp:64->multibyte.cpp:112]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_23 : Operation 234 [1/1] (2.28ns)   --->   "%ctr_V_1 = add i23 %p_014_0_i2, 1" [multibyte.cpp:64->multibyte.cpp:112]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %"delay_until_ms<50ull, 100000000ull>.exit20", label %6" [multibyte.cpp:64->multibyte.cpp:112]
ST_23 : Operation 236 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [multibyte.cpp:65->multibyte.cpp:112]
ST_23 : Operation 237 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [multibyte.cpp:65->multibyte.cpp:112]
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "br label %5" [multibyte.cpp:64->multibyte.cpp:112]
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin3) nounwind"
ST_23 : Operation 240 [1/1] (0.00ns)   --->   "%CTRL_addr_27 = getelementptr i32* %CTRL, i64 268436546"
ST_23 : Operation 241 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req14 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_27, i32 1)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%CTRL_addr_28 = getelementptr i32* %CTRL, i64 268436546"
ST_24 : Operation 243 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_28, i32 492, i4 -1)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%CTRL_addr_30 = getelementptr i32* %CTRL, i64 268436546"
ST_24 : Operation 245 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req16 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_30, i32 1)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 246 [1/1] (0.00ns)   --->   "%CTRL_addr_29 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 247 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 248 [1/1] (0.00ns)   --->   "%CTRL_addr_31 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 249 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_31, i32 242, i4 -1)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%CTRL_addr_33 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 251 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req18 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_33, i32 1)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 252 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 253 [1/1] (0.00ns)   --->   "%CTRL_addr_32 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 254 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%CTRL_addr_34 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 256 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_34, i32 0, i4 -1)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 257 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 258 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%CTRL_addr_35 = getelementptr i32* %CTRL, i64 268436546"
ST_27 : Operation 260 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 261 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 262 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 263 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 264 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_29)" [multibyte.cpp:115]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 265 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 266 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 267 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_32)" [multibyte.cpp:116]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 268 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 269 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_35)" [multibyte.cpp:117]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 270 [1/1] (0.00ns)   --->   "%rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_31 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:118]
ST_31 : Operation 272 [1/1] (1.76ns)   --->   "br label %7" [multibyte.cpp:64->multibyte.cpp:118]

 <State 32> : 3.50ns
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%p_014_0_i3 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit20" ], [ %ctr_V_2, %8 ]"
ST_32 : Operation 274 [1/1] (2.44ns)   --->   "%tmp_7 = icmp eq i23 %p_014_0_i3, -3388608" [multibyte.cpp:64->multibyte.cpp:118]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_32 : Operation 276 [1/1] (2.28ns)   --->   "%ctr_V_2 = add i23 %p_014_0_i3, 1" [multibyte.cpp:64->multibyte.cpp:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %"delay_until_ms<50ull, 100000000ull>.exit15", label %8" [multibyte.cpp:64->multibyte.cpp:118]
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%dummy_5 = load volatile i8* %dummy_4, align 1" [multibyte.cpp:65->multibyte.cpp:118]
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_5, i8* %dummy_4, align 1" [multibyte.cpp:65->multibyte.cpp:118]
ST_32 : Operation 280 [1/1] (0.00ns)   --->   "br label %7" [multibyte.cpp:64->multibyte.cpp:118]
ST_32 : Operation 281 [1/1] (0.00ns)   --->   "%rend12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin4) nounwind"
ST_32 : Operation 282 [1/1] (0.00ns)   --->   "%CTRL_addr_36 = getelementptr i32* %CTRL, i64 268436546"
ST_32 : Operation 283 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_36, i32 1)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 284 [1/1] (0.00ns)   --->   "%CTRL_addr_37 = getelementptr i32* %CTRL, i64 268436546"
ST_33 : Operation 285 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_37, i32 492, i4 -1)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 286 [1/1] (0.00ns)   --->   "%CTRL_addr_39 = getelementptr i32* %CTRL, i64 268436546"
ST_33 : Operation 287 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req22 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_39, i32 1)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 288 [1/1] (0.00ns)   --->   "%CTRL_addr_38 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 289 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 290 [1/1] (0.00ns)   --->   "%CTRL_addr_40 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 291 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_40, i32 244, i4 -1)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%CTRL_addr_42 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 293 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req24 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_42, i32 1)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 294 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 295 [1/1] (0.00ns)   --->   "%CTRL_addr_41 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 296 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 297 [1/1] (0.00ns)   --->   "%CTRL_addr_43 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 298 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_43, i32 23, i4 -1)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 299 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 300 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 301 [1/1] (0.00ns)   --->   "%CTRL_addr_44 = getelementptr i32* %CTRL, i64 268436546"
ST_36 : Operation 302 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 303 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 304 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 305 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 306 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_38)" [multibyte.cpp:121]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 307 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 308 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 309 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_41)" [multibyte.cpp:122]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 310 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 311 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_44)" [multibyte.cpp:123]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 312 [1/1] (0.00ns)   --->   "%rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_40 : Operation 313 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:124]
ST_40 : Operation 314 [1/1] (1.76ns)   --->   "br label %9" [multibyte.cpp:64->multibyte.cpp:124]

 <State 41> : 3.50ns
ST_41 : Operation 315 [1/1] (0.00ns)   --->   "%p_014_0_i9 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit15" ], [ %ctr_V_3, %10 ]"
ST_41 : Operation 316 [1/1] (2.44ns)   --->   "%tmp_9 = icmp eq i23 %p_014_0_i9, -3388608" [multibyte.cpp:64->multibyte.cpp:124]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 317 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_41 : Operation 318 [1/1] (2.28ns)   --->   "%ctr_V_3 = add i23 %p_014_0_i9, 1" [multibyte.cpp:64->multibyte.cpp:124]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"delay_until_ms<50ull, 100000000ull>.exit10", label %10" [multibyte.cpp:64->multibyte.cpp:124]
ST_41 : Operation 320 [1/1] (0.00ns)   --->   "%dummy_7 = load volatile i8* %dummy_6, align 1" [multibyte.cpp:65->multibyte.cpp:124]
ST_41 : Operation 321 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_7, i8* %dummy_6, align 1" [multibyte.cpp:65->multibyte.cpp:124]
ST_41 : Operation 322 [1/1] (0.00ns)   --->   "br label %9" [multibyte.cpp:64->multibyte.cpp:124]
ST_41 : Operation 323 [1/1] (0.00ns)   --->   "%rend7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin6) nounwind"
ST_41 : Operation 324 [1/1] (0.00ns)   --->   "%CTRL_addr_45 = getelementptr i32* %CTRL, i64 268436546"
ST_41 : Operation 325 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req26 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_45, i32 1)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 3.50ns
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "%CTRL_addr_46 = getelementptr i32* %CTRL, i64 268436546"
ST_42 : Operation 327 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_46, i32 492, i4 -1)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%CTRL_addr_48 = getelementptr i32* %CTRL, i64 268436546"
ST_42 : Operation 329 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req28 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_48, i32 1)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 3.50ns
ST_43 : Operation 330 [1/1] (0.00ns)   --->   "%CTRL_addr_47 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 331 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 332 [1/1] (0.00ns)   --->   "%CTRL_addr_49 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 333 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_49, i32 245, i4 -1)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 334 [1/1] (0.00ns)   --->   "%CTRL_addr_51 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 335 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req30 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_51, i32 1)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 3.50ns
ST_44 : Operation 336 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 337 [1/1] (0.00ns)   --->   "%CTRL_addr_50 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 338 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 339 [1/1] (0.00ns)   --->   "%CTRL_addr_52 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 340 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_52, i32 36, i4 -1)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 3.50ns
ST_45 : Operation 341 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 342 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 343 [1/1] (0.00ns)   --->   "%CTRL_addr_53 = getelementptr i32* %CTRL, i64 268436546"
ST_45 : Operation 344 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 3.50ns
ST_46 : Operation 345 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 346 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 347 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 3.50ns
ST_47 : Operation 348 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_47)" [multibyte.cpp:127]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 349 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 350 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 3.50ns
ST_48 : Operation 351 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_50)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 352 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 3.50ns
ST_49 : Operation 353 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_53)" [multibyte.cpp:129]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 354 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_49 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:130]
ST_49 : Operation 356 [1/1] (1.76ns)   --->   "br label %11" [multibyte.cpp:64->multibyte.cpp:130]

 <State 50> : 2.45ns
ST_50 : Operation 357 [1/1] (0.00ns)   --->   "%p_014_0_i4 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit10" ], [ %ctr_V_4, %12 ]"
ST_50 : Operation 358 [1/1] (2.44ns)   --->   "%tmp_s = icmp eq i23 %p_014_0_i4, -3388608" [multibyte.cpp:64->multibyte.cpp:130]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 359 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_50 : Operation 360 [1/1] (2.28ns)   --->   "%ctr_V_4 = add i23 %p_014_0_i4, 1" [multibyte.cpp:64->multibyte.cpp:130]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 361 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %"delay_until_ms<50ull, 100000000ull>.exit5", label %12" [multibyte.cpp:64->multibyte.cpp:130]
ST_50 : Operation 362 [1/1] (0.00ns)   --->   "%dummy_9 = load volatile i8* %dummy_8, align 1" [multibyte.cpp:65->multibyte.cpp:130]
ST_50 : Operation 363 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_9, i8* %dummy_8, align 1" [multibyte.cpp:65->multibyte.cpp:130]
ST_50 : Operation 364 [1/1] (0.00ns)   --->   "br label %11" [multibyte.cpp:64->multibyte.cpp:130]
ST_50 : Operation 365 [1/1] (0.00ns)   --->   "%rend2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin1) nounwind"
ST_50 : Operation 366 [1/1] (0.00ns)   --->   "%rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_17) nounwind"
ST_50 : Operation 367 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:134]
ST_50 : Operation 368 [1/1] (1.76ns)   --->   "br label %13" [multibyte.cpp:64->multibyte.cpp:134]

 <State 51> : 3.50ns
ST_51 : Operation 369 [1/1] (0.00ns)   --->   "%p_014_0_i5 = phi i28 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit5" ], [ %ctr_V_5, %14 ]"
ST_51 : Operation 370 [1/1] (2.46ns)   --->   "%tmp_2 = icmp eq i28 %p_014_0_i5, -93435456" [multibyte.cpp:64->multibyte.cpp:134]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 371 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 175000000, i64 175000000, i64 175000000) nounwind"
ST_51 : Operation 372 [1/1] (2.43ns)   --->   "%ctr_V_5 = add i28 %p_014_0_i5, 1" [multibyte.cpp:64->multibyte.cpp:134]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"delay_until_ms<1750ull, 100000000ull>.exit", label %14" [multibyte.cpp:64->multibyte.cpp:134]
ST_51 : Operation 374 [1/1] (0.00ns)   --->   "%dummy_11 = load volatile i8* %dummy_10, align 1" [multibyte.cpp:65->multibyte.cpp:134]
ST_51 : Operation 375 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_11, i8* %dummy_10, align 1" [multibyte.cpp:65->multibyte.cpp:134]
ST_51 : Operation 376 [1/1] (0.00ns)   --->   "br label %13" [multibyte.cpp:64->multibyte.cpp:134]
ST_51 : Operation 377 [1/1] (0.00ns)   --->   "%rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_17, i32 %rbegin5) nounwind"
ST_51 : Operation 378 [1/1] (0.00ns)   --->   "%CTRL_addr_54 = getelementptr i32* %CTRL, i64 268436546"
ST_51 : Operation 379 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req32 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_54, i32 1)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 3.50ns
ST_52 : Operation 380 [1/1] (0.00ns)   --->   "%CTRL_addr_55 = getelementptr i32* %CTRL, i64 268436546"
ST_52 : Operation 381 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_55, i32 493, i4 -1)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 3.50ns
ST_53 : Operation 382 [1/1] (0.00ns)   --->   "%CTRL_addr_56 = getelementptr i32* %CTRL, i64 268436546"
ST_53 : Operation 383 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 3.50ns
ST_54 : Operation 384 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 3.50ns
ST_55 : Operation 385 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 3.50ns
ST_56 : Operation 386 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 3.50ns
ST_57 : Operation 387 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_56)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 3.50ns
ST_58 : Operation 388 [1/1] (0.00ns)   --->   "%CTRL_addr_57 = getelementptr i32* %CTRL, i64 268436547"
ST_58 : Operation 389 [7/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 3.50ns
ST_59 : Operation 390 [6/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 3.50ns
ST_60 : Operation 391 [5/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 3.50ns
ST_61 : Operation 392 [4/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 3.50ns
ST_62 : Operation 393 [3/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 3.50ns
ST_63 : Operation 394 [2/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 3.50ns
ST_64 : Operation 395 [1/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_57, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 65> : 3.50ns
ST_65 : Operation 396 [1/1] (0.00ns)   --->   "%CTRL_addr_58 = getelementptr i32* %CTRL, i64 268436547"
ST_65 : Operation 397 [1/1] (3.50ns)   --->   "%empty_9 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_58)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 398 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_65 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:139]
ST_65 : Operation 400 [1/1] (1.76ns)   --->   "br label %15" [multibyte.cpp:64->multibyte.cpp:139]

 <State 66> : 3.50ns
ST_66 : Operation 401 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i23 [ 0, %"delay_until_ms<1750ull, 100000000ull>.exit" ], [ %ctr_V_6, %16 ]"
ST_66 : Operation 402 [1/1] (2.44ns)   --->   "%tmp_4 = icmp eq i23 %p_014_0_i, -3388608" [multibyte.cpp:64->multibyte.cpp:139]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 403 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_66 : Operation 404 [1/1] (2.28ns)   --->   "%ctr_V_6 = add i23 %p_014_0_i, 1" [multibyte.cpp:64->multibyte.cpp:139]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 405 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %"delay_until_ms<50ull, 100000000ull>.exit", label %16" [multibyte.cpp:64->multibyte.cpp:139]
ST_66 : Operation 406 [1/1] (0.00ns)   --->   "%dummy_13 = load volatile i8* %dummy_12, align 1" [multibyte.cpp:65->multibyte.cpp:139]
ST_66 : Operation 407 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_13, i8* %dummy_12, align 1" [multibyte.cpp:65->multibyte.cpp:139]
ST_66 : Operation 408 [1/1] (0.00ns)   --->   "br label %15" [multibyte.cpp:64->multibyte.cpp:139]
ST_66 : Operation 409 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin) nounwind"
ST_66 : Operation 410 [1/1] (0.00ns)   --->   "store i1 false, i1* @firstSample, align 1" [multibyte.cpp:142]
ST_66 : Operation 411 [1/1] (0.00ns)   --->   "br label %._crit_edge" [multibyte.cpp:143]
ST_66 : Operation 412 [1/1] (0.00ns)   --->   "%CTRL_addr_59 = getelementptr i32* %CTRL, i64 268436546"
ST_66 : Operation 413 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 67> : 3.50ns
ST_67 : Operation 414 [1/1] (0.00ns)   --->   "%CTRL_addr_60 = getelementptr i32* %CTRL, i64 268436546"
ST_67 : Operation 415 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_60, i32 492, i4 -1)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 416 [1/1] (0.00ns)   --->   "%CTRL_addr_62 = getelementptr i32* %CTRL, i64 268436546"
ST_67 : Operation 417 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req34 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_62, i32 1)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 3.50ns
ST_68 : Operation 418 [1/1] (0.00ns)   --->   "%CTRL_addr_61 = getelementptr i32* %CTRL, i64 268436546"
ST_68 : Operation 419 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 420 [1/1] (0.00ns)   --->   "%CTRL_addr_63 = getelementptr i32* %CTRL, i64 268436546"
ST_68 : Operation 421 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_63, i32 247, i4 -1)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 422 [1/1] (0.00ns)   --->   "%CTRL_addr_65 = getelementptr i32* %CTRL, i64 268436546"
ST_68 : Operation 423 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req36 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_65, i32 1)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 3.50ns
ST_69 : Operation 424 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 425 [1/1] (0.00ns)   --->   "%CTRL_addr_64 = getelementptr i32* %CTRL, i64 268436546"
ST_69 : Operation 426 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 427 [1/1] (0.00ns)   --->   "%CTRL_addr_66 = getelementptr i32* %CTRL, i64 268436546"
ST_69 : Operation 428 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_66, i32 493, i4 -1)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 429 [1/1] (0.00ns)   --->   "%CTRL_addr_68 = getelementptr i32* %CTRL, i64 268436546"
ST_69 : Operation 430 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req38 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_68, i32 1)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 3.50ns
ST_70 : Operation 431 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 432 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 433 [1/1] (0.00ns)   --->   "%CTRL_addr_67 = getelementptr i32* %CTRL, i64 268436546"
ST_70 : Operation 434 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 435 [1/1] (0.00ns)   --->   "%CTRL_addr_69 = getelementptr i32* %CTRL, i64 268436546"
ST_70 : Operation 436 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_69, i32 515, i4 -1)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 437 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 438 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 439 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 440 [1/1] (0.00ns)   --->   "%CTRL_addr_70 = getelementptr i32* %CTRL, i64 268436546"
ST_71 : Operation 441 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 442 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_61)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 443 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 444 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 445 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 446 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_64)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 447 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 448 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 3.50ns
ST_74 : Operation 449 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_67)" [multibyte.cpp:151]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 450 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 75> : 3.50ns
ST_75 : Operation 451 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_70)" [multibyte.cpp:152]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 452 [1/1] (0.00ns)   --->   "%rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_75 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:153]
ST_75 : Operation 454 [1/1] (1.76ns)   --->   "br label %17" [multibyte.cpp:64->multibyte.cpp:153]

 <State 76> : 2.44ns
ST_76 : Operation 455 [1/1] (0.00ns)   --->   "%p_014_0_i6 = phi i20 [ 0, %._crit_edge ], [ %ctr_V_7, %18 ]"
ST_76 : Operation 456 [1/1] (2.44ns)   --->   "%tmp_6 = icmp eq i20 %p_014_0_i6, -48576" [multibyte.cpp:64->multibyte.cpp:153]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 457 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_76 : Operation 458 [1/1] (2.19ns)   --->   "%ctr_V_7 = add i20 %p_014_0_i6, 1" [multibyte.cpp:64->multibyte.cpp:153]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 459 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %"delay_until_ms<10ull, 100000000ull>.exit", label %18" [multibyte.cpp:64->multibyte.cpp:153]
ST_76 : Operation 460 [1/1] (0.00ns)   --->   "%dummy_15 = load volatile i8* %dummy_14, align 1" [multibyte.cpp:65->multibyte.cpp:153]
ST_76 : Operation 461 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_15, i8* %dummy_14, align 1" [multibyte.cpp:65->multibyte.cpp:153]
ST_76 : Operation 462 [1/1] (0.00ns)   --->   "br label %17" [multibyte.cpp:64->multibyte.cpp:153]
ST_76 : Operation 463 [1/1] (0.00ns)   --->   "%rend31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin7) nounwind"
ST_76 : Operation 464 [1/1] (1.76ns)   --->   "br label %19" [multibyte.cpp:156]

 <State 77> : 3.50ns
ST_77 : Operation 465 [1/1] (0.00ns)   --->   "%sensorData_2_2 = phi i32 [ %sensorData_2_1, %"delay_until_ms<10ull, 100000000ull>.exit" ], [ %sensorData_2_1_14, %_ifconv ]"
ST_77 : Operation 466 [1/1] (0.00ns)   --->   "%sensorData_1_2 = phi i32 [ %sensorData_1_1, %"delay_until_ms<10ull, 100000000ull>.exit" ], [ %sensorData_2_3, %_ifconv ]"
ST_77 : Operation 467 [1/1] (0.00ns)   --->   "%sensorData_2_4 = phi i32 [ %sensorData_0_1, %"delay_until_ms<10ull, 100000000ull>.exit" ], [ %sensorData_2_5, %_ifconv ]"
ST_77 : Operation 468 [1/1] (0.00ns)   --->   "%index = phi i2 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit" ], [ %index_1, %_ifconv ]"
ST_77 : Operation 469 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %index, -1" [multibyte.cpp:156]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 470 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_77 : Operation 471 [1/1] (1.56ns)   --->   "%index_1 = add i2 %index, 1" [multibyte.cpp:156]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 472 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %20, label %_ifconv" [multibyte.cpp:156]
ST_77 : Operation 473 [1/1] (0.00ns)   --->   "%CTRL_addr_71 = getelementptr i32* %CTRL, i64 268436547"
ST_77 : Operation 474 [7/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 475 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_msb, i32 %sensorData_2_4)" [multibyte.cpp:172]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_77 : Operation 476 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_lsb, i32 %sensorData_1_2)" [multibyte.cpp:173]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_77 : Operation 477 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_xlsb, i32 %sensorData_2_2)" [multibyte.cpp:174]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_77 : Operation 478 [1/1] (0.00ns)   --->   "ret void" [multibyte.cpp:177]

 <State 78> : 3.50ns
ST_78 : Operation 479 [6/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 3.50ns
ST_79 : Operation 480 [5/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 80> : 3.50ns
ST_80 : Operation 481 [4/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 81> : 3.50ns
ST_81 : Operation 482 [3/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 82> : 3.50ns
ST_82 : Operation 483 [2/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 83> : 3.50ns
ST_83 : Operation 484 [1/7] (3.50ns)   --->   "%sensorData_0_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_71, i32 1)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 84> : 3.50ns
ST_84 : Operation 485 [1/1] (0.00ns)   --->   "%CTRL_addr_72 = getelementptr i32* %CTRL, i64 268436547"
ST_84 : Operation 486 [1/1] (3.50ns)   --->   "%sensorData_0 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_72)" [multibyte.cpp:157]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 85> : 2.33ns
ST_85 : Operation 487 [1/1] (0.95ns)   --->   "%sel_tmp = icmp eq i2 %index, 1" [multibyte.cpp:156]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node sensorData_2_1_14)   --->   "%sensorData_2_13 = select i1 %sel_tmp, i32 %sensorData_2_2, i32 %sensorData_0" [multibyte.cpp:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 489 [1/1] (0.95ns)   --->   "%sel_tmp2 = icmp eq i2 %index, 0" [multibyte.cpp:156]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 490 [1/1] (1.37ns) (out node of the LUT)   --->   "%sensorData_2_1_14 = select i1 %sel_tmp2, i32 %sensorData_2_2, i32 %sensorData_2_13" [multibyte.cpp:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node sensorData_2_3)   --->   "%sensorData_2_2_15 = select i1 %sel_tmp, i32 %sensorData_0, i32 %sensorData_1_2" [multibyte.cpp:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 492 [1/1] (1.37ns) (out node of the LUT)   --->   "%sensorData_2_3 = select i1 %sel_tmp2, i32 %sensorData_1_2, i32 %sensorData_2_2_15" [multibyte.cpp:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 493 [1/1] (1.37ns)   --->   "%sensorData_2_5 = select i1 %sel_tmp2, i32 %sensorData_0, i32 %sensorData_2_4" [multibyte.cpp:156]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 494 [1/1] (0.00ns)   --->   "br label %19" [multibyte.cpp:156]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', multibyte.cpp:83) with incoming values : ('indvarinc', multibyte.cpp:83) [29]  (1.77 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr') [49]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:91) [50]  (3.5 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_1') [51]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:91) [52]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_2') [53]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:91) [54]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:91) [54]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:91) [54]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:91) [54]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:91) [54]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:94) [60]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:97) [66]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:101) [72]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:102) [78]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:103) [84]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_18') [100]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:109) [101]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_19') [102]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:109) [103]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_20') [104]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:109) [105]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:109) [105]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:109) [105]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:109) [105]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:109) [105]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:110) [111]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:111) [117]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_27') [133]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:115) [134]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_28') [135]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:115) [136]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_29') [137]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:115) [138]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:115) [138]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:115) [138]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:115) [138]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:115) [138]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:116) [144]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:117) [150]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_36') [166]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:121) [167]  (3.5 ns)

 <State 33>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_37') [168]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:121) [169]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_38') [170]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:121) [171]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:121) [171]  (3.5 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:121) [171]  (3.5 ns)

 <State 37>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:121) [171]  (3.5 ns)

 <State 38>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:121) [171]  (3.5 ns)

 <State 39>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:122) [177]  (3.5 ns)

 <State 40>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:123) [183]  (3.5 ns)

 <State 41>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_45') [199]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:127) [200]  (3.5 ns)

 <State 42>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_46') [201]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:127) [202]  (3.5 ns)

 <State 43>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_47') [203]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:127) [204]  (3.5 ns)

 <State 44>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:127) [204]  (3.5 ns)

 <State 45>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:127) [204]  (3.5 ns)

 <State 46>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:127) [204]  (3.5 ns)

 <State 47>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:127) [204]  (3.5 ns)

 <State 48>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:128) [210]  (3.5 ns)

 <State 49>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:129) [216]  (3.5 ns)

 <State 50>: 2.45ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte.cpp:64->multibyte.cpp:130) [221]  (0 ns)
	'icmp' operation ('tmp_s', multibyte.cpp:64->multibyte.cpp:130) [222]  (2.45 ns)

 <State 51>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_54') [247]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:135) [248]  (3.5 ns)

 <State 52>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_55') [249]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:135) [250]  (3.5 ns)

 <State 53>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_56') [251]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:135) [252]  (3.5 ns)

 <State 54>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:135) [252]  (3.5 ns)

 <State 55>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:135) [252]  (3.5 ns)

 <State 56>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:135) [252]  (3.5 ns)

 <State 57>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:135) [252]  (3.5 ns)

 <State 58>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_57') [253]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 59>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 60>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 61>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 62>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 63>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 64>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:136) [254]  (3.5 ns)

 <State 65>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_58') [255]  (0 ns)
	bus read on port 'CTRL' (multibyte.cpp:136) [256]  (3.5 ns)

 <State 66>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_59') [275]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:149) [276]  (3.5 ns)

 <State 67>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_60') [277]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:149) [278]  (3.5 ns)

 <State 68>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_61') [279]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:149) [280]  (3.5 ns)

 <State 69>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:149) [280]  (3.5 ns)

 <State 70>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:149) [280]  (3.5 ns)

 <State 71>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:149) [280]  (3.5 ns)

 <State 72>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:149) [280]  (3.5 ns)

 <State 73>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:150) [286]  (3.5 ns)

 <State 74>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:151) [292]  (3.5 ns)

 <State 75>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:152) [298]  (3.5 ns)

 <State 76>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte.cpp:64->multibyte.cpp:153) [303]  (0 ns)
	'icmp' operation ('tmp_6', multibyte.cpp:64->multibyte.cpp:153) [304]  (2.44 ns)

 <State 77>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_71') [325]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 78>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 79>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 80>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 81>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 82>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 83>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:157) [326]  (3.5 ns)

 <State 84>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_72') [327]  (0 ns)
	bus read on port 'CTRL' (multibyte.cpp:157) [328]  (3.5 ns)

 <State 85>: 2.33ns
The critical path consists of the following:
	'icmp' operation ('sel_tmp', multibyte.cpp:156) [329]  (0.959 ns)
	'select' operation ('sensorData[2]', multibyte.cpp:156) [330]  (0 ns)
	'select' operation ('sensorData[2]', multibyte.cpp:156) [332]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
