





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-163864.html">
    <link rel="next" href="x86-166292.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-163864.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-166292.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">WBINVD          Write-Back and Invalidate Cache      Flags: Not altered</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">WBINVD</span>                                               CPU: 486+ <span class="ngu">Priv</span></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span> WriteBack(InternalCaches)</span><br /><span class="line">                Flush(InternalCaches)</span><br /><span class="line">                SignalWriteBack(ExternalCaches)</span><br /><span class="line">                SignalFlush(ExternalCaches)</span><br /><span class="line"></span><br /><span class="line">    Writes back all modified cache lines in the processor&#39;s internal</span><br /><span class="line">    cache to main memory, invalidates (flushes) the internal caches, and</span><br /><span class="line">    issues a special-function bus cycle that directs external caches to</span><br /><span class="line">    also write back modified data.</span><br /><span class="line"></span><br /><span class="line">    After executing this instruction, the processor does not wait for</span><br /><span class="line">    the external caches to complete their write-back and flushing</span><br /><span class="line">    operations before proceeding with instruction execution. It is the</span><br /><span class="line">    responsibility of hardware to respond to the cache write-back and</span><br /><span class="line">    flush signals.</span><br /><span class="line"></span><br /><span class="line">    The WBINVD instruction is a privileged instruction. When the</span><br /><span class="line">    processor is running in protected mode, the CPL of a program or</span><br /><span class="line">    procedure must be 0 to execute this instruction. This instruction is</span><br /><span class="line">    also a serializing instruction (see Serializing Instructions in</span><br /><span class="line">    Chapter 7, Multiple Processor Management, of the Pentium Pro Family</span><br /><span class="line">    Developer&#39;s Manual, Volume 3).</span><br /><span class="line"></span><br /><span class="line">    In situations where cache coherency with main memory is not a</span><br /><span class="line">    concern, software can use the INVD instruction.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    Protected Mode Exceptions</span><br /><span class="line">    #GP(0) If the current privilege level is not 0.</span><br /><span class="line"></span><br /><span class="line">    Real Address Mode Exceptions</span><br /><span class="line">    None.</span><br /><span class="line"></span><br /><span class="line">    Virtual 8086 Mode Exceptions</span><br /><span class="line">    #GP(0) The WBINVD instruction cannot be executed at the virtual 8086</span><br /><span class="line">    mode.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Note</span></span><br /><span class="line">    The WBINVD instruction implementation-dependent; its function may be</span><br /><span class="line">    implemented differently on future Intel Architecture processors.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 09       WBINVD</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">    -           2       -       -       -       -       ??      ??</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-62423.html">INVD</a></li>
        
          <li><a href="x86-63875.html">INVLPG</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

