
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/system_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/ChromeDownload/vivado_new/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-5156-zhang-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-5156-zhang-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-5156-zhang-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-5156-zhang-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-5156-zhang-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-5156-zhang-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 452.246 ; gain = 0.000
Restoring placement.
Restored 139 out of 139 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 452.246 ; gain = 278.383
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 454.520 ; gain = 2.273
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 254024707

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 168 cells.
Phase 2 Constant Propagation | Checksum: 1d5c06810

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.915 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 192 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 201 unconnected cells.
Phase 3 Sweep | Checksum: 218bc0ab9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 868.598 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 218bc0ab9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 868.598 ; gain = 0.000
Implement Debug Cores | Checksum: 2678c436e
Logic Optimization | Checksum: 2678c436e

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 218bc0ab9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 868.598 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 868.598 ; gain = 416.352
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 868.598 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 15fbc8ac6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 9885baa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 9885baa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.527 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 9885baa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.564 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 1270ac8dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 1270ac8dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 9885baa4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 868.598 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 9885baa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 9885baa4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: 15df176a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a46425a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1043bf6cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 145973330

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1602b8cc1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 1173ce7f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 1173ce7f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 1173ce7f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 1173ce7f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1173ce7f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1173ce7f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 3 Global Placement

Phase 3.1 Run Budgeter
Phase 3.1 Run Budgeter | Checksum: d774628a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 868.598 ; gain = 0.000
Phase 3 Global Placement | Checksum: ac5651b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: ac5651b2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 868.598 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: ed3e2b23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 870.383 ; gain = 1.785

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1a58dc5c1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 870.383 ; gain = 1.785

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: d0d1ca56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 870.383 ; gain = 1.785

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 165a45bfc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 870.383 ; gain = 1.785
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1401f629e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 873.129 ; gain = 4.531

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1401f629e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 873.129 ; gain = 4.531
Phase 4 Detail Placement | Checksum: 1401f629e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 873.129 ; gain = 4.531

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 18cac0de0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 873.129 ; gain = 4.531

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.975. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 10f819d84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168
Phase 5.2 Post Placement Optimization | Checksum: 10f819d84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 10f819d84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 10f819d84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168
Phase 5.4 Placer Reporting | Checksum: 10f819d84

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 110d6ee9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 110d6ee9c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168
Ending Placer Task | Checksum: e5fa794c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 873.766 ; gain = 5.168
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 873.766 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 881.223 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4f47b47f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 964.879 ; gain = 83.656

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4f47b47f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 964.879 ; gain = 83.656
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1016b565c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.93   | TNS=0      | WHS=-0.24  | THS=-16.8  |

Phase 2 Router Initialization | Checksum: 1016b565c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 134bd7e24

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15fb253bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: df436a00

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.98   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 974.676 ; gain = 93.453
Phase 4 Rip-up And Reroute | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.09   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.09   | TNS=0      | WHS=0.016  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.397945 %
  Global Horizontal Routing Utilization  = 0.606388 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 9bcea647

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3f476b50

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.09   | TNS=0      | WHS=0.016  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 3f476b50

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 3f476b50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 974.676 ; gain = 93.453
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 974.676 ; gain = 93.453
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 974.676 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1314.266 ; gain = 327.637
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 23:24:35 2015...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/ChromeDownload/vivado_new/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/ChromeDownload/vivado_new/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-9968-zhang-PC/dcp/system_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-9968-zhang-PC/dcp/system_wrapper_board.xdc]
Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-9968-zhang-PC/dcp/system_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-9968-zhang-PC/dcp/system_wrapper_early.xdc]
Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-9968-zhang-PC/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/zhang/lab/final_lab/final_lab.runs/impl_1/.Xil/Vivado-9968-zhang-PC/dcp/system_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 451.793 ; gain = 0.000
Restoring placement.
Restored 413 out of 413 XDEF sites from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 452.566 ; gain = 278.480
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 803.844 ; gain = 351.277
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 23:32:10 2015...
