// Seed: 3498044918
program module_0;
  wire id_1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  localparam id_9 = 1;
  wire id_10;
  assign id_8 = 1'h0;
  module_0 modCall_1 ();
  wire id_11;
  ;
  wire id_12;
endmodule
module module_2 #(
    parameter id_7 = 32'd22
) (
    output wand  id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output logic id_4,
    output wire  id_5,
    output wire  id_6,
    output wire  _id_7
);
  tri id_9, id_10;
  assign id_1 = id_9;
  assign id_4 = id_10;
  module_0 modCall_1 ();
  assign id_6  = -1;
  assign id_10 = -1;
  assign id_5  = 1;
  always @(posedge id_3 | -1)
    if (1) begin : LABEL_0
      id_4 <= #id_9 id_2;
    end
  wire  id_11;
  logic id_12;
  ;
  logic [id_7 : -1 'b0] id_13;
  ;
  and primCall (id_0, id_10, id_2, id_3, id_9);
endmodule
