#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 16:01:13 2018
# Process ID: 3890
# Current directory: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1
# Command line: vivado -log prototype_watchman_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source prototype_watchman_wrapper.tcl -notrace
# Log file: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper.vdi
# Journal file: /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source prototype_watchman_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/ip_repo/ten_reg_map_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/ip_repo/simple_reg_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/ip_repo/AXIS_Test_Component'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top prototype_watchman_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_AXIS_Test_Component_0_0/prototype_watchman_AXIS_Test_Component_0_0.dcp' for cell 'prototype_watchman_i/AXIS_Test_Component_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_dma_0_0/prototype_watchman_axi_dma_0_0.dcp' for cell 'prototype_watchman_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_smc_0/prototype_watchman_axi_smc_0.dcp' for cell 'prototype_watchman_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_processing_system7_0_1/prototype_watchman_processing_system7_0_1.dcp' for cell 'prototype_watchman_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_rst_ps7_0_100M_1/prototype_watchman_rst_ps7_0_100M_1.dcp' for cell 'prototype_watchman_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_ten_reg_map_0_1/prototype_watchman_ten_reg_map_0_1.dcp' for cell 'prototype_watchman_i/ten_reg_map_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_xlconcat_0_0/prototype_watchman_xlconcat_0_0.dcp' for cell 'prototype_watchman_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_xbar_0/prototype_watchman_xbar_0.dcp' for cell 'prototype_watchman_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_auto_pc_0/prototype_watchman_auto_pc_0.dcp' for cell 'prototype_watchman_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_auto_pc_1/prototype_watchman_auto_pc_1.dcp' for cell 'prototype_watchman_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_processing_system7_0_1/prototype_watchman_processing_system7_0_1.xdc] for cell 'prototype_watchman_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_processing_system7_0_1/prototype_watchman_processing_system7_0_1.xdc] for cell 'prototype_watchman_i/processing_system7_0/inst'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_rst_ps7_0_100M_1/prototype_watchman_rst_ps7_0_100M_1_board.xdc] for cell 'prototype_watchman_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_rst_ps7_0_100M_1/prototype_watchman_rst_ps7_0_100M_1_board.xdc] for cell 'prototype_watchman_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_rst_ps7_0_100M_1/prototype_watchman_rst_ps7_0_100M_1.xdc] for cell 'prototype_watchman_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_rst_ps7_0_100M_1/prototype_watchman_rst_ps7_0_100M_1.xdc] for cell 'prototype_watchman_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_dma_0_0/prototype_watchman_axi_dma_0_0.xdc] for cell 'prototype_watchman_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_dma_0_0/prototype_watchman_axi_dma_0_0.xdc] for cell 'prototype_watchman_i/axi_dma_0/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_smc_0/bd_0/ip/ip_1/bd_a35b_psr_aclk_0_board.xdc] for cell 'prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_smc_0/bd_0/ip/ip_1/bd_a35b_psr_aclk_0_board.xdc] for cell 'prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_smc_0/bd_0/ip/ip_1/bd_a35b_psr_aclk_0.xdc] for cell 'prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_smc_0/bd_0/ip/ip_1/bd_a35b_psr_aclk_0.xdc] for cell 'prototype_watchman_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_dma_0_0/prototype_watchman_axi_dma_0_0_clocks.xdc] for cell 'prototype_watchman_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.srcs/sources_1/bd/prototype_watchman/ip/prototype_watchman_axi_dma_0_0/prototype_watchman_axi_dma_0_0_clocks.xdc] for cell 'prototype_watchman_i/axi_dma_0/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 50 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1759.012 ; gain = 489.809 ; free physical = 1813 ; free virtual = 23039
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1759.012 ; gain = 0.000 ; free physical = 1807 ; free virtual = 23034

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1dd7035c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2106.516 ; gain = 347.504 ; free physical = 1396 ; free virtual = 22622

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 37 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19263ad3a

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1437 ; free virtual = 22663
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 125316337

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1437 ; free virtual = 22663
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 78 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11c9ee2d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1437 ; free virtual = 22663
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 909 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11c9ee2d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1437 ; free virtual = 22663
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 28c8df6d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1436 ; free virtual = 22662
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 28c8df6d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1436 ; free virtual = 22662
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1436 ; free virtual = 22662
Ending Logic Optimization Task | Checksum: 28c8df6d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2106.516 ; gain = 0.000 ; free physical = 1436 ; free virtual = 22662

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.067 | TNS=-23.888 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 28c2c537b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2400.633 ; gain = 0.000 ; free physical = 1413 ; free virtual = 22639
Ending Power Optimization Task | Checksum: 28c2c537b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2400.633 ; gain = 294.117 ; free physical = 1421 ; free virtual = 22647

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28c2c537b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.633 ; gain = 0.000 ; free physical = 1421 ; free virtual = 22647
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2400.633 ; gain = 641.621 ; free physical = 1421 ; free virtual = 22648
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2400.633 ; gain = 0.000 ; free physical = 1417 ; free virtual = 22646
INFO: [Common 17-1381] The checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file prototype_watchman_wrapper_drc_opted.rpt -pb prototype_watchman_wrapper_drc_opted.pb -rpx prototype_watchman_wrapper_drc_opted.rpx
Command: report_drc -file prototype_watchman_wrapper_drc_opted.rpt -pb prototype_watchman_wrapper_drc_opted.pb -rpx prototype_watchman_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1415 ; free virtual = 22644
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18d07db62

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1415 ; free virtual = 22644
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1416 ; free virtual = 22645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 114329352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1409 ; free virtual = 22638

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f41ea331

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1392 ; free virtual = 22621

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f41ea331

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1392 ; free virtual = 22621
Phase 1 Placer Initialization | Checksum: f41ea331

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1392 ; free virtual = 22621

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18572bb81

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1385 ; free virtual = 22614

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1382 ; free virtual = 22611

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11c5dd524

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1382 ; free virtual = 22611
Phase 2 Global Placement | Checksum: d4b5b418

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1383 ; free virtual = 22612

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d4b5b418

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1384 ; free virtual = 22613

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e69e6054

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1488d9c02

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f33d76e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1f33d76e5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c5269c1b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1382 ; free virtual = 22611

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 11fd54fbc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1377 ; free virtual = 22606

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: a241b448

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1377 ; free virtual = 22606

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 103c09b4c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1377 ; free virtual = 22606

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 103c09b4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1379 ; free virtual = 22608
Phase 3 Detail Placement | Checksum: 103c09b4c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1379 ; free virtual = 22608

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 79e747d7

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 79e747d7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1383 ; free virtual = 22612
INFO: [Place 30-746] Post Placement Timing Summary WNS=-6.475. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b4233b51

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1380 ; free virtual = 22609
Phase 4.1 Post Commit Optimization | Checksum: 1b4233b51

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1380 ; free virtual = 22609

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b4233b51

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b4233b51

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fe317ba1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fe317ba1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1381 ; free virtual = 22610
Ending Placer Task | Checksum: 13e1af881

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1384 ; free virtual = 22613
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1384 ; free virtual = 22613
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1366 ; free virtual = 22608
INFO: [Common 17-1381] The checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file prototype_watchman_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1367 ; free virtual = 22600
INFO: [runtcl-4] Executing : report_utilization -file prototype_watchman_wrapper_utilization_placed.rpt -pb prototype_watchman_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1376 ; free virtual = 22609
INFO: [runtcl-4] Executing : report_control_sets -verbose -file prototype_watchman_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1376 ; free virtual = 22609
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e4bef631 ConstDB: 0 ShapeSum: 595c0250 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13016a177

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1299 ; free virtual = 22532
Post Restoration Checksum: NetGraph: 79196302 NumContArr: b6fd3e75 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13016a177

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1300 ; free virtual = 22533

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13016a177

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1285 ; free virtual = 22518

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13016a177

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1285 ; free virtual = 22518
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 186b7ade5

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.403 | TNS=-24.932| WHS=-0.204 | THS=-131.070|

Phase 2 Router Initialization | Checksum: 1d11182b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1271 ; free virtual = 22504

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1aad2e8ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1274 ; free virtual = 22507

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1110
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.222 | TNS=-28.217| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f698315f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1269 ; free virtual = 22502

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 328
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.018 | TNS=-27.180| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ee9d7ce1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1267 ; free virtual = 22501

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.858 | TNS=-26.229| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 229389a7e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1269 ; free virtual = 22502

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.643 | TNS=-26.247| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 198cced96

Time (s): cpu = 00:01:19 ; elapsed = 00:00:48 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1268 ; free virtual = 22501

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 320
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.320 | TNS=-25.153| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 133f989b9

Time (s): cpu = 00:01:29 ; elapsed = 00:00:55 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1268 ; free virtual = 22501

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.384 | TNS=-25.310| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 156525184

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
Phase 4 Rip-up And Reroute | Checksum: 156525184

Time (s): cpu = 00:01:39 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18df6f9c8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.205 | TNS=-24.693| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 9059cf17

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9059cf17

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
Phase 5 Delay and Skew Optimization | Checksum: 9059cf17

Time (s): cpu = 00:01:40 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d555b924

Time (s): cpu = 00:01:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.182 | TNS=-24.603| WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23169892

Time (s): cpu = 00:01:41 ; elapsed = 00:01:02 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
Phase 6 Post Hold Fix | Checksum: 23169892

Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.03533 %
  Global Horizontal Routing Utilization  = 4.17647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1075932e9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1075932e9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1272 ; free virtual = 22505

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 182351241

Time (s): cpu = 00:01:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.182 | TNS=-24.603| WHS=0.015  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 182351241

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1273 ; free virtual = 22506
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1290 ; free virtual = 22524

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:05 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1290 ; free virtual = 22524
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2400.637 ; gain = 0.000 ; free physical = 1271 ; free virtual = 22520
INFO: [Common 17-1381] The checkpoint '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file prototype_watchman_wrapper_drc_routed.rpt -pb prototype_watchman_wrapper_drc_routed.pb -rpx prototype_watchman_wrapper_drc_routed.rpx
Command: report_drc -file prototype_watchman_wrapper_drc_routed.rpt -pb prototype_watchman_wrapper_drc_routed.pb -rpx prototype_watchman_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file prototype_watchman_wrapper_methodology_drc_routed.rpt -pb prototype_watchman_wrapper_methodology_drc_routed.pb -rpx prototype_watchman_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file prototype_watchman_wrapper_methodology_drc_routed.rpt -pb prototype_watchman_wrapper_methodology_drc_routed.pb -rpx prototype_watchman_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/prototype_watchman_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file prototype_watchman_wrapper_power_routed.rpt -pb prototype_watchman_wrapper_power_summary_routed.pb -rpx prototype_watchman_wrapper_power_routed.rpx
Command: report_power -file prototype_watchman_wrapper_power_routed.rpt -pb prototype_watchman_wrapper_power_summary_routed.pb -rpx prototype_watchman_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
101 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file prototype_watchman_wrapper_route_status.rpt -pb prototype_watchman_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file prototype_watchman_wrapper_timing_summary_routed.rpt -pb prototype_watchman_wrapper_timing_summary_routed.pb -rpx prototype_watchman_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file prototype_watchman_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file prototype_watchman_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file prototype_watchman_wrapper_bus_skew_routed.rpt -pb prototype_watchman_wrapper_bus_skew_routed.pb -rpx prototype_watchman_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the prototype_watchman_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the prototype_watchman_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the prototype_watchman_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <prototype_watchman_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <prototype_watchman_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force prototype_watchman_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./prototype_watchman_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/idlab-52/Desktop/GitVivado/Ky/WATCHMAN/Vivado_Projects/Test-Merge/Test_merge/prototype_watchman.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Oct  9 16:07:04 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:02:22 . Memory (MB): peak = 2647.137 ; gain = 245.496 ; free physical = 1192 ; free virtual = 22437
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 16:07:04 2018...
