

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Wed Mar 28 13:02:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        SobelLab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2073603|  2073603|  2073604|  2073604|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- IMG     |  2073601|  2073601|         3|          1|          1|  2073600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (3)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i8]* %inter_pix) nounwind, !map !12

ST_1: StgValue_7 (4)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i32]* %out_pix) nounwind, !map !18

ST_1: StgValue_8 (5)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind

ST_1: StgValue_9 (6)  [1/1] 1.59ns  loc: SobelLab4/Sobel.cpp:45
:3  br label %1


 <State 2>: 3.25ns
ST_2: i (8)  [1/1] 0.00ns
:0  %i = phi i21 [ 0, %0 ], [ %i_1, %2 ]

ST_2: exitcond1 (9)  [1/1] 3.15ns  loc: SobelLab4/Sobel.cpp:45
:1  %exitcond1 = icmp eq i21 %i, -23552

ST_2: i_1 (10)  [1/1] 2.59ns  loc: SobelLab4/Sobel.cpp:45
:2  %i_1 = add i21 %i, 1

ST_2: StgValue_13 (11)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:3  br i1 %exitcond1, label %3, label %2

ST_2: i_cast (13)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:0  %i_cast = zext i21 %i to i32

ST_2: inter_pix_addr (18)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:47
:5  %inter_pix_addr = getelementptr [2073600 x i8]* %inter_pix, i32 0, i32 %i_cast

ST_2: val (19)  [2/2] 3.25ns  loc: SobelLab4/Sobel.cpp:47
:6  %val = load i8* %inter_pix_addr, align 1


 <State 3>: 6.51ns
ST_3: val (19)  [1/2] 3.25ns  loc: SobelLab4/Sobel.cpp:47
:6  %val = load i8* %inter_pix_addr, align 1

ST_3: fourWide (20)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:50
:7  %fourWide = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %val, i8 %val, i8 %val, i8 %val)

ST_3: out_pix_addr (21)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:51
:8  %out_pix_addr = getelementptr [2073600 x i32]* %out_pix, i32 0, i32 %i_cast

ST_3: StgValue_20 (22)  [2/2] 3.25ns  loc: SobelLab4/Sobel.cpp:51
:9  store i32 %fourWide, i32* %out_pix_addr, align 4


 <State 4>: 3.25ns
ST_4: empty (14)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind

ST_4: StgValue_22 (15)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:2  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

ST_4: tmp_1 (16)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:3  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

ST_4: StgValue_24 (17)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:46
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_4: StgValue_25 (22)  [1/2] 3.25ns  loc: SobelLab4/Sobel.cpp:51
:9  store i32 %fourWide, i32* %out_pix_addr, align 4

ST_4: empty_2 (23)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:52
:10  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind

ST_4: StgValue_27 (24)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:45
:11  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_28 (26)  [1/1] 0.00ns  loc: SobelLab4/Sobel.cpp:53
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inter_pix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_pix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6     (specbitsmap      ) [ 000000]
StgValue_7     (specbitsmap      ) [ 000000]
StgValue_8     (spectopmodule    ) [ 000000]
StgValue_9     (br               ) [ 011110]
i              (phi              ) [ 001000]
exitcond1      (icmp             ) [ 001110]
i_1            (add              ) [ 011110]
StgValue_13    (br               ) [ 000000]
i_cast         (zext             ) [ 001100]
inter_pix_addr (getelementptr    ) [ 001100]
val            (load             ) [ 000000]
fourWide       (bitconcatenate   ) [ 001010]
out_pix_addr   (getelementptr    ) [ 001010]
empty          (speclooptripcount) [ 000000]
StgValue_22    (specloopname     ) [ 000000]
tmp_1          (specregionbegin  ) [ 000000]
StgValue_24    (specpipeline     ) [ 000000]
StgValue_25    (store            ) [ 000000]
empty_2        (specregionend    ) [ 000000]
StgValue_27    (br               ) [ 011110]
StgValue_28    (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inter_pix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter_pix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_pix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_pix"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="inter_pix_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="21" slack="0"/>
<pin id="44" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inter_pix_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="21" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="out_pix_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="21" slack="1"/>
<pin id="56" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_pix_addr/3 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="21" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/3 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="21" slack="1"/>
<pin id="66" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="21" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="exitcond1_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="21" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="21" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_cast_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="21" slack="0"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="fourWide_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="0" index="4" bw="8" slack="0"/>
<pin id="98" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fourWide/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="exitcond1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_1_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="21" slack="0"/>
<pin id="111" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_cast_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="119" class="1005" name="inter_pix_addr_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="21" slack="1"/>
<pin id="121" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="inter_pix_addr "/>
</bind>
</comp>

<comp id="124" class="1005" name="fourWide_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fourWide "/>
</bind>
</comp>

<comp id="129" class="1005" name="out_pix_addr_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="21" slack="1"/>
<pin id="131" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="out_pix_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="16" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="68" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="90"><net_src comp="68" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="47" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="101"><net_src comp="47" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="102"><net_src comp="47" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="103"><net_src comp="47" pin="2"/><net_sink comp="92" pin=4"/></net>

<net id="104"><net_src comp="92" pin="5"/><net_sink comp="59" pin=1"/></net>

<net id="108"><net_src comp="75" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="81" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="117"><net_src comp="87" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="122"><net_src comp="40" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="127"><net_src comp="92" pin="5"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="132"><net_src comp="52" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_pix | {3 4 }
 - Input state : 
	Port: sobel_filter : inter_pix | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_13 : 2
		i_cast : 1
		inter_pix_addr : 2
		val : 3
	State 3
		fourWide : 1
		StgValue_20 : 2
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |    i_1_fu_81    |    68   |    26   |
|----------|-----------------|---------|---------|
|   icmp   | exitcond1_fu_75 |    0    |    13   |
|----------|-----------------|---------|---------|
|   zext   |   i_cast_fu_87  |    0    |    0    |
|----------|-----------------|---------|---------|
|bitconcatenate|  fourWide_fu_92 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    68   |    39   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   exitcond1_reg_105  |    1   |
|   fourWide_reg_124   |   32   |
|      i_1_reg_109     |   21   |
|    i_cast_reg_114    |   32   |
|       i_reg_64       |   21   |
|inter_pix_addr_reg_119|   21   |
| out_pix_addr_reg_129 |   21   |
+----------------------+--------+
|         Total        |   149  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  21  |   42   ||    9    |
| grp_access_fu_59 |  p0  |   2  |  21  |   42   ||    9    |
| grp_access_fu_59 |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   148  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   68   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   149  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   217  |   66   |
+-----------+--------+--------+--------+
