###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       127815   # Number of WRITE/WRITEP commands
num_reads_done                 =       423461   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       349369   # Number of read row buffer hits
num_read_cmds                  =       423461   # Number of READ/READP commands
num_writes_done                =       127820   # Number of read requests issued
num_write_row_hits             =        89184   # Number of write row buffer hits
num_act_cmds                   =       113061   # Number of ACT commands
num_pre_cmds                   =       113038   # Number of PRE commands
num_ondemand_pres              =        91597   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9355477   # Cyles of rank active rank.0
rank_active_cycles.1           =      9076736   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       644523   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       923264   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       510156   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2727   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1059   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1739   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1011   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          334   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          521   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          893   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1538   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1502   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29801   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          451   # Write cmd latency (cycles)
write_latency[40-59]           =          674   # Write cmd latency (cycles)
write_latency[60-79]           =         1869   # Write cmd latency (cycles)
write_latency[80-99]           =         4026   # Write cmd latency (cycles)
write_latency[100-119]         =         5581   # Write cmd latency (cycles)
write_latency[120-139]         =         8795   # Write cmd latency (cycles)
write_latency[140-159]         =         9425   # Write cmd latency (cycles)
write_latency[160-179]         =         9205   # Write cmd latency (cycles)
write_latency[180-199]         =         8946   # Write cmd latency (cycles)
write_latency[200-]            =        78833   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       205121   # Read request latency (cycles)
read_latency[40-59]            =        67502   # Read request latency (cycles)
read_latency[60-79]            =        55663   # Read request latency (cycles)
read_latency[80-99]            =        16829   # Read request latency (cycles)
read_latency[100-119]          =        11487   # Read request latency (cycles)
read_latency[120-139]          =         8771   # Read request latency (cycles)
read_latency[140-159]          =         5737   # Read request latency (cycles)
read_latency[160-179]          =         4668   # Read request latency (cycles)
read_latency[180-199]          =         3911   # Read request latency (cycles)
read_latency[200-]             =        43772   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.38052e+08   # Write energy
read_energy                    =  1.70739e+09   # Read energy
act_energy                     =  3.09335e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.09371e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.43167e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83782e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.66388e+09   # Active standby energy rank.1
average_read_latency           =      93.2392   # Average read request latency (cycles)
average_interarrival           =      18.1393   # Average request interarrival latency (cycles)
total_energy                   =  1.56137e+10   # Total energy (pJ)
average_power                  =      1561.37   # Average power (mW)
average_bandwidth              =      4.70426   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       117166   # Number of WRITE/WRITEP commands
num_reads_done                 =       407192   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       346841   # Number of read row buffer hits
num_read_cmds                  =       407193   # Number of READ/READP commands
num_writes_done                =       117173   # Number of read requests issued
num_write_row_hits             =        90767   # Number of write row buffer hits
num_act_cmds                   =        86981   # Number of ACT commands
num_pre_cmds                   =        86953   # Number of PRE commands
num_ondemand_pres              =        66425   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9176810   # Cyles of rank active rank.0
rank_active_cycles.1           =      9192243   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       823190   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       807757   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       482120   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3878   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1129   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1720   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          999   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          334   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          521   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          823   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1574   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1447   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29821   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          504   # Write cmd latency (cycles)
write_latency[40-59]           =         1234   # Write cmd latency (cycles)
write_latency[60-79]           =         3079   # Write cmd latency (cycles)
write_latency[80-99]           =         5797   # Write cmd latency (cycles)
write_latency[100-119]         =         7369   # Write cmd latency (cycles)
write_latency[120-139]         =         8456   # Write cmd latency (cycles)
write_latency[140-159]         =         8482   # Write cmd latency (cycles)
write_latency[160-179]         =         8068   # Write cmd latency (cycles)
write_latency[180-199]         =         7531   # Write cmd latency (cycles)
write_latency[200-]            =        66639   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       212643   # Read request latency (cycles)
read_latency[40-59]            =        65785   # Read request latency (cycles)
read_latency[60-79]            =        49228   # Read request latency (cycles)
read_latency[80-99]            =        15427   # Read request latency (cycles)
read_latency[100-119]          =        10708   # Read request latency (cycles)
read_latency[120-139]          =         8295   # Read request latency (cycles)
read_latency[140-159]          =         4846   # Read request latency (cycles)
read_latency[160-179]          =         4026   # Read request latency (cycles)
read_latency[180-199]          =         3330   # Read request latency (cycles)
read_latency[200-]             =        32904   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.84893e+08   # Write energy
read_energy                    =   1.6418e+09   # Read energy
act_energy                     =   2.3798e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.95131e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.87723e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72633e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73596e+09   # Active standby energy rank.1
average_read_latency           =      77.5375   # Average read request latency (cycles)
average_interarrival           =      19.0706   # Average request interarrival latency (cycles)
total_energy                   =  1.54145e+10   # Total energy (pJ)
average_power                  =      1541.45   # Average power (mW)
average_bandwidth              =      4.47458   # Average bandwidth
