{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699557014560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699557014560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 16:10:14 2023 " "Processing started: Thu Nov  9 16:10:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699557014560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557014560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557014560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699557014657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699557014657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test02-test02_arch " "Found design unit 1: test02-test02_arch" {  } { { "test02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/test02.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019836 ""} { "Info" "ISGN_ENTITY_NAME" "1 test02 " "Found entity 1: test02" {  } { { "test02.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/test02.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_05.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_05.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_05-lab05_Arch " "Found design unit 1: lab_05-lab05_Arch" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019837 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_05 " "Found entity 1: lab_05" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019837 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference20kHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference20kHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference20kHz-freq_div " "Found design unit 1: Timing_Reference20kHz-freq_div" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference20kHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference20kHz " "Found entity 1: Timing_Reference20kHz" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference20kHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference1kHz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference1kHz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1kHz-freq_div " "Found design unit 1: Timing_Reference1kHz-freq_div" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference1kHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1kHz " "Found entity 1: Timing_Reference1kHz" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference1kHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_12bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_12bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_12bit-compare_12bit_arch " "Found design unit 1: compare_12bit-compare_12bit_arch" {  } { { "compare_12bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/compare_12bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019839 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_12bit " "Found entity 1: compare_12bit" {  } { { "compare_12bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/compare_12bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_999ms_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_999ms_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_999ms_count-sync_999ms_count_arch " "Found design unit 1: sync_999ms_count-sync_999ms_count_arch" {  } { { "sync_999ms_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_999ms_count.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019839 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_999ms_count " "Found entity 1: sync_999ms_count" {  } { { "sync_999ms_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_999ms_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_59s_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_59s_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_59s_count-async_59s_count_arch " "Found design unit 1: async_59s_count-async_59s_count_arch" {  } { { "async_59s_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_59s_count.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019840 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_59s_count " "Found entity 1: async_59s_count" {  } { { "async_59s_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_59s_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_9_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_9_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_9_count-async_9_count_arch " "Found design unit 1: async_9_count-async_9_count_arch" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_9_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019840 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_9_count " "Found entity 1: async_9_count" {  } { { "async_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_9_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_6_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_6_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_6_count-async_6_count_arch " "Found design unit 1: async_6_count-async_6_count_arch" {  } { { "async_6_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_6_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019841 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_6_count " "Found entity 1: async_6_count" {  } { { "async_6_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_6_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_chrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_chrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_chrono-async_chrono_arch " "Found design unit 1: async_chrono-async_chrono_arch" {  } { { "async_chrono.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_chrono.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019841 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_chrono " "Found entity 1: async_chrono" {  } { { "async_chrono.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_chrono.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_4bit-compare_4bit_arch " "Found design unit 1: compare_4bit-compare_4bit_arch" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/compare_4bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019841 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "compare_4bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/compare_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_5_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_5_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 async_5_count-async_5_count_arch " "Found design unit 1: async_5_count-async_5_count_arch" {  } { { "async_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_5_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019842 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_5_count " "Found entity 1: async_5_count" {  } { { "async_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/async_5_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_9_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_9_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_9_count-sync_9_count_arch " "Found design unit 1: sync_9_count-sync_9_count_arch" {  } { { "sync_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_9_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019842 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_9_count " "Found entity 1: sync_9_count" {  } { { "sync_9_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_9_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test9-test9_arch " "Found design unit 1: test9-test9_arch" {  } { { "test9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/test9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019843 ""} { "Info" "ISGN_ENTITY_NAME" "1 test9 " "Found entity 1: test9" {  } { { "test9.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/test9.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_5_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_5_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_5_count-sync_5_count_arch " "Found design unit 1: sync_5_count-sync_5_count_arch" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_5_count.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019843 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_5_count " "Found entity 1: sync_5_count" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_5_count.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699557019843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_05 " "Elaborating entity \"lab_05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699557019878 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Es\[3\] lab_05.vhd(55) " "Using initial value X (don't care) for net \"Es\[3\]\" at lab_05.vhd(55)" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 55 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557019879 "|lab_05"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference20kHz Timing_Reference20kHz:cmp_clk_20KHz " "Elaborating entity \"Timing_Reference20kHz\" for hierarchy \"Timing_Reference20kHz:cmp_clk_20KHz\"" {  } { { "lab_05.vhd" "cmp_clk_20KHz" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557019880 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference20kHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference20kHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference20kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference20kHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699557019881 "|lab_05|Timing_Reference20kHz:cmp_clk_20KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1kHz Timing_Reference1kHz:cmp_clk_1KHz " "Elaborating entity \"Timing_Reference1kHz\" for hierarchy \"Timing_Reference1kHz:cmp_clk_1KHz\"" {  } { { "lab_05.vhd" "cmp_clk_1KHz" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557019885 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1kHz.vhd(27) " "VHDL Process Statement warning at Timing_Reference1kHz.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference1kHz.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/Timing_Reference1kHz.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699557019885 "|lab_05|Timing_Reference1kHz:cmp_clk_1KHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:F_conv " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:F_conv\"" {  } { { "lab_05.vhd" "F_conv" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557019886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_9_count sync_9_count:F_count " "Elaborating entity \"sync_9_count\" for hierarchy \"sync_9_count:F_count\"" {  } { { "lab_05.vhd" "F_count" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557019886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_4bit sync_9_count:F_count\|compare_4bit:pse_cmp " "Elaborating entity \"compare_4bit\" for hierarchy \"sync_9_count:F_count\|compare_4bit:pse_cmp\"" {  } { { "sync_9_count.vhd" "pse_cmp" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_9_count.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557019887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_5_count sync_5_count:E_count " "Elaborating entity \"sync_5_count\" for hierarchy \"sync_5_count:E_count\"" {  } { { "lab_05.vhd" "E_count" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557019888 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 1 4 sync_5_count.vhd(72) " "VHDL Incomplete Partial Association warning at sync_5_count.vhd(72): port or argument \"S\" has 1/4 unassociated elements" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_5_count.vhd" 72 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1699557019888 "|lab_05|sync_5_count:E_count"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "S 1 4 sync_5_count.vhd(93) " "VHDL Incomplete Partial Association warning at sync_5_count.vhd(93): port or argument \"S\" has 1/4 unassociated elements" {  } { { "sync_5_count.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/sync_5_count.vhd" 93 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1699557019888 "|lab_05|sync_5_count:E_count"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_M~0 " "Found clock multiplexer clk_M~0" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 56 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699557020044 "|lab_05|clk_M~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1699557020044 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] VCC " "Pin \"A\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] VCC " "Pin \"B\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[7\] VCC " "Pin \"C\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|C[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[7\] GND " "Pin \"D\[7\]\" is stuck at GND" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E\[7\] VCC " "Pin \"E\[7\]\" is stuck at VCC" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|E[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "F\[7\] GND " "Pin \"F\[7\]\" is stuck at GND" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|F[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "En\[3\] GND " "Pin \"En\[3\]\" is stuck at GND" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699557020325 "|lab_05|En[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699557020325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699557020385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699557020725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699557020725 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_dbg " "No output dependent on input pin \"clk_dbg\"" {  } { { "lab_05.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/copy_lab05/lab_05.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699557020745 "|lab_05|clk_dbg"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699557020745 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699557020745 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699557020745 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699557020745 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699557020745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699557020749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 16:10:20 2023 " "Processing ended: Thu Nov  9 16:10:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699557020749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699557020749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699557020749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699557020749 ""}
