[{"name":"陳雲潮","email":"mikechen@ieee.org","latestUpdate":"2013-02-18 21:21:03","objective":"1. Concurrent Code \n2. Sequential Code\n3. Signal and Variable\n4. Package and Component\n5. Modelsim Simulation with Testbench\n6. Design of State Machines\n7. Design with Basic Display\n8. Altera Quartus Synthesis with FPGA\n9. Design of Serial Communications systems\n10. Design of VGA DVI Interface systems\n11. Design for testability","schedule":"Week-  1 Introduction to Digital System Design\nWeek-  2 Holiday (2/28)\nWeek-  3 Concurrent Code and Devices Design  \nWeek-  4 Simulation with VHDL Testbench  \nWeek-  5 Sequential Code and Devices Design \nWeek-  6 Signal and Variables / (Quiz I) \nWeek-  7 Holiday (4/4 ~ 4/5 )\nWeek-  8 Package and Component for System design\nWeek-  9 Midterm test (4/18)\nWeek-10 Function and Procedure in System Design\nWeek-11 Design with State Machines\nWeek-12 Basic Display System Design \nWeek-13 Serial Communication Circuits Design \nWeek-14 Memory Circuits design / (Quiz II)\nWeek-15 Design of VGAVideo Interface\nWeek-16 Design of DVI Video Interface\nWeek-17 Design for testability\nWeek-18 Final test (6/20)","scorePolicy":"1. Two Quizes　　20%\n2. Mid term test　　25%\n3. Final test　　25%\n4. Home works　　30%","materials":"1. Text Book: Circuit Design and Simulation with VHDL 2nd Edition\n       Volnei A.pedroni / The MIT Press 　　2010 \n2. Reference Book: Digital System Design Using VHDL 2nd Edition\n       Charles H. Roth / Thomson 　　　　2008　　　　\n3. Reference Book: Digital System Design with VHDL 2nd Edition\n       Mark Zwolinski / Pearson　　　　        2004\n4. Altera DE2-70 User Manual                   2009","foreignLanguageTextbooks":false}]
