

================================================================
== Vitis HLS Report for 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s'
================================================================
* Date:           Thu Jul 11 13:34:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.787 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |      514|      515|  2.570 us|  2.575 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |      514|      514|         4|          1|          1|   512|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      144|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|      218|     -|
|Memory               |        1|      -|        4|       33|     -|
|Multiplexer          |        -|      -|        -|     1840|     -|
|Register             |        -|      -|     1123|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      1|     1127|     2267|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+-----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------+--------------------+---------+----+---+-----+-----+
    |mul_16s_10s_24_1_1_U23  |mul_16s_10s_24_1_1  |        0|   1|  0|    5|    0|
    |mux_16_4_15_1_1_U24     |mux_16_4_15_1_1     |        0|   0|  0|   65|    0|
    |mux_32_5_16_1_1_U22     |mux_32_5_16_1_1     |        0|   0|  0|  148|    0|
    +------------------------+--------------------+---------+----+---+-----+-----+
    |Total                   |                    |        0|   1|  0|  218|    0|
    +------------------------+--------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx_1_U  |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_outidx_1_ROMdEe  |        0|  4|  33|    0|   512|    4|     1|         2048|
    |w6_U        |dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_16u_config6_s_w6_ROM_AUTO_1R   |        1|  0|   0|    0|   512|   10|     1|         5120|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                                                  |        1|  4|  33|    0|  1024|   14|     2|         7168|
    +------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |acc_32_fu_3702_p2                 |         +|   0|  0|  22|          15|          15|
    |add_ln109_fu_3601_p2              |         +|   0|  0|  12|           5|           1|
    |in_index_1_fu_3595_p2             |         +|   0|  0|  13|           6|           1|
    |ir_fu_3163_p2                     |         +|   0|  0|  16|           9|           1|
    |sub_ln133_fu_3690_p2              |         -|   0|  0|  23|           1|          16|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_108                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_3169_p2             |      icmp|   0|  0|  16|           9|           2|
    |icmp_ln133_fu_3696_p2             |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |in_index_fu_3615_p3               |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 144|          69|          61|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |acc40_reg_1173                         |   9|          2|   15|         30|
    |acc_1020_reg_1313                      |   9|          2|   15|         30|
    |acc_1118_reg_1327                      |   9|          2|   15|         30|
    |acc_1216_reg_1341                      |   9|          2|   15|         30|
    |acc_1314_reg_1355                      |   9|          2|   15|         30|
    |acc_138_reg_1187                       |   9|          2|   15|         30|
    |acc_1412_reg_1369                      |   9|          2|   15|         30|
    |acc_1510_reg_1383                      |   9|          2|   15|         30|
    |acc_236_reg_1201                       |   9|          2|   15|         30|
    |acc_334_reg_1215                       |   9|          2|   15|         30|
    |acc_33_reg_3049                        |  14|          3|   15|         45|
    |acc_34_reg_2995                        |  14|          3|   15|         45|
    |acc_35_reg_2941                        |  14|          3|   15|         45|
    |acc_36_reg_2887                        |  14|          3|   15|         45|
    |acc_37_reg_2833                        |  14|          3|   15|         45|
    |acc_38_reg_2779                        |  14|          3|   15|         45|
    |acc_39_reg_2725                        |  14|          3|   15|         45|
    |acc_40_reg_2671                        |  14|          3|   15|         45|
    |acc_41_reg_2617                        |  14|          3|   15|         45|
    |acc_42_reg_2563                        |  14|          3|   15|         45|
    |acc_432_reg_1229                       |   9|          2|   15|         30|
    |acc_43_reg_2509                        |  14|          3|   15|         45|
    |acc_44_reg_2455                        |  14|          3|   15|         45|
    |acc_45_reg_2401                        |  14|          3|   15|         45|
    |acc_46_reg_2347                        |  14|          3|   15|         45|
    |acc_47_reg_2293                        |  14|          3|   15|         45|
    |acc_530_reg_1243                       |   9|          2|   15|         30|
    |acc_628_reg_1257                       |   9|          2|   15|         30|
    |acc_726_reg_1271                       |   9|          2|   15|         30|
    |acc_824_reg_1285                       |   9|          2|   15|         30|
    |acc_922_reg_1299                       |   9|          2|   15|         30|
    |acc_reg_3103                           |  14|          3|   15|         45|
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                |   9|          2|    1|          2|
    |ap_phi_mux_acc40_phi_fu_1177_p6        |  14|          3|   15|         45|
    |ap_phi_mux_acc_1020_phi_fu_1317_p6     |  14|          3|   15|         45|
    |ap_phi_mux_acc_1118_phi_fu_1331_p6     |  14|          3|   15|         45|
    |ap_phi_mux_acc_1216_phi_fu_1345_p6     |  14|          3|   15|         45|
    |ap_phi_mux_acc_1314_phi_fu_1359_p6     |  14|          3|   15|         45|
    |ap_phi_mux_acc_138_phi_fu_1191_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_1412_phi_fu_1373_p6     |  14|          3|   15|         45|
    |ap_phi_mux_acc_1510_phi_fu_1387_p6     |  14|          3|   15|         45|
    |ap_phi_mux_acc_16_phi_fu_2240_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_17_phi_fu_2184_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_18_phi_fu_2128_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_19_phi_fu_2072_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_20_phi_fu_2016_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_21_phi_fu_1960_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_22_phi_fu_1904_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_236_phi_fu_1205_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_23_phi_fu_1848_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_24_phi_fu_1792_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_25_phi_fu_1736_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_26_phi_fu_1680_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_27_phi_fu_1624_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_28_phi_fu_1568_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_29_phi_fu_1512_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_30_phi_fu_1456_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_31_phi_fu_1400_p34      |  14|          3|   15|         45|
    |ap_phi_mux_acc_334_phi_fu_1219_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_432_phi_fu_1233_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_530_phi_fu_1247_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_628_phi_fu_1261_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_726_phi_fu_1275_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_824_phi_fu_1289_p6      |  14|          3|   15|         45|
    |ap_phi_mux_acc_922_phi_fu_1303_p6      |  14|          3|   15|         45|
    |ap_phi_mux_data_10_phi_phi_fu_1009_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_11_phi_phi_fu_997_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_12_phi_phi_fu_985_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_13_phi_phi_fu_973_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_14_phi_phi_fu_961_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_15_phi_phi_fu_949_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_16_phi_phi_fu_937_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_17_phi_phi_fu_925_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_18_phi_phi_fu_913_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_19_phi_phi_fu_901_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_1_phi_phi_fu_1129_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_20_phi_phi_fu_889_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_21_phi_phi_fu_877_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_22_phi_phi_fu_865_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_23_phi_phi_fu_853_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_24_phi_phi_fu_841_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_25_phi_phi_fu_829_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_26_phi_phi_fu_817_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_27_phi_phi_fu_805_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_28_phi_phi_fu_793_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_29_phi_phi_fu_1021_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_2_phi_phi_fu_1117_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_30_phi_phi_fu_1141_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_31_phi_phi_fu_1153_p4  |  14|          3|   16|         48|
    |ap_phi_mux_data_3_phi_phi_fu_1105_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_4_phi_phi_fu_1093_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_5_phi_phi_fu_1081_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_6_phi_phi_fu_1069_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_7_phi_phi_fu_1057_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_8_phi_phi_fu_1045_p4   |  14|          3|   16|         48|
    |ap_phi_mux_data_9_phi_phi_fu_1033_p4   |  14|          3|   16|         48|
    |ap_phi_mux_do_init_phi_fu_301_p6       |  14|          3|    1|          3|
    |ap_phi_mux_in_index42_phi_fu_779_p6    |  14|          3|    5|         15|
    |ap_phi_mux_ir41_phi_fu_317_p6          |  14|          3|    9|         27|
    |ap_phi_mux_p_phi_phi_fu_1165_p4        |  14|          3|   16|         48|
    |data_10_phi_reg_1005                   |  14|          3|   16|         48|
    |data_11_phi_reg_993                    |  14|          3|   16|         48|
    |data_12_phi_reg_981                    |  14|          3|   16|         48|
    |data_13_phi_reg_969                    |  14|          3|   16|         48|
    |data_14_phi_reg_957                    |  14|          3|   16|         48|
    |data_15_phi_reg_945                    |  14|          3|   16|         48|
    |data_16_phi_reg_933                    |  14|          3|   16|         48|
    |data_17_phi_reg_921                    |  14|          3|   16|         48|
    |data_18_phi_reg_909                    |  14|          3|   16|         48|
    |data_19_phi_reg_897                    |  14|          3|   16|         48|
    |data_1_phi_reg_1125                    |  14|          3|   16|         48|
    |data_20_phi_reg_885                    |  14|          3|   16|         48|
    |data_21_phi_reg_873                    |  14|          3|   16|         48|
    |data_22_phi_reg_861                    |  14|          3|   16|         48|
    |data_23_phi_reg_849                    |  14|          3|   16|         48|
    |data_24_phi_reg_837                    |  14|          3|   16|         48|
    |data_25_phi_reg_825                    |  14|          3|   16|         48|
    |data_26_phi_reg_813                    |  14|          3|   16|         48|
    |data_27_phi_reg_801                    |  14|          3|   16|         48|
    |data_28_phi_reg_789                    |  14|          3|   16|         48|
    |data_29_phi_reg_1017                   |  14|          3|   16|         48|
    |data_2_phi_reg_1113                    |  14|          3|   16|         48|
    |data_30_phi_reg_1137                   |  14|          3|   16|         48|
    |data_31_phi_reg_1149                   |  14|          3|   16|         48|
    |data_3_phi_reg_1101                    |  14|          3|   16|         48|
    |data_4_phi_reg_1089                    |  14|          3|   16|         48|
    |data_5_phi_reg_1077                    |  14|          3|   16|         48|
    |data_6_phi_reg_1065                    |  14|          3|   16|         48|
    |data_7_phi_reg_1053                    |  14|          3|   16|         48|
    |data_8_phi_reg_1041                    |  14|          3|   16|         48|
    |data_9_phi_reg_1029                    |  14|          3|   16|         48|
    |in_index42_reg_775                     |   9|          2|    5|         10|
    |ir41_reg_313                           |   9|          2|    9|         18|
    |layer5_out_blk_n                       |   9|          2|    1|          2|
    |layer6_out_blk_n                       |   9|          2|    1|          2|
    |p_phi_reg_1161                         |  14|          3|   16|         48|
    |real_start                             |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |1840|        396| 2020|       5800|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_reg_3917               |  16|   0|   16|          0|
    |acc40_reg_1173           |  15|   0|   15|          0|
    |acc_1020_reg_1313        |  15|   0|   15|          0|
    |acc_1118_reg_1327        |  15|   0|   15|          0|
    |acc_1216_reg_1341        |  15|   0|   15|          0|
    |acc_1314_reg_1355        |  15|   0|   15|          0|
    |acc_138_reg_1187         |  15|   0|   15|          0|
    |acc_1412_reg_1369        |  15|   0|   15|          0|
    |acc_1510_reg_1383        |  15|   0|   15|          0|
    |acc_236_reg_1201         |  15|   0|   15|          0|
    |acc_334_reg_1215         |  15|   0|   15|          0|
    |acc_33_reg_3049          |  15|   0|   15|          0|
    |acc_34_reg_2995          |  15|   0|   15|          0|
    |acc_35_reg_2941          |  15|   0|   15|          0|
    |acc_36_reg_2887          |  15|   0|   15|          0|
    |acc_37_reg_2833          |  15|   0|   15|          0|
    |acc_38_reg_2779          |  15|   0|   15|          0|
    |acc_39_reg_2725          |  15|   0|   15|          0|
    |acc_40_reg_2671          |  15|   0|   15|          0|
    |acc_41_reg_2617          |  15|   0|   15|          0|
    |acc_42_reg_2563          |  15|   0|   15|          0|
    |acc_432_reg_1229         |  15|   0|   15|          0|
    |acc_43_reg_2509          |  15|   0|   15|          0|
    |acc_44_reg_2455          |  15|   0|   15|          0|
    |acc_45_reg_2401          |  15|   0|   15|          0|
    |acc_46_reg_2347          |  15|   0|   15|          0|
    |acc_47_reg_2293          |  15|   0|   15|          0|
    |acc_530_reg_1243         |  15|   0|   15|          0|
    |acc_628_reg_1257         |  15|   0|   15|          0|
    |acc_726_reg_1271         |  15|   0|   15|          0|
    |acc_824_reg_1285         |  15|   0|   15|          0|
    |acc_922_reg_1299         |  15|   0|   15|          0|
    |acc_reg_3103             |  15|   0|   15|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |data_10_phi_reg_1005     |  16|   0|   16|          0|
    |data_11_phi_reg_993      |  16|   0|   16|          0|
    |data_12_phi_reg_981      |  16|   0|   16|          0|
    |data_13_phi_reg_969      |  16|   0|   16|          0|
    |data_14_phi_reg_957      |  16|   0|   16|          0|
    |data_15_phi_reg_945      |  16|   0|   16|          0|
    |data_16_phi_reg_933      |  16|   0|   16|          0|
    |data_17_phi_reg_921      |  16|   0|   16|          0|
    |data_18_phi_reg_909      |  16|   0|   16|          0|
    |data_19_phi_reg_897      |  16|   0|   16|          0|
    |data_1_phi_reg_1125      |  16|   0|   16|          0|
    |data_20_phi_reg_885      |  16|   0|   16|          0|
    |data_21_phi_reg_873      |  16|   0|   16|          0|
    |data_22_phi_reg_861      |  16|   0|   16|          0|
    |data_23_phi_reg_849      |  16|   0|   16|          0|
    |data_24_phi_reg_837      |  16|   0|   16|          0|
    |data_25_phi_reg_825      |  16|   0|   16|          0|
    |data_26_phi_reg_813      |  16|   0|   16|          0|
    |data_27_phi_reg_801      |  16|   0|   16|          0|
    |data_28_phi_reg_789      |  16|   0|   16|          0|
    |data_29_phi_reg_1017     |  16|   0|   16|          0|
    |data_2_phi_reg_1113      |  16|   0|   16|          0|
    |data_30_phi_reg_1137     |  16|   0|   16|          0|
    |data_31_phi_reg_1149     |  16|   0|   16|          0|
    |data_3_phi_reg_1101      |  16|   0|   16|          0|
    |data_4_phi_reg_1089      |  16|   0|   16|          0|
    |data_5_phi_reg_1077      |  16|   0|   16|          0|
    |data_6_phi_reg_1065      |  16|   0|   16|          0|
    |data_7_phi_reg_1053      |  16|   0|   16|          0|
    |data_8_phi_reg_1041      |  16|   0|   16|          0|
    |data_9_phi_reg_1029      |  16|   0|   16|          0|
    |do_init_reg_297          |   1|   0|    1|          0|
    |icmp_ln124_reg_3908      |   1|   0|    1|          0|
    |in_index42_reg_775       |   5|   0|    5|          0|
    |in_index_reg_3927        |   5|   0|    5|          0|
    |ir41_reg_313             |   9|   0|    9|          0|
    |ir_reg_3903              |   9|   0|    9|          0|
    |out_index_reg_3912       |   4|   0|    4|          0|
    |p_phi_reg_1161           |  16|   0|   16|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |w_reg_3922               |  10|   0|   10|          0|
    |icmp_ln124_reg_3908      |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1123|  32| 1060|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+---------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,16u>,config6>|  return value|
|layer5_out_dout            |   in|  512|     ap_fifo|                                                          layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                          layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                          layer5_out|       pointer|
|layer6_out_din             |  out|  256|     ap_fifo|                                                          layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                          layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                          layer6_out|       pointer|
+---------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

