# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 0.000512 2048 4.58449e-41 710 46464 4.67171 66.1903 131.004 201.919 201.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 0.000512 2048 4.59023e-41 710 46440 4.67392 76.6514 131.069 212.449 212.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 0.000512 2048 4.58925e-41 710 46480 4.68106 78.5219 131.12 214.375 214.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 0.000512 2048 4.58042e-41 710 46464 4.68182 74.4302 131.123 210.287 210.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 0.000512 2048 4.55926e-41 710 46400 4.66915 74.2368 131.044 210.004 210.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 0.000512 2048 4.56333e-41 710 46368 4.67027 70.1971 130.911 205.831 205.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 0.000512 2048 4.5566e-41 710 46440 4.67504 75.0876 131.196 211.009 211.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 0.000512 2048 4.55926e-41 710 46336 4.67299 73.9531 130.971 209.65 209.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 0.000512 2048 4.56613e-41 710 46272 4.67258 73.8948 130.861 209.481 209.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 0.000512 2048 4.56389e-41 710 46200 4.65091 78.8499 130.776 214.326 214.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 0.000512 2048 4.5709e-41 710 46080 4.65101 91.3799 130.501 226.587 226.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 0.000512 2048 4.56655e-41 705 46528 4.67917 63.1624 131.061 198.955 199.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 0.000512 2048 4.56263e-41 705 46520 4.67965 64.1987 131.055 199.983 200.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 0.000512 2048 4.5751e-41 705 46512 4.6848 64.2843 131.071 200.09 200.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 0.000512 2048 4.56389e-41 705 46480 4.67914 66.3019 131.106 202.137 202.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 0.000512 2048 4.57902e-41 705 46464 4.67206 66.9187 130.974 202.616 202.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 0.000512 2048 4.57622e-41 705 46440 4.67254 75.714 130.95 211.385 211.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 0.000512 2048 4.56375e-41 705 46480 4.67706 73.2344 131.055 209.021 209.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 0.000512 2048 4.58631e-41 705 46464 4.68202 77.3571 131.181 213.272 213.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 0.000512 2048 4.58645e-41 705 46400 4.67094 77.8179 130.867 213.406 213.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 0.000512 2048 4.56501e-41 705 46368 4.66944 79.0364 130.841 214.599 214.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 0.000512 2048 4.56137e-41 705 46440 4.68294 78.1701 131.08 213.985 214.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 0.000512 2048 4.58673e-41 705 46336 4.67133 73.8362 130.801 209.359 209.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 0.000512 2048 4.57846e-41 705 46272 4.66262 84.8333 130.911 220.459 220.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 0.000512 2048 4.55814e-41 705 46200 4.64896 87.1219 131.915 223.738 223.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 0.000512 2048 4.58112e-41 705 46080 4.65283 79.106 130.454 214.262 214.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 0.000512 2048 4.58659e-41 720 46496 4.68061 62.098 131.224 198.054 198.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 0.000512 2048 4.5772e-41 720 46480 4.6768 69.0699 131.204 205.004 205.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 0.000512 2048 4.59107e-41 720 46464 4.68781 64.739 131.057 200.536 200.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 0.000512 2048 4.58995e-41 720 46424 4.67763 66.5846 130.978 202.292 202.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 0.000512 2048 4.56347e-41 720 46464 4.67789 65.4364 131.197 201.362 201.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 0.000512 2048 4.58967e-41 720 46440 4.6808 80.6361 131.179 216.549 216.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 0.000512 2048 4.5566e-41 720 46368 4.68787 58.4647 131.169 194.374 194.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 0.000512 2048 4.56851e-41 720 46400 4.67558 77.9223 131.098 213.749 213.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 0.000512 2048 4.56431e-41 720 46240 4.66739 57.0236 130.883 192.626 192.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 0.000512 2048 4.56711e-41 720 46368 4.66944 73.2201 131.039 208.98 209.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 0.000512 2048 4.58645e-41 720 46272 4.67181 53.6167 130.932 189.272 189.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 0.000512 2048 4.55786e-41 720 46400 4.67542 76.3719 131.024 212.122 212.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 0.000512 2048 4.58421e-41 720 46200 4.66083 55.547 130.76 191.019 191.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 0.000512 2048 4.56039e-41 720 46368 4.67558 95.0826 131.095 230.906 230.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 0.000512 2048 4.57706e-41 720 46144 4.64896 63.3446 130.797 198.841 198.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 0.000512 2048 4.56669e-41 720 46320 4.66714 92.8133 130.987 228.516 228.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 0.000512 2048 4.58028e-41 720 46080 4.65101 64.7732 130.543 200.019 200.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 0.000512 2048 4.55646e-41 720 46336 4.67181 89.8567 131.056 225.636 225.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 0.000512 2048 4.58505e-41 720 46080 4.65782 62.0114 130.706 197.429 197.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 0.000512 2048 4.56011e-41 720 46272 4.66976 79.6672 130.949 215.338 215.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 0.000512 2048 4.56403e-41 720 46080 4.66742 57.8457 131.055 193.622 193.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 0.000512 2048 4.55828e-41 720 46200 4.66134 82.7843 130.728 218.226 218.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 0.000512 2048 4.56529e-41 720 46000 4.66125 60.2672 130.871 195.849 195.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 0.000512 2048 4.56739e-41 720 46496 4.6785 61.6663 131.099 197.498 197.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 0.000512 2048 4.58141e-41 720 46480 4.67654 65.0956 131.085 200.909 200.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 0.000512 2048 4.58883e-41 720 46464 4.67968 64.0404 131.06 199.832 199.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 0.000512 2048 4.56207e-41 720 46368 4.67491 38.4926 130.91 174.131 174.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 0.000512 2048 4.58183e-41 720 46424 4.67763 72.7756 131.099 208.604 208.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 0.000512 2048 4.58855e-41 720 46368 4.67267 50.1062 130.993 185.823 185.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 0.000512 2048 4.57356e-41 720 46464 4.67968 70.2925 131.119 206.142 206.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 0.000512 2048 4.59093e-41 720 46336 4.66925 47.0176 130.955 182.691 182.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 0.000512 2048 4.57594e-41 720 46440 4.67651 78.381 131.088 214.196 214.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 0.000512 2048 4.55954e-41 720 46368 4.68333 57.061 131.17 192.964 193.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 0.000512 2048 4.58897e-41 720 46400 4.67354 74.1705 131.098 209.991 210.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 0.000512 2048 4.56641e-41 720 46240 4.66467 55.258 130.886 190.86 190.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 0.000512 2048 4.55688e-41 720 46368 4.67002 92.3802 130.935 228.036 228.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 0.000512 2048 4.58e-41 720 46272 4.66944 62.0524 131.037 197.814 197.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 0.000512 2048 4.55646e-41 720 46400 4.66739 91.8733 131.151 227.744 227.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 0.000512 2048 4.59093e-41 720 46200 4.65776 63.9244 130.868 199.503 199.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 0.000512 2048 4.57538e-41 720 46368 4.67427 88.9246 131.102 224.752 224.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 0.000512 2048 4.56585e-41 720 46144 4.6551 61.7901 130.652 197.146 197.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 0.000512 2048 4.57496e-41 720 46320 4.67149 85.6883 130.884 221.298 221.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 0.000512 2048 4.58365e-41 720 46080 4.65754 59.4209 130.668 194.801 194.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 0.000512 2048 4.56011e-41 720 46336 4.67318 83.641 130.953 219.319 219.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 0.000512 2048 4.56627e-41 720 46080 4.65715 58.5032 130.691 193.903 193.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 0.000512 2048 4.58575e-41 725 46464 4.67341 70.015 131.147 205.887 205.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 0.000512 2048 4.58309e-41 725 46440 4.67667 62.4476 131.125 198.299 198.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 0.000512 2048 4.56725e-41 725 46400 4.67558 42.3404 131.036 178.104 178.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 0.000512 2048 4.58393e-41 725 46464 4.68102 67.5779 131.102 203.412 203.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 0.000512 2048 4.56011e-41 725 46368 4.67958 46.6478 131.082 182.463 182.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 0.000512 2048 4.57664e-41 725 46424 4.67203 70.0719 131.114 205.91 205.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 0.000512 2048 4.57272e-41 725 46368 4.6727 47.2564 131.018 183.001 183.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 0.000512 2048 4.57748e-41 725 46400 4.67354 72.6894 131.079 208.495 208.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 0.000512 2048 4.56655e-41 725 46336 4.6768 50.8703 130.952 186.551 186.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 0.000512 2048 4.56235e-41 725 46440 4.68198 79.4805 131.21 215.423 215.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 0.000512 2048 4.55534e-41 725 46368 4.68013 58.1427 131.197 194.071 194.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 0.000512 2048 4.55856e-41 725 46400 4.67558 76.3167 130.986 212.027 212.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 0.000512 2048 4.56893e-41 725 46240 4.6697 55.7252 130.78 191.229 191.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 0.000512 2048 4.58533e-41 725 46368 4.67542 91.4473 131.085 227.26 227.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 0.000512 2048 4.56067e-41 725 46272 4.67558 62.5931 131.08 198.396 198.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 0.000512 2048 4.58925e-41 725 46400 4.67968 91.8379 131.072 227.64 227.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 0.000512 2048 4.58169e-41 725 46200 4.66944 64.0927 130.775 199.586 199.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 0.000512 2048 4.58056e-41 725 46368 4.67248 88.458 131.139 224.323 224.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 0.000512 2048 4.573e-41 725 46144 4.66122 60.4365 130.846 195.994 196.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 0.000512 2048 4.57244e-41 725 46320 4.6736 85.2899 130.91 220.926 220.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 0.000512 2048 4.58575e-41 725 46080 4.6551 59.0354 130.684 194.425 194.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 0.000512 2048 4.58785e-41 725 46336 4.67309 82.4891 131.079 218.294 218.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 0.000512 2048 4.57552e-41 725 46080 4.65344 60.3357 130.632 195.673 195.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 0.000512 2048 4.57202e-41 736 46432 4.68214 62.4704 131.087 198.292 198.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 0.000512 2048 4.56585e-41 736 46400 4.68 43.7036 131.182 179.616 179.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 0.000512 2048 4.57692e-41 736 46400 4.67539 64.4895 131.1 200.316 200.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 0.000512 2048 4.55632e-41 736 46320 4.67456 43.5596 131.02 179.305 179.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 0.000512 2048 4.58589e-41 736 46416 4.67734 69.591 131.084 205.404 205.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 0.000512 2048 4.57244e-41 736 46368 4.67814 47.0515 131.086 182.869 182.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 0.000512 2048 4.59009e-41 736 46368 4.67632 66.7958 131.042 202.566 202.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 0.000512 2048 4.55786e-41 736 46256 4.67149 46.2991 130.806 181.829 181.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 0.000512 2048 4.58575e-41 736 46200 4.66739 39.1662 130.812 174.699 174.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 0.000512 2048 4.58855e-41 736 46400 4.68483 67.2094 131.035 202.984 203.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 0.000512 2048 4.5716e-41 736 46336 4.68413 48.1637 131.088 183.986 184.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 0.000512 2048 4.56417e-41 736 46272 4.68486 40.876 131.083 176.698 176.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 0.000512 2048 4.58575e-41 736 46368 4.67718 94.5561 131.112 230.398 230.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 0.000512 2048 4.56249e-41 736 46224 4.66944 62.636 130.816 198.174 198.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 0.000512 2048 4.58883e-41 736 46224 4.6713 53.162 131.097 188.982 189.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 0.000512 2048 4.58519e-41 736 46320 4.6703 89.576 130.898 225.196 225.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 0.000512 2048 4.57594e-41 736 46240 4.6719 63.5661 130.894 199.184 199.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 0.000512 2048 4.5744e-41 736 46080 4.65923 52.3776 130.812 187.903 187.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 0.000512 2048 4.58084e-41 736 46368 4.68378 83.3249 131.178 219.239 219.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 0.000512 2048 4.56739e-41 736 46272 4.67648 57.8877 131.16 193.778 193.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 0.000512 2048 4.58617e-41 736 46080 4.67558 52.0715 130.932 187.73 187.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 0.000512 2048 4.55842e-41 736 46300 4.67354 82.9557 131.026 218.706 218.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 0.000512 2048 4.56991e-41 736 46200 4.67421 60.0845 130.894 195.704 195.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 0.000512 2048 4.58841e-41 736 45900 4.64874 52.136 130.465 187.3 187.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 0.000512 2048 4.57033e-41 736 46256 4.66944 80.8437 130.923 216.486 216.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 0.000512 2048 4.57566e-41 736 46144 4.67014 56.7256 130.812 192.263 192.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 0.000512 2048 4.58869e-41 736 46032 4.66534 50.3002 130.919 185.934 185.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 0.000512 2048 4.58925e-41 736 46320 4.67469 80.1567 131.112 215.997 216.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 0.000512 2048 4.58014e-41 736 46080 4.65882 59.2386 130.684 194.632 194.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 0.000512 2048 4.58883e-41 736 46080 4.67219 50.7621 130.99 186.476 186.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 0.000512 2048 4.58169e-41 736 46336 4.68371 81.0844 131.189 217.008 217.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 0.000512 2048 4.58855e-41 736 46080 4.66355 58.0423 130.834 193.594 193.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 0.000512 2048 4.58127e-41 736 46080 4.68358 51.3495 131.036 187.123 187.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 0.000512 2048 4.57342e-41 720 46496 4.68173 62.3625 131.225 198.322 198.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 0.000512 2048 4.56963e-41 720 46464 4.68134 42.6082 131.213 178.555 178.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 0.000512 2048 4.56767e-41 720 46480 4.68003 69.983 131.191 205.904 205.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 0.000512 2048 4.56445e-41 720 46400 4.67354 48.0474 131.097 183.867 183.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 0.000512 2048 4.58967e-41 720 46320 4.66925 40.0654 130.841 175.628 175.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 0.000512 2048 4.57524e-41 720 46464 4.67872 65.7774 131.063 201.569 201.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 0.000512 2048 4.58309e-41 720 46368 4.67667 44.5522 131.054 180.335 180.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 0.000512 2048 4.5786e-41 720 46368 4.68182 37.5392 131.183 173.457 173.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 0.000512 2048 4.58827e-41 720 46424 4.67328 88.9646 131.072 224.759 224.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 0.000512 2048 4.56907e-41 720 46368 4.67139 58.1448 131.096 193.963 194.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 0.000512 2048 4.55969e-41 720 46200 4.65603 50.053 130.689 185.448 185.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 0.000512 2048 4.5786e-41 720 46464 4.67632 83.9296 131.296 219.953 220.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 0.000512 2048 4.58435e-41 720 46336 4.67197 55.4142 131.055 191.196 191.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 0.000512 2048 4.5744e-41 720 46272 4.67158 46.404 131.053 182.182 182.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 0.000512 2048 4.57734e-41 720 46440 4.6721 85.9789 131.08 221.783 221.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 0.000512 2048 4.58141e-41 720 46368 4.67792 59.5042 131.065 195.303 195.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 0.000512 2048 4.58981e-41 720 46224 4.67254 52.2834 130.972 187.981 188.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 0.000512 2048 4.56081e-41 720 46080 4.65814 47.0522 130.676 182.438 182.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 0.000512 2048 4.56053e-41 720 46400 4.67414 82.2579 131.096 218.08 218.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 0.000512 2048 4.56851e-41 720 46240 4.66534 57.3857 130.881 192.986 193.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 0.000512 2048 4.56445e-41 720 46080 4.65101 50.9303 130.668 186.299 186.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 0.000512 2048 4.57692e-41 720 46080 4.6615 48.3877 130.734 183.833 183.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 0.000512 2048 4.58197e-41 720 46368 4.66944 76.2493 131.052 212.023 212.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 0.000512 2048 4.56389e-41 720 46272 4.67354 56.268 130.931 191.926 191.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 0.000512 2048 4.58925e-41 720 46080 4.6591 49.0066 130.672 184.39 184.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 0.000512 2048 4.59107e-41 720 46080 4.67098 45.335 131.045 181.102 181.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 0.000512 2048 4.58911e-41 720 46400 4.67558 79.8205 131.137 215.686 215.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 0.000512 2048 4.58715e-41 720 46200 4.66739 58.2884 130.76 193.766 193.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 0.000512 2048 4.58351e-41 720 46200 4.67427 49.4215 131.105 185.254 185.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 0.000512 2048 4.58267e-41 720 46000 4.65882 47.4949 130.866 183.071 183.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 0.000512 2048 4.56389e-41 720 46496 4.68077 66.4842 131.226 202.441 202.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 0.000512 2048 4.56865e-41 720 46464 4.67683 45.0446 131.105 180.88 180.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 0.000512 2048 4.57482e-41 720 46368 4.67373 38.0235 131.025 173.773 173.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 0.000512 2048 4.58757e-41 720 46480 4.68134 63.3937 131.207 199.334 199.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 0.000512 2048 4.56235e-41 720 46400 4.67354 44.5829 131.122 180.431 180.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 0.000512 2048 4.56921e-41 720 46320 4.66899 38.2844 130.887 173.891 173.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 0.000512 2048 4.56403e-41 720 46464 4.68422 86.0781 131.085 221.904 221.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 0.000512 2048 4.57244e-41 720 46368 4.67133 57.3171 130.896 192.938 192.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 0.000512 2048 4.56375e-41 720 46368 4.68128 47.7029 131.185 183.622 183.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 0.000512 2048 4.56543e-41 720 46272 4.67354 40.9701 131.028 176.725 176.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 0.000512 2048 4.58729e-41 720 46424 4.67037 82.1017 130.994 217.815 217.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 0.000512 2048 4.56515e-41 720 46368 4.67149 52.3677 130.986 188.076 188.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 0.000512 2048 4.58435e-41 720 46200 4.6551 46.2406 130.797 181.748 181.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 0.000512 2048 4.58897e-41 720 46144 4.65517 42.433 130.694 177.834 177.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 0.000512 2048 4.57019e-41 720 46464 4.67574 78.9828 131.438 215.148 215.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 0.000512 2048 4.58449e-41 720 46336 4.6687 53.1968 130.952 188.872 188.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 0.000512 2048 4.58281e-41 720 46272 4.66944 45.652 130.951 181.323 181.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 0.000512 2048 4.58337e-41 720 46080 4.656 42.0139 130.604 177.326 177.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 0.000512 2048 4.56039e-41 720 46440 4.67949 77.8817 131.072 213.686 213.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 0.000512 2048 4.56795e-41 720 46368 4.68003 56.4188 131.155 192.308 192.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 0.000512 2048 4.58631e-41 720 46224 4.66166 49.5517 130.861 185.127 185.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 0.000512 2048 4.58056e-41 720 46080 4.65942 48.4372 130.78 183.93 183.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 0.000512 2048 4.55618e-41 720 46400 4.67338 78.2105 131.085 214.021 214.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 0.000512 2048 4.59023e-41 720 46240 4.6633 57.1597 130.869 192.744 192.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 0.000512 2048 4.55786e-41 720 46080 4.65398 49.2182 130.651 184.575 184.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 0.000512 2048 4.56389e-41 720 46080 4.66387 45.9646 130.779 181.461 181.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 0.000512 2048 4.57804e-41 750 46400 4.67558 71.3388 131.224 207.294 207.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 0.000512 2048 4.58925e-41 750 46336 4.67763 48.5138 131.14 184.384 184.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 0.000512 2048 4.57426e-41 750 46272 4.66944 41.8161 130.953 177.491 177.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 0.000512 2048 4.57846e-41 750 46360 4.67373 67.5494 131.136 203.409 203.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 0.000512 2048 4.58659e-41 750 46320 4.67626 46.1967 130.993 181.918 181.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 0.000512 2048 4.58169e-41 750 46200 4.67254 39.8164 130.882 175.42 175.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 0.000512 2048 4.5566e-41 750 46240 4.67398 35.6612 131.016 171.403 171.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 0.000512 2048 4.58e-41 750 46368 4.68173 89.815 131.078 225.628 225.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 0.000512 2048 4.57874e-41 750 46272 4.67149 58.4677 130.93 194.121 194.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 0.000512 2048 4.55926e-41 750 46224 4.67354 49.1418 131.059 184.925 184.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 0.000512 2048 4.56963e-41 750 46080 4.65171 42.9268 130.676 178.311 178.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 0.000512 2048 4.56501e-41 750 46368 4.66944 83.116 131.177 219.016 219.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 0.000512 2048 4.57636e-41 750 46256 4.67341 54.5254 130.95 190.201 190.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 0.000512 2048 4.58141e-41 750 46200 4.66787 47.0287 131.039 182.788 182.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 0.000512 2048 4.58435e-41 750 46144 4.66739 41.7219 130.93 177.373 177.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 0.000512 2048 4.5587e-41 750 46336 4.68253 81.3466 131.018 217.1 217.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 0.000512 2048 4.57286e-41 750 46208 4.67389 55.8346 130.968 191.531 191.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 0.000512 2048 4.56879e-41 750 46080 4.65712 48.1345 130.771 183.613 183.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 0.000512 2048 4.56711e-41 750 46080 4.67098 43.9968 130.837 179.557 179.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 0.000512 2048 4.56235e-41 750 46296 4.66739 84.1174 131.041 219.879 219.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 0.000512 2048 4.56165e-41 750 46224 4.67491 61.7378 131.028 197.493 197.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 0.000512 2048 4.58799e-41 750 46008 4.65309 52.8472 130.561 188.113 188.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 0.000512 2048 4.5765e-41 750 46080 4.67603 50.0275 130.93 185.682 185.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 0.000512 2048 4.59065e-41 750 45720 4.63293 46.9868 130.284 181.957 182.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 0.000512 2048 4.58351e-41 750 46320 4.67027 80.9964 131.016 216.735 216.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 0.000512 2048 4.56851e-41 750 46240 4.67763 59.0968 131.036 194.861 194.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 0.000512 2048 4.57174e-41 750 46080 4.66544 49.76 130.804 185.281 185.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 0.000512 2048 4.58743e-41 750 46080 4.67661 47.1634 131.128 183.021 183.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 0.000512 2048 4.55646e-41 750 46000 4.67136 44.9718 131.144 180.84 180.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 0.000512 2048 4.55772e-41 720 46496 4.68211 65.0194 131.181 200.935 200.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 0.000512 2048 4.58505e-41 720 46464 4.67866 43.5996 131.099 179.43 179.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 0.000512 2048 4.56963e-41 720 46368 4.67021 38.1731 131.054 173.95 174.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 0.000512 2048 4.56725e-41 720 46336 4.67581 34.0214 130.927 169.679 169.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 0.000512 2048 4.56053e-41 720 46480 4.67341 85.46 131.182 221.366 221.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 0.000512 2048 4.58575e-41 720 46400 4.67149 55.8531 131.08 191.656 191.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 0.000512 2048 4.55758e-41 720 46320 4.67283 46.7847 130.85 182.36 182.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 0.000512 2048 4.5587e-41 720 46240 4.65888 40.2412 130.867 175.82 175.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 0.000512 2048 4.5559e-41 720 46464 4.67709 79.3272 131.186 215.24 215.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 0.000512 2048 4.56515e-41 720 46368 4.67149 53.0438 131.041 188.807 188.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 0.000512 2048 4.58785e-41 720 46368 4.68378 44.2696 131.077 180.085 180.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 0.000512 2048 4.56641e-41 720 46272 4.6703 40.9596 130.931 176.613 176.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 0.000512 2048 4.55604e-41 720 46080 4.65264 35.6885 130.545 170.942 170.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 0.000512 2048 4.56389e-41 720 46424 4.67149 76.7089 131.095 212.526 212.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 0.000512 2048 4.58127e-41 720 46368 4.67312 52.2424 130.975 187.941 188.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 0.000512 2048 4.57104e-41 720 46200 4.65568 44.3228 130.674 179.708 179.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 0.000512 2048 4.56697e-41 720 46144 4.65101 39.6164 130.676 174.994 175.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 0.000512 2048 4.58757e-41 720 46200 4.67357 36.5487 130.962 172.234 172.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 0.000512 2048 4.58351e-41 720 46464 4.68061 73.1364 131.21 209.079 209.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 0.000512 2048 4.55548e-41 720 46336 4.66835 51.6825 130.899 187.302 187.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 0.000512 2048 4.57594e-41 720 46272 4.67149 43.6786 131.028 179.43 179.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 0.000512 2048 4.58855e-41 720 46080 4.6551 39.7638 130.696 175.168 175.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 0.000512 2048 4.58225e-41 720 46080 4.66205 39.4179 130.869 175.002 175.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 0.000512 2048 4.57314e-41 768 46336 4.67866 66.6514 131.183 202.565 202.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 0.000512 2048 4.58827e-41 768 46272 4.67354 45.6991 131.081 181.504 181.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 0.000512 2048 4.58225e-41 768 46272 4.67968 39.5428 131.089 175.363 175.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 0.000512 2048 4.55534e-41 768 46208 4.6721 35.498 130.998 171.217 171.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 0.000512 2048 4.56851e-41 768 46320 4.68595 88.9573 131.162 224.858 224.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 0.000512 2048 4.57552e-41 768 46240 4.6688 56.1989 131.079 191.996 192.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 0.000512 2048 4.59009e-41 768 46200 4.67251 47.7111 130.959 183.394 183.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 0.000512 2048 4.56193e-41 768 46080 4.66739 42.8687 130.728 178.317 178.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 0.000512 2048 4.57804e-41 768 46000 4.65715 39.3728 130.602 174.682 174.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 0.000512 2048 4.55983e-41 768 46320 4.67558 82.6367 131.207 218.569 218.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 0.000512 2048 4.58197e-41 768 46272 4.67997 54.7 131.088 190.522 190.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 0.000512 2048 4.57412e-41 768 46224 4.67578 45.4943 131.179 181.4 181.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 0.000512 2048 4.57986e-41 768 46080 4.67107 41.2194 130.926 176.868 176.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 0.000512 2048 4.55758e-41 768 46080 4.67558 36.3453 130.975 172.047 172.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 0.000512 2048 4.57412e-41 768 46312 4.67968 78.0083 131.105 213.845 213.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 0.000512 2048 4.5709e-41 768 46256 4.67763 51.4901 131.055 187.272 187.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 0.000512 2048 4.56081e-41 768 46200 4.676 45.2481 131.181 181.156 181.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 0.000512 2048 4.57762e-41 768 46144 4.68125 41.0936 131.084 176.91 176.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 0.000512 2048 4.55912e-41 768 45920 4.65904 36.395 130.633 171.739 171.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 0.000512 2048 4.5751e-41 768 46272 4.67754 76.2208 131.106 212.056 212.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 0.000512 2048 4.58617e-41 768 46208 4.67462 53.377 131.127 189.235 189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 0.000512 2048 4.58491e-41 768 46080 4.67539 46.2049 130.95 181.886 181.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 0.000512 2048 4.5772e-41 768 46080 4.67526 41.9816 131.014 177.722 177.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 0.000512 2048 4.58631e-41 768 45760 4.65306 39.0449 130.433 174.182 174.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 0.000512 2048 4.58617e-41 768 45696 4.65437 37.5005 130.435 172.643 172.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1510 0.000512 2048 4.55884e-41 768 46352 4.6799 67.3116 131.085 203.133 203.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 0.000512 2048 4.57776e-41 768 46336 4.68166 74.4053 131.191 210.332 210.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 0.000512 2048 4.56781e-41 768 46272 4.67763 52.0868 131.123 187.94 188.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 0.000512 2048 4.5779e-41 768 46272 4.68179 43.5596 131.182 179.474 179.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 0.000512 2048 4.58211e-41 768 46208 4.67558 38.3202 131 174.045 174.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 0.000512 2048 4.57762e-41 768 46080 4.66534 36.7252 130.741 172.182 172.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 0.000512 2048 4.57104e-41 768 46080 4.67158 35.4363 130.912 171.072 171.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 0.000512 2048 4.56067e-41 768 46144 4.67354 33.7705 131.101 169.595 169.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 0.000512 2048 4.56277e-41 768 46080 4.67965 30.6532 131.089 166.478 166.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1510 0.000512 2048 4.58505e-41 720 46144 4.65853 29.3067 130.773 164.787 164.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 0.000512 2048 4.58855e-41 768 46144 4.68154 29.9074 131.082 165.722 165.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1510 0.000512 2048 4.56557e-41 750 45920 4.64982 30.6598 130.477 165.838 165.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1510 0.000512 2048 4.56109e-41 720 46200 4.67178 29.6766 130.971 165.368 165.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1510 0.000512 2048 4.58659e-41 736 46336 4.68214 33.4787 131.175 169.388 169.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 0.000512 2048 4.55744e-41 736 45600 4.62646 46.2265 130.148 181.054 181.109
