INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_1/project_1.srcs/sources_1/new/add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_1
INFO: [VRFC 10-311] analyzing module add_4
INFO: [VRFC 10-311] analyzing module add_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_1/project_1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/homework/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
