Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jul 18 16:19:54 2020
| Host         : DESKTOP-DT3LPHO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dtw_8F_32bit_256x256_timing_summary_routed.rpt -pb dtw_8F_32bit_256x256_timing_summary_routed.pb -rpx dtw_8F_32bit_256x256_timing_summary_routed.rpx -warn_on_violation
| Design       : dtw_8F_32bit_256x256
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.637        0.000                      0                 1054        0.059        0.000                      0                 1054       24.500        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        16.637        0.000                      0                 1054        0.059        0.000                      0                 1054       24.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.637ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.264ns  (logic 15.620ns (46.957%)  route 17.644ns (53.043%))
  Logic Levels:           56  (CARRY4=35 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 55.172 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.504    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.618    dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.952 r  dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/O[1]
                         net (fo=1, routed)           1.140    38.092    dtw_value_comp_inst/data3[25]
    SLICE_X94Y62         LUT6 (Prop_lut6_I4_O)        0.303    38.395 r  dtw_value_comp_inst/dtw_cell_out[25]_i_2/O
                         net (fo=1, routed)           0.452    38.847    dtw_value_comp_inst/dtw_cell_out[25]_i_2_n_0
    SLICE_X94Y62         LUT6 (Prop_lut6_I0_O)        0.124    38.971 r  dtw_value_comp_inst/dtw_cell_out[25]_i_1/O
                         net (fo=1, routed)           0.000    38.971    dtw_value_comp_inst/dtw_cell_out[25]
    SLICE_X94Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.607    55.172    dtw_value_comp_inst/CLK
    SLICE_X94Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[25]/C
                         clock pessimism              0.395    55.566    
                         clock uncertainty           -0.035    55.531    
    SLICE_X94Y62         FDRE (Setup_fdre_C_D)        0.077    55.608    dtw_value_comp_inst/dtw_cell_out_reg[25]
  -------------------------------------------------------------------
                         required time                         55.608    
                         arrival time                         -38.971    
  -------------------------------------------------------------------
                         slack                                 16.637    

Slack (MET) :             16.683ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        33.259ns  (logic 15.488ns (46.567%)  route 17.771ns (53.433%))
  Logic Levels:           55  (CARRY4=34 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 55.171 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.504    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.817 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/O[3]
                         net (fo=1, routed)           1.049    37.866    dtw_value_comp_inst/data3[23]
    SLICE_X92Y61         LUT6 (Prop_lut6_I4_O)        0.306    38.172 r  dtw_value_comp_inst/dtw_cell_out[23]_i_2/O
                         net (fo=1, routed)           0.670    38.842    dtw_value_comp_inst/dtw_cell_out[23]_i_2_n_0
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.124    38.966 r  dtw_value_comp_inst/dtw_cell_out[23]_i_1/O
                         net (fo=1, routed)           0.000    38.966    dtw_value_comp_inst/dtw_cell_out[23]
    SLICE_X92Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.606    55.171    dtw_value_comp_inst/CLK
    SLICE_X92Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[23]/C
                         clock pessimism              0.433    55.603    
                         clock uncertainty           -0.035    55.568    
    SLICE_X92Y61         FDRE (Setup_fdre_C_D)        0.081    55.649    dtw_value_comp_inst/dtw_cell_out_reg[23]
  -------------------------------------------------------------------
                         required time                         55.649    
                         arrival time                         -38.966    
  -------------------------------------------------------------------
                         slack                                 16.683    

Slack (MET) :             16.879ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.973ns  (logic 15.638ns (47.426%)  route 17.335ns (52.574%))
  Logic Levels:           57  (CARRY4=36 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 55.171 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.504    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.618    dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.732    dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.971 r  dtw_value_comp_inst/dtw_cell_out_reg[31]_i_5/O[2]
                         net (fo=1, routed)           0.850    37.821    dtw_value_comp_inst/data3[30]
    SLICE_X95Y63         LUT6 (Prop_lut6_I4_O)        0.302    38.123 r  dtw_value_comp_inst/dtw_cell_out[30]_i_2/O
                         net (fo=1, routed)           0.433    38.556    dtw_value_comp_inst/dtw_cell_out[30]_i_2_n_0
    SLICE_X95Y63         LUT6 (Prop_lut6_I0_O)        0.124    38.680 r  dtw_value_comp_inst/dtw_cell_out[30]_i_1/O
                         net (fo=1, routed)           0.000    38.680    dtw_value_comp_inst/dtw_cell_out[30]
    SLICE_X95Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.606    55.171    dtw_value_comp_inst/CLK
    SLICE_X95Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[30]/C
                         clock pessimism              0.395    55.565    
                         clock uncertainty           -0.035    55.530    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.029    55.559    dtw_value_comp_inst/dtw_cell_out_reg[30]
  -------------------------------------------------------------------
                         required time                         55.559    
                         arrival time                         -38.680    
  -------------------------------------------------------------------
                         slack                                 16.879    

Slack (MET) :             17.049ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.802ns  (logic 15.716ns (47.912%)  route 17.086ns (52.088%))
  Logic Levels:           57  (CARRY4=36 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 55.168 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.504    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.618    dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.732    dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.045 r  dtw_value_comp_inst/dtw_cell_out_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.771    37.816    dtw_value_comp_inst/data3[31]
    SLICE_X91Y64         LUT6 (Prop_lut6_I4_O)        0.306    38.122 r  dtw_value_comp_inst/dtw_cell_out[31]_i_2/O
                         net (fo=1, routed)           0.263    38.385    dtw_value_comp_inst/dtw_cell_out[31]_i_2_n_0
    SLICE_X91Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.509 r  dtw_value_comp_inst/dtw_cell_out[31]_i_1/O
                         net (fo=1, routed)           0.000    38.509    dtw_value_comp_inst/dtw_cell_out[31]
    SLICE_X91Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.603    55.168    dtw_value_comp_inst/CLK
    SLICE_X91Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[31]/C
                         clock pessimism              0.395    55.562    
                         clock uncertainty           -0.035    55.527    
    SLICE_X91Y64         FDRE (Setup_fdre_C_D)        0.031    55.558    dtw_value_comp_inst/dtw_cell_out_reg[31]
  -------------------------------------------------------------------
                         required time                         55.558    
                         arrival time                         -38.509    
  -------------------------------------------------------------------
                         slack                                 17.049    

Slack (MET) :             17.060ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.791ns  (logic 15.734ns (47.982%)  route 17.057ns (52.018%))
  Logic Levels:           57  (CARRY4=36 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 55.168 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.504    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.618    dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.732 r  dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.732    dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.066 r  dtw_value_comp_inst/dtw_cell_out_reg[31]_i_5/O[1]
                         net (fo=1, routed)           0.688    37.754    dtw_value_comp_inst/data3[29]
    SLICE_X92Y63         LUT6 (Prop_lut6_I4_O)        0.303    38.057 r  dtw_value_comp_inst/dtw_cell_out[29]_i_2/O
                         net (fo=1, routed)           0.317    38.374    dtw_value_comp_inst/dtw_cell_out[29]_i_2_n_0
    SLICE_X91Y64         LUT6 (Prop_lut6_I0_O)        0.124    38.498 r  dtw_value_comp_inst/dtw_cell_out[29]_i_1/O
                         net (fo=1, routed)           0.000    38.498    dtw_value_comp_inst/dtw_cell_out[29]
    SLICE_X91Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.603    55.168    dtw_value_comp_inst/CLK
    SLICE_X91Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[29]/C
                         clock pessimism              0.395    55.562    
                         clock uncertainty           -0.035    55.527    
    SLICE_X91Y64         FDRE (Setup_fdre_C_D)        0.031    55.558    dtw_value_comp_inst/dtw_cell_out_reg[29]
  -------------------------------------------------------------------
                         required time                         55.558    
                         arrival time                         -38.498    
  -------------------------------------------------------------------
                         slack                                 17.060    

Slack (MET) :             17.086ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.821ns  (logic 15.276ns (46.543%)  route 17.545ns (53.457%))
  Logic Levels:           54  (CARRY4=33 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 55.174 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.612 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/O[0]
                         net (fo=1, routed)           1.073    37.685    dtw_value_comp_inst/data3[16]
    SLICE_X94Y60         LUT6 (Prop_lut6_I4_O)        0.299    37.984 r  dtw_value_comp_inst/dtw_cell_out[16]_i_2/O
                         net (fo=1, routed)           0.420    38.404    dtw_value_comp_inst/dtw_cell_out[16]_i_2_n_0
    SLICE_X96Y60         LUT6 (Prop_lut6_I0_O)        0.124    38.528 r  dtw_value_comp_inst/dtw_cell_out[16]_i_1/O
                         net (fo=1, routed)           0.000    38.528    dtw_value_comp_inst/dtw_cell_out[16]
    SLICE_X96Y60         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.609    55.174    dtw_value_comp_inst/CLK
    SLICE_X96Y60         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[16]/C
                         clock pessimism              0.395    55.568    
                         clock uncertainty           -0.035    55.533    
    SLICE_X96Y60         FDRE (Setup_fdre_C_D)        0.081    55.614    dtw_value_comp_inst/dtw_cell_out_reg[16]
  -------------------------------------------------------------------
                         required time                         55.614    
                         arrival time                         -38.528    
  -------------------------------------------------------------------
                         slack                                 17.086    

Slack (MET) :             17.095ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.844ns  (logic 15.260ns (46.463%)  route 17.584ns (53.537%))
  Logic Levels:           53  (CARRY4=32 LUT1=1 LUT2=8 LUT3=4 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 55.172 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.589 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/O[3]
                         net (fo=1, routed)           0.851    37.441    dtw_value_comp_inst/dtw_cell_out_reg[15]_0[15]
    SLICE_X92Y59         LUT6 (Prop_lut6_I4_O)        0.306    37.747 r  dtw_value_comp_inst/dtw_cell_out[15]_i_2/O
                         net (fo=1, routed)           0.680    38.427    euclidean_distance_inst/dtw_cell_out_reg[15]_0
    SLICE_X92Y59         LUT5 (Prop_lut5_I0_O)        0.124    38.551 r  euclidean_distance_inst/dtw_cell_out[15]_i_1/O
                         net (fo=1, routed)           0.000    38.551    dtw_value_comp_inst/D[15]
    SLICE_X92Y59         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.607    55.172    dtw_value_comp_inst/CLK
    SLICE_X92Y59         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[15]/C
                         clock pessimism              0.433    55.604    
                         clock uncertainty           -0.035    55.569    
    SLICE_X92Y59         FDRE (Setup_fdre_C_D)        0.077    55.646    dtw_value_comp_inst/dtw_cell_out_reg[15]
  -------------------------------------------------------------------
                         required time                         55.646    
                         arrival time                         -38.551    
  -------------------------------------------------------------------
                         slack                                 17.095    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.791ns  (logic 15.392ns (46.940%)  route 17.399ns (53.060%))
  Logic Levels:           54  (CARRY4=33 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.173ns = ( 55.173 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.724 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/O[1]
                         net (fo=1, routed)           0.855    37.579    dtw_value_comp_inst/data3[17]
    SLICE_X94Y60         LUT6 (Prop_lut6_I4_O)        0.303    37.882 r  dtw_value_comp_inst/dtw_cell_out[17]_i_2/O
                         net (fo=1, routed)           0.491    38.374    dtw_value_comp_inst/dtw_cell_out[17]_i_2_n_0
    SLICE_X94Y61         LUT6 (Prop_lut6_I0_O)        0.124    38.498 r  dtw_value_comp_inst/dtw_cell_out[17]_i_1/O
                         net (fo=1, routed)           0.000    38.498    dtw_value_comp_inst/dtw_cell_out[17]
    SLICE_X94Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.608    55.173    dtw_value_comp_inst/CLK
    SLICE_X94Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[17]/C
                         clock pessimism              0.395    55.567    
                         clock uncertainty           -0.035    55.532    
    SLICE_X94Y61         FDRE (Setup_fdre_C_D)        0.079    55.611    dtw_value_comp_inst/dtw_cell_out_reg[17]
  -------------------------------------------------------------------
                         required time                         55.611    
                         arrival time                         -38.498    
  -------------------------------------------------------------------
                         slack                                 17.113    

Slack (MET) :             17.130ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.806ns  (logic 15.602ns (47.558%)  route 17.204ns (52.442%))
  Logic Levels:           56  (CARRY4=35 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 55.169 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.504 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.504    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.618 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.618    dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.931 r  dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/O[3]
                         net (fo=1, routed)           0.846    37.777    dtw_value_comp_inst/data3[27]
    SLICE_X92Y62         LUT6 (Prop_lut6_I4_O)        0.306    38.083 r  dtw_value_comp_inst/dtw_cell_out[27]_i_2/O
                         net (fo=1, routed)           0.306    38.389    dtw_value_comp_inst/dtw_cell_out[27]_i_2_n_0
    SLICE_X92Y63         LUT6 (Prop_lut6_I0_O)        0.124    38.513 r  dtw_value_comp_inst/dtw_cell_out[27]_i_1/O
                         net (fo=1, routed)           0.000    38.513    dtw_value_comp_inst/dtw_cell_out[27]
    SLICE_X92Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.604    55.169    dtw_value_comp_inst/CLK
    SLICE_X92Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[27]/C
                         clock pessimism              0.433    55.601    
                         clock uncertainty           -0.035    55.566    
    SLICE_X92Y63         FDRE (Setup_fdre_C_D)        0.077    55.643    dtw_value_comp_inst/dtw_cell_out_reg[27]
  -------------------------------------------------------------------
                         required time                         55.643    
                         arrival time                         -38.513    
  -------------------------------------------------------------------
                         slack                                 17.130    

Slack (MET) :             17.215ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.688ns  (logic 15.296ns (46.794%)  route 17.392ns (53.206%))
  Logic Levels:           54  (CARRY4=33 LUT1=1 LUT2=8 LUT3=4 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.174ns = ( 55.174 - 50.000 ) 
    Source Clock Delay      (SCD):    5.707ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.862     5.707    euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y28          DSP48E1                                      r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     6.141 r  euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[1]
                         net (fo=2, routed)           1.165     7.306    euclidean_distance_inst/inner_product_F3[1]
    SLICE_X94Y70         LUT2 (Prop_lut2_I0_O)        0.124     7.430 r  euclidean_distance_inst/sum2_carry_i_3/O
                         net (fo=1, routed)           0.000     7.430    euclidean_distance_inst/sum2_carry_i_3_n_0
    SLICE_X94Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.963 r  euclidean_distance_inst/sum2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.963    euclidean_distance_inst/sum2_carry_n_0
    SLICE_X94Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.080 r  euclidean_distance_inst/sum2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.080    euclidean_distance_inst/sum2_carry__0_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.299 r  euclidean_distance_inst/sum2_carry__1/O[0]
                         net (fo=4, routed)           1.190     9.489    euclidean_distance_inst/p_1_in[8]
    SLICE_X97Y64         LUT3 (Prop_lut3_I2_O)        0.323     9.812 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_8/O
                         net (fo=2, routed)           0.490    10.302    euclidean_distance_inst/total_inner_product__2_carry__1_i_8_n_0
    SLICE_X95Y64         LUT5 (Prop_lut5_I1_O)        0.326    10.628 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_2/O
                         net (fo=2, routed)           0.304    10.932    euclidean_distance_inst/total_inner_product__2_carry__1_i_2_n_0
    SLICE_X96Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.056 r  euclidean_distance_inst/total_inner_product__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.056    euclidean_distance_inst/total_inner_product__2_carry__1_i_5_n_0
    SLICE_X96Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.589 f  euclidean_distance_inst/total_inner_product__2_carry__1/CO[3]
                         net (fo=4, routed)           1.011    12.600    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X90Y67         LUT1 (Prop_lut1_I0_O)        0.124    12.724 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.724    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.257 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.257    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.374 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.593 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.669    14.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X92Y67         LUT3 (Prop_lut3_I1_O)        0.295    14.558 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5__1/O
                         net (fo=4, routed)           0.597    15.155    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X91Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    15.681 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    15.681    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.015 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.851    16.866    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y67         LUT3 (Prop_lut3_I1_O)        0.303    17.169 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.673    17.842    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X94Y66         LUT2 (Prop_lut2_I1_O)        0.124    17.966 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    17.966    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.346 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.346    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.463 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    18.463    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.702 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.561    19.263    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X96Y67         LUT5 (Prop_lut5_I3_O)        0.301    19.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7__1/O
                         net (fo=4, routed)           0.599    20.164    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X95Y67         LUT2 (Prop_lut2_I1_O)        0.124    20.288 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    20.288    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.820 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    20.820    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.133 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.514    21.647    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X95Y65         LUT5 (Prop_lut5_I3_O)        0.306    21.953 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst_i_8__1/O
                         net (fo=4, routed)           0.598    22.551    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X97Y67         LUT2 (Prop_lut2_I1_O)        0.124    22.675 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    22.675    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X97Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.207 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.207    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X97Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.321 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.321    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X97Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.543 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.959    24.502    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/S[11]
    SLICE_X96Y65         LUT3 (Prop_lut3_I1_O)        0.299    24.801 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__0/O
                         net (fo=2, routed)           0.730    25.531    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X100Y65        LUT2 (Prop_lut2_I1_O)        0.124    25.655 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.655    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.031 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.031    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.148 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.148    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.265 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.265    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.588 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.831    27.419    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X96Y65         LUT5 (Prop_lut5_I3_O)        0.306    27.725 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.597    28.323    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y65         LUT2 (Prop_lut2_I1_O)        0.124    28.447 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.447    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X98Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.960 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.960    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.077 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    29.077    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X98Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.316 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.786    30.101    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X97Y65         LUT5 (Prop_lut5_I3_O)        0.301    30.402 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_6__6/O
                         net (fo=2, routed)           0.580    30.982    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X99Y65         LUT2 (Prop_lut2_I1_O)        0.124    31.106 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000    31.106    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.656 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.656    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X99Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.969 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.858    32.827    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X94Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.819    33.646 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.646    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.763 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    33.763    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.982 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=9, routed)           1.487    35.469    dtw_value_comp_inst/m_axis_dout_tdata[6]
    SLICE_X88Y57         LUT2 (Prop_lut2_I0_O)        0.295    35.764 r  dtw_value_comp_inst/dtw_cell_out[7]_i_16/O
                         net (fo=1, routed)           0.000    35.764    euclidean_distance_inst/dtw_cell_out[4]_i_2_0[2]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.162 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.162    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.276    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.390 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    36.390    dtw_value_comp_inst/CO[0]
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.629 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/O[2]
                         net (fo=1, routed)           0.843    37.473    dtw_value_comp_inst/data3[18]
    SLICE_X94Y60         LUT6 (Prop_lut6_I4_O)        0.302    37.775 r  dtw_value_comp_inst/dtw_cell_out[18]_i_2/O
                         net (fo=1, routed)           0.496    38.271    dtw_value_comp_inst/dtw_cell_out[18]_i_2_n_0
    SLICE_X94Y60         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  dtw_value_comp_inst/dtw_cell_out[18]_i_1/O
                         net (fo=1, routed)           0.000    38.395    dtw_value_comp_inst/dtw_cell_out[18]
    SLICE_X94Y60         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.609    55.174    dtw_value_comp_inst/CLK
    SLICE_X94Y60         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[18]/C
                         clock pessimism              0.395    55.568    
                         clock uncertainty           -0.035    55.533    
    SLICE_X94Y60         FDRE (Setup_fdre_C_D)        0.077    55.610    dtw_value_comp_inst/dtw_cell_out_reg[18]
  -------------------------------------------------------------------
                         required time                         55.610    
                         arrival time                         -38.395    
  -------------------------------------------------------------------
                         slack                                 17.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.864%)  route 0.275ns (66.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.604     1.633    dtw_value_comp_inst/CLK
    SLICE_X91Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  dtw_value_comp_inst/dtw_cell_out_reg[31]/Q
                         net (fo=4, routed)           0.275     2.050    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[31]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.502     1.695    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.296     1.991    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.784%)  route 0.282ns (63.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.604     1.633    dtw_value_comp_inst/CLK
    SLICE_X92Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y63         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  dtw_value_comp_inst/dtw_cell_out_reg[27]/Q
                         net (fo=4, routed)           0.282     2.079    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     2.011    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.802%)  route 0.282ns (63.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.605     1.634    dtw_value_comp_inst/CLK
    SLICE_X92Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y62         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  dtw_value_comp_inst/dtw_cell_out_reg[21]/Q
                         net (fo=4, routed)           0.282     2.080    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[21]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     2.011    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.604%)  route 0.284ns (63.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.606     1.635    dtw_value_comp_inst/CLK
    SLICE_X92Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y61         FDRE (Prop_fdre_C_Q)         0.164     1.799 r  dtw_value_comp_inst/dtw_cell_out_reg[23]/Q
                         net (fo=4, routed)           0.284     2.083    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     2.011    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.791%)  route 0.294ns (64.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.607     1.636    dtw_value_comp_inst/CLK
    SLICE_X94Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y61         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  dtw_value_comp_inst/dtw_cell_out_reg[17]/Q
                         net (fo=4, routed)           0.294     2.094    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     2.011    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.107%)  route 0.290ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.608     1.637    dtw_value_comp_inst/CLK
    SLICE_X94Y58         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y58         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  dtw_value_comp_inst/dtw_cell_out_reg[10]/Q
                         net (fo=4, routed)           0.290     2.091    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X4Y12         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.915     2.193    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.711    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.007    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.790%)  route 0.294ns (64.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.608     1.637    dtw_value_comp_inst/CLK
    SLICE_X94Y59         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y59         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  dtw_value_comp_inst/dtw_cell_out_reg[9]/Q
                         net (fo=4, routed)           0.294     2.095    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X4Y12         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.915     2.193    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.711    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.007    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.295%)  route 0.301ns (64.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.607     1.636    dtw_value_comp_inst/CLK
    SLICE_X94Y60         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y60         FDRE (Prop_fdre_C_Q)         0.164     1.800 r  dtw_value_comp_inst/dtw_cell_out_reg[18]/Q
                         net (fo=4, routed)           0.301     2.101    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[18]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     2.011    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.902%)  route 0.364ns (72.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.582     1.611    dtw_value_comp_inst/CLK
    SLICE_X89Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  dtw_value_comp_inst/dtw_cell_out_reg[26]/Q
                         net (fo=4, routed)           0.364     2.117    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.919     2.197    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     2.011    dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.819%)  route 0.348ns (71.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.608     1.637    dtw_value_comp_inst/CLK
    SLICE_X95Y59         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y59         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  dtw_value_comp_inst/dtw_cell_out_reg[13]/Q
                         net (fo=4, routed)           0.348     2.126    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X4Y12         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.915     2.193    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y12         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.711    
    RAMB36_X4Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.007    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y12   dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y11   dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y12   dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y11   dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X5Y26   temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X5Y26   temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X5Y27   temp_test_memory_inst/test_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X5Y27   temp_test_memory_inst/test_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X3Y26    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X91Y69   euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_carryin4/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X91Y69   euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X91Y69   euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X91Y69   euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y74   euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/i_carryin4/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y74   euclidean_distance_inst/dsp_inst3/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y74   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y74   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X100Y52  memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X96Y54   memory_controller_inst/memory_address_generator_inst/clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X98Y62   euclidean_distance_inst/dsp_inst5/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X98Y62   euclidean_distance_inst/dsp_inst5/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X98Y62   euclidean_distance_inst/dsp_inst5/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X98Y62   euclidean_distance_inst/dsp_inst5/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X96Y64   euclidean_distance_inst/dsp_inst6/U0/i_synth/i_synth_option.i_synth_model/i_carryin4/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X97Y64   euclidean_distance_inst/dsp_inst6/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X95Y64   euclidean_distance_inst/dsp_inst6/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X97Y64   euclidean_distance_inst/dsp_inst6/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X97Y64   euclidean_distance_inst/dsp_inst6/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X97Y64   euclidean_distance_inst/dsp_inst6/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C



