// Seed: 2136947536
program module_0 (
    input  wand  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output wor   id_4,
    input  uwire id_5
);
  wire id_7;
  wire id_8;
  module_2 modCall_1 ();
  wire id_9, id_10;
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    output uwire id_2
);
  buf primCall (id_1, id_0);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2;
  always @(posedge id_1 or 1) @(posedge -1) disable id_2;
  wire id_3;
  assign module_0.type_13 = 0;
  tri1 id_4 = -1 + "" ^ -1, id_5;
endmodule
