###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 16:54:19 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (4.399 ps) Hold Check with Pin mem/dcache/STATE_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   78.300 (P)    0.000 (I)
            Arrival:=   -4.785        0.000

               Hold:+    0.486
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   95.701
       Launch Clock:=    0.000
          Data Path:+  100.100
              Slack:=    4.399
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset             |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 32.000 |  65.800 | 
     | FE_PHN1414_reset             |       |       |  R   | (net)                 |     11 |        |        |         | 
     | mem/dcache/g11187/Y          |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 37.600 |  7.900 |  73.700 | 
     | mem/dcache/n_60              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/dcache/FE_PHC1886_n_60/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |  5.900 | 26.400 | 100.100 | 
     | mem/dcache/FE_PHN1886_n_60   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/dcache/STATE_reg[2]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 10.900 |  0.000 | 100.100 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 18.700 | -19.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 14.500 | 15.200 |  -4.785 | 
     | GCLK                                               |       |           |      |                       |        |        |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |        |        |         | 
     | mem/dcache/STATE_reg[2]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 13.400 |  0.100 |  -4.785 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (4.628 ps) Hold Check with Pin mem/dcache/STATE_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   78.300 (P)    0.000 (I)
            Arrival:=   -4.785        0.000

               Hold:+    0.457
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   95.672
       Launch Clock:=    0.000
          Data Path:+  100.300
              Slack:=    4.628
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset             |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 32.300 |  66.100 | 
     | FE_PHN1414_reset             |       |       |  R   | (net)                 |     11 |        |        |         | 
     | mem/dcache/g11136/Y          |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 37.600 |  7.600 |  73.700 | 
     | mem/dcache/n_86              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/dcache/FE_PHC1445_n_86/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |  5.500 | 26.600 | 100.300 | 
     | mem/dcache/FE_PHN1445_n_86   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/dcache/STATE_reg[0]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 11.300 |  0.000 | 100.300 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 18.700 | -19.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 14.500 | 15.200 |  -4.785 | 
     | GCLK                                               |       |           |      |                       |        |        |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |        |        |         | 
     | mem/dcache/STATE_reg[0]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 13.400 |  0.100 |  -4.785 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (4.677 ps) Hold Check with Pin mem/dcache/STATE_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   78.300 (P)    0.000 (I)
            Arrival:=   -4.785        0.000

               Hold:+    0.508
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   95.723
       Launch Clock:=    0.000
          Data Path:+  100.400
              Slack:=    4.677
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset             |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 32.200 |  66.000 | 
     | FE_PHN1414_reset             |       |       |  R   | (net)                 |     11 |        |        |         | 
     | mem/dcache/g11162/Y          |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 37.600 |  8.100 |  74.100 | 
     | mem/dcache/n_85              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/dcache/FE_PHC1887_n_85/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |  6.300 | 26.300 | 100.400 | 
     | mem/dcache/FE_PHN1887_n_85   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/dcache/STATE_reg[1]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 10.600 |  0.000 | 100.400 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 18.700 | -19.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 14.500 | 15.200 |  -4.785 | 
     | GCLK                                               |       |           |      |                       |        |        |        |         | 
     | mem/dcache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |        |        |         | 
     | mem/dcache/STATE_reg[1]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 13.400 |  0.100 |  -4.785 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (5.196 ps) Clock Gating Hold Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   63.100 (P)    0.000 (I)
            Arrival:=  -19.985        0.000

  Clock Gating Hold:+  -11.511
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   68.504
       Launch Clock:=    0.000
          Data Path:+   73.700
              Slack:=    5.196
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell         | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |       |      |                      |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+----------------------+--------+--------+--------+---------| 
     | reset                                              |       | reset |  R   | (arrival)            |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                                              |       |       |  R   | (net)                |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L  |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                                   |       |       |  R   | (net)                |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM |     11 | 29.300 | 32.300 |  66.100 | 
     | FE_PHN1414_reset                                   |       |       |  R   | (net)                |     11 |        |        |         | 
     | mem/dcache/g13571/Y                                |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL  |      1 | 37.600 |  7.600 |  73.700 | 
     | mem/dcache/n_324                                   |       |       |  R   | (net)                |      1 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | ENA   |  R   | ICGx1_ASAP7_75t_SRAM |      1 |  5.200 |  0.100 |  73.700 | 
     | ENA                                                |       |       |      |                      |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |      |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 18.700 | -19.985 | 
     | CTS_2                                              |       |      |  R   | (net)                 |      2 |        |        |         | 
     | mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM  |      2 | 14.500 |  0.800 | -19.985 | 
     | CLK                                                |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (8.098 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[6]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.200 (P)    0.000 (I)
            Arrival:=    2.115        0.000

               Hold:+    9.887
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.002
       Launch Clock:=    0.000
          Data Path:+  120.100
              Slack:=    8.098
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.400 | 116.500 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g171/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  3.600 | 120.100 | 
     | cpu/stage3/csr/n_24         |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[6]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 20.000 |  0.200 | 120.100 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.100 |   2.115 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[6]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.700 |   2.115 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (8.676 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[30]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.500 (P)    0.000 (I)
            Arrival:=    1.415        0.000

               Hold:+    7.809
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.224
       Launch Clock:=    0.000
          Data Path:+  117.900
              Slack:=    8.676
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset             |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset             |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 47.100 | 113.200 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g191/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.500 |  4.700 | 117.900 | 
     | cpu/stage3/csr/n_4           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[30]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 12.500 |  0.400 | 117.900 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.400 |   1.415 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[30]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  2.000 |   1.415 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (8.680 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[7]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.300 (P)    0.000 (I)
            Arrival:=    2.215        0.000

               Hold:+    9.905
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.120
       Launch Clock:=    0.000
          Data Path:+  120.800
              Slack:=    8.680
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.300 | 116.400 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g172/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  4.400 | 120.800 | 
     | cpu/stage3/csr/n_23         |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[7]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 20.600 |  0.400 | 120.800 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.200 |   2.215 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[7]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.800 |   2.215 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (8.730 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[31]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.500 (P)    0.000 (I)
            Arrival:=    1.415        0.000

               Hold:+    8.355
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.770
       Launch Clock:=    0.000
          Data Path:+  118.500
              Slack:=    8.730
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset             |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset             |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 47.100 | 113.200 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g178/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.500 |  5.300 | 118.500 | 
     | cpu/stage3/csr/n_17          |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[31]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.700 |  0.400 | 118.500 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.400 |   1.415 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[31]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  2.000 |   1.415 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (10.917 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.100 (P)    0.000 (I)
            Arrival:=    1.015        0.000

               Hold:+   10.368
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.383
       Launch Clock:=    0.000
          Data Path:+  122.300
              Slack:=   10.917
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.600 | 116.700 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g166/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  5.600 | 122.300 | 
     | cpu/stage3/csr/n_29         |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[1]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 26.000 |  0.600 | 122.300 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.000 |   1.015 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[1]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  1.600 |   1.015 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (10.932 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.800 (P)    0.000 (I)
            Arrival:=    1.715        0.000

               Hold:+   10.253
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.968
       Launch Clock:=    0.000
          Data Path:+  122.900
              Slack:=   10.932
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.400 | 117.500 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g169/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  5.400 | 122.900 | 
     | cpu/stage3/csr/n_26         |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[2]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 24.500 |  0.600 | 122.900 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.700 |   1.715 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[2]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.300 |   1.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (11.545 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.200 (P)    0.000 (I)
            Arrival:=    2.115        0.000

               Hold:+    9.940
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.055
       Launch Clock:=    0.000
          Data Path:+  123.600
              Slack:=   11.545
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 52.000 | 118.100 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g170/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  5.500 | 123.600 | 
     | cpu/stage3/csr/n_25         |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 20.800 |  0.600 | 123.600 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.100 |   2.115 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[4]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.700 |   2.115 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (12.036 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[3]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.300 (P)    0.000 (I)
            Arrival:=    2.215        0.000

               Hold:+   10.349
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.564
       Launch Clock:=    0.000
          Data Path:+  124.600
              Slack:=   12.036
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.900 | 118.000 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g193/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  6.600 | 124.600 | 
     | cpu/stage3/csr/n_2          |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[3]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 25.600 |  0.500 | 124.600 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.200 |   2.215 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[3]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.800 |   2.215 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (13.516 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[5]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.100 (P)    0.000 (I)
            Arrival:=    2.015        0.000

               Hold:+    7.969
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.984
       Launch Clock:=    0.000
          Data Path:+  123.500
              Slack:=   13.516
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                       |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y          |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset            |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 52.000 | 118.100 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g194/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  5.400 | 123.500 | 
     | cpu/stage3/csr/n_1          |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[5]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 13.200 |  0.400 | 123.500 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.000 |   2.015 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[5]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.600 |   2.015 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (15.755 ps) Hold Check with Pin mem/icache/STATE_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   72.100 (P)    0.000 (I)
            Arrival:=  -10.985        0.000

               Hold:+    0.530
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   89.545
       Launch Clock:=    0.000
          Data Path:+  105.300
              Slack:=   15.755
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset             |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.100 |  71.900 | 
     | FE_PHN1414_reset             |       |       |  R   | (net)                 |     11 |        |        |         | 
     | mem/icache/g7336/Y           |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 40.600 |  7.300 |  79.200 | 
     | mem/icache/n_51              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/FE_PHC1876_n_51/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |  4.800 | 26.100 | 105.300 | 
     | mem/icache/FE_PHN1876_n_51   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/STATE_reg[2]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 10.800 |  0.000 | 105.300 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 26.600 | -28.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 30.300 | 17.300 | -10.985 | 
     | GCLK                                               |       |           |      |                       |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |        |        |         | 
     | mem/icache/STATE_reg[2]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 11.500 |  0.100 | -10.985 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (16.184 ps) Hold Check with Pin mem/icache/STATE_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   72.100 (P)    0.000 (I)
            Arrival:=  -10.985        0.000

               Hold:+    0.501
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   89.516
       Launch Clock:=    0.000
          Data Path:+  105.700
              Slack:=   16.184
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset             |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.100 |  71.900 | 
     | FE_PHN1414_reset             |       |       |  R   | (net)                 |     11 |        |        |         | 
     | mem/icache/g7279/Y           |       | B->Y  |  R   | AO21x1_ASAP7_75t_SL   |      1 | 40.600 |  7.400 |  79.300 | 
     | mem/icache/n_77              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/FE_PHC1875_n_77/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |  4.900 | 26.400 | 105.700 | 
     | mem/icache/FE_PHN1875_n_77   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/STATE_reg[1]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 11.200 |  0.000 | 105.700 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 26.600 | -28.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 30.300 | 17.300 | -10.985 | 
     | GCLK                                               |       |           |      |                       |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |        |        |         | 
     | mem/icache/STATE_reg[1]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 11.500 |  0.100 | -10.985 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (16.284 ps) Hold Check with Pin mem/icache/STATE_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   72.100 (P)    0.000 (I)
            Arrival:=  -10.985        0.000

               Hold:+    0.501
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   89.516
       Launch Clock:=    0.000
          Data Path:+  105.800
              Slack:=   16.284
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                        |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset             |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y           |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset             |       |       |  R   | (net)                 |     11 |        |        |         | 
     | mem/icache/g7254/Y           |       | D->Y  |  R   | OR4x1_ASAP7_75t_SL    |      1 | 40.600 |  7.600 |  79.400 | 
     | mem/icache/n_78              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/FE_PHC1500_n_78/Y |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R   |      1 |  4.400 | 26.400 | 105.800 | 
     | mem/icache/FE_PHN1500_n_78   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/STATE_reg[0]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL |      1 | 11.200 |  0.000 | 105.800 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 26.600 | -28.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      3 | 30.300 | 17.300 | -10.985 | 
     | GCLK                                               |       |           |      |                       |        |        |        |         | 
     | mem/icache/CLKGATE_rc_gclk                         |       |           |  R   | (net)                 |      3 |        |        |         | 
     | mem/icache/STATE_reg[0]/CLK                        |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |      3 | 11.500 |  0.100 | -10.985 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (18.253 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   87.400 (P)    0.000 (I)
            Arrival:=    4.315        0.000

               Hold:+    9.932
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  114.247
       Launch Clock:=    0.000
          Data Path:+  132.500
              Slack:=   18.253
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 45.400 | 117.200 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/s2_to_s3_alu/g435__6131/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 96.700 | 15.300 | 132.500 | 
     | cpu/s2_to_s3_alu/n_16              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 17.800 |  0.000 | 132.500 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 20.600 | -16.185 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 14.100 | 20.500 |   4.315 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[4]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 33.500 |  2.100 |   4.315 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (20.952 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[12]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   77.700 (P)    0.000 (I)
            Arrival:=   -5.385        0.000

               Hold:+    8.433
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  103.048
       Launch Clock:=    0.000
          Data Path:+  124.000
              Slack:=   20.952
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                    |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                  |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                    |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 33.200 | 105.000 | 
     | cpu/FE_OFN0_reset                   |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g363__7098/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 89.000 | 11.600 | 116.600 | 
     | cpu/stage1/pcreg/n_17               |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1637_n_17/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.200 |  7.400 | 124.000 | 
     | cpu/stage1/pcreg/FE_PHN1637_n_17    |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[12]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.300 |  0.000 | 124.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 24.900 |  -5.385 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[12]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 41.800 |  5.200 |  -5.385 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (21.323 ps) Clock Gating Hold Check with Pin mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   54.800 (P)    0.000 (I)
            Arrival:=  -28.285        0.000

  Clock Gating Hold:+   -8.439
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   63.277
       Launch Clock:=    0.000
          Data Path:+   84.600
              Slack:=   21.323
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                                              |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                                              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                                   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 37.300 |  74.400 | 
     | FE_PHN1414_reset                                   |       |       |  F   | (net)                 |     11 |        |        |         | 
     | mem/icache/g6623/Y                                 |       | A->Y  |  R   | INVx1_ASAP7_75t_SL    |      1 | 39.200 |  6.300 |  80.700 | 
     | mem/icache/n_206                                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | mem/icache/g6621/Y                                 |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 12.100 |  3.900 |  84.600 | 
     | mem/icache/n_214                                   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | ENA   |  F   | ICGx1_ASAP7_75t_SRAM  |      1 |  7.900 |  0.100 |  84.600 | 
     | ENA                                                |       |       |      |                       |        |        |        |         | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |      |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 26.600 | -28.285 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ |       | CLK  |  R   | ICGx1_ASAP7_75t_SRAM  |      6 | 30.300 |  3.700 | -28.285 | 
     | CLK                                                |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (22.639 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[29]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.500 (P)    0.000 (I)
            Arrival:=    1.415        0.000

               Hold:+    7.246
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.661
       Launch Clock:=    0.000
          Data Path:+  131.300
              Slack:=   22.639
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 47.300 | 113.400 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g164/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.600 |  4.500 | 117.900 | 
     | cpu/stage3/csr/n_31              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1628_n_31/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 | 14.500 | 13.400 | 131.300 | 
     | cpu/stage3/csr/FE_PHN1628_n_31   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[29]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  6.500 |  0.000 | 131.300 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.400 |   1.415 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[29]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  2.000 |   1.415 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (24.452 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[10]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   77.500 (P)    0.000 (I)
            Arrival:=   -5.585        0.000

               Hold:+    8.433
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  102.848
       Launch Clock:=    0.000
          Data Path:+  127.300
              Slack:=   24.452
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                    |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                  |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                    |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 35.900 | 107.700 | 
     | cpu/FE_OFN0_reset                   |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g376__6417/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 91.100 | 12.100 | 119.800 | 
     | cpu/stage1/pcreg/n_4                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1635_n_4/Y   |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.500 |  7.500 | 127.300 | 
     | cpu/stage1/pcreg/FE_PHN1635_n_4     |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[10]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.300 |  0.000 | 127.300 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 24.700 |  -5.585 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[10]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 41.800 |  5.000 |  -5.585 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (24.643 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   88.600 (P)    0.000 (I)
            Arrival:=    5.515        0.000

               Hold:+    8.342
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  113.857
       Launch Clock:=    0.000
          Data Path:+  138.500
              Slack:=   24.643
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell         | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                      |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  F   | (arrival)            |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  F   | (net)                |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L  |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                   |       |       |  F   | (net)                |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM |     11 | 26.300 | 37.600 |  74.700 | 
     | FE_PHN1414_reset                   |       |       |  F   | (net)                |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL   |     55 | 39.200 | 48.700 | 123.400 | 
     | cpu/FE_OFN0_reset                  |       |       |  F   | (net)                |     55 |        |        |         | 
     | cpu/s2_to_s3_alu/g448__5477/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL   |      1 | 87.700 | 15.100 | 138.500 | 
     | cpu/s2_to_s3_alu/n_3               |       |       |  F   | (net)                |      1 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[1]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL |      1 |  6.400 |  0.000 | 138.500 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 20.600 | -16.185 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 14.100 | 21.700 |   5.515 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[1]/CLK               |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL  |     32 | 33.700 |  3.300 |   5.515 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (24.725 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[11]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   78.200 (P)    0.000 (I)
            Arrival:=   -4.885        0.000

               Hold:+    8.460
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  103.575
       Launch Clock:=    0.000
          Data Path:+  128.300
              Slack:=   24.725
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                     |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                               |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                    |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                  |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                    |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 36.000 | 107.800 | 
     | cpu/FE_OFN0_reset                   |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g377__5477/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 91.100 | 12.900 | 120.700 | 
     | cpu/stage1/pcreg/n_3                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1634_n_3/Y   |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  6.300 |  7.600 | 128.300 | 
     | cpu/stage1/pcreg/FE_PHN1634_n_3     |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[11]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.200 |  0.000 | 128.300 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 25.400 |  -4.885 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[11]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.000 |  5.700 |  -4.885 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (25.576 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   80.300 (P)    0.000 (I)
            Arrival:=   -2.785        0.000

               Hold:+    8.009
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.224
       Launch Clock:=    0.000
          Data Path:+  130.800
              Slack:=   25.576
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.700 | 115.500 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g368__4733/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.800 | 15.300 | 130.800 | 
     | cpu/stage1/pcreg/n_12              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[2]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.700 |  0.000 | 130.800 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 27.500 |  -2.785 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[2]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.300 |  7.800 |  -2.785 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (26.016 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[3]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   80.100 (P)    0.000 (I)
            Arrival:=   -2.985        0.000

               Hold:+    7.969
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.984
       Launch Clock:=    0.000
          Data Path:+  131.000
              Slack:=   26.016
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.700 | 115.500 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g369__6161/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.700 | 15.500 | 131.000 | 
     | cpu/stage1/pcreg/n_11              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[3]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.900 |  0.000 | 131.000 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 27.300 |  -2.985 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[3]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.300 |  7.600 |  -2.985 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (26.403 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[27]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.300 (P)    0.000 (I)
            Arrival:=    1.215        0.000

               Hold:+    7.182
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.397
       Launch Clock:=    0.000
          Data Path:+  134.800
              Slack:=   26.403
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 47.000 | 113.100 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g168/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.500 |  4.300 | 117.400 | 
     | cpu/stage3/csr/n_27              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1625_n_27/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 10.000 | 17.400 | 134.800 | 
     | cpu/stage3/csr/FE_PHN1625_n_27   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[27]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.000 |  0.000 | 134.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.200 |   1.215 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[27]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  1.800 |   1.215 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (26.579 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[8]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   77.800 (P)    0.000 (I)
            Arrival:=   -5.285        0.000

               Hold:+    8.406
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  103.121
       Launch Clock:=    0.000
          Data Path:+  129.700
              Slack:=   26.579
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 38.000 | 109.800 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g374__1666/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 93.000 | 12.300 | 122.100 | 
     | cpu/stage1/pcreg/n_6               |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1636_n_6/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.600 |  7.600 | 129.700 | 
     | cpu/stage1/pcreg/FE_PHN1636_n_6    |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[8]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.400 |  0.000 | 129.700 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 25.000 |  -5.285 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[8]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 41.800 |  5.300 |  -5.285 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (27.299 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[28]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.500 (P)    0.000 (I)
            Arrival:=    1.415        0.000

               Hold:+    7.186
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.601
       Launch Clock:=    0.000
          Data Path:+  135.900
              Slack:=   27.299
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 46.500 | 112.600 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g190/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.400 |  5.500 | 118.100 | 
     | cpu/stage3/csr/n_5              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1627_n_5/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 12.200 | 17.800 | 135.900 | 
     | cpu/stage3/csr/FE_PHN1627_n_5   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[28]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.000 |  0.000 | 135.900 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.400 |   1.415 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[28]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  2.000 |   1.415 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (27.520 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[26]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.300 (P)    0.000 (I)
            Arrival:=    1.215        0.000

               Hold:+    7.164
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.380
       Launch Clock:=    0.000
          Data Path:+  135.900
              Slack:=   27.520
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 47.000 | 113.100 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g189/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.500 |  4.700 | 117.800 | 
     | cpu/stage3/csr/n_6              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1621_n_6/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 11.900 | 18.100 | 135.900 | 
     | cpu/stage3/csr/FE_PHN1621_n_6   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[26]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.500 |  0.000 | 135.900 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.200 |   1.215 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[26]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  1.800 |   1.215 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (28.493 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[9]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.300 (P)    0.000 (I)
            Arrival:=    2.215        0.000

               Hold:+    7.192
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.407
       Launch Clock:=    0.000
          Data Path:+  137.900
              Slack:=   28.493
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.300 | 116.400 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g187/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  3.700 | 120.100 | 
     | cpu/stage3/csr/n_8              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1626_n_8/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 11.700 | 17.800 | 137.900 | 
     | cpu/stage3/csr/FE_PHN1626_n_8   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[9]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.100 |  0.000 | 137.900 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.200 |   2.215 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[9]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.800 |   2.215 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (28.502 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[8]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.900 (P)    0.000 (I)
            Arrival:=    1.815        0.000

               Hold:+    7.183
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.998
       Launch Clock:=    0.000
          Data Path:+  137.500
              Slack:=   28.502
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 49.900 | 116.000 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g173/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  3.300 | 119.300 | 
     | cpu/stage3/csr/n_22              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1624_n_22/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 12.700 | 18.200 | 137.500 | 
     | cpu/stage3/csr/FE_PHN1624_n_22   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[8]/D      |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  8.300 |  0.000 | 137.500 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.800 |   1.815 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[8]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.400 |   1.815 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (29.538 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[7]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   79.900 (P)    0.000 (I)
            Arrival:=   -3.185        0.000

               Hold:+    8.447
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.262
       Launch Clock:=    0.000
          Data Path:+  134.800
              Slack:=   29.538
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.500 | 115.300 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g373__2346/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.700 | 12.000 | 127.300 | 
     | cpu/stage1/pcreg/n_7               |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1639_n_7/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.200 |  7.500 | 134.800 | 
     | cpu/stage1/pcreg/FE_PHN1639_n_7    |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[7]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.300 |  0.000 | 134.800 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 27.100 |  -3.185 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[7]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.200 |  7.400 |  -3.185 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (29.555 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[10]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.900 (P)    0.000 (I)
            Arrival:=    1.815        0.000

               Hold:+    7.830
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.645
       Launch Clock:=    0.000
          Data Path:+  139.200
              Slack:=   29.555
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.900 | 118.000 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g177/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  0.400 | 118.400 | 
     | cpu/stage3/csr/FE_PHN1623_n_18   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1623_n_18/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 |  9.600 | 20.800 | 139.200 | 
     | cpu/stage3/csr/n_18              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[10]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 12.700 |  0.500 | 139.200 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.800 |   1.815 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[10]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.400 |   1.815 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (29.659 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[9]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   79.200 (P)    0.000 (I)
            Arrival:=   -3.885        0.000

               Hold:+    8.426
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.541
       Launch Clock:=    0.000
          Data Path:+  134.200
              Slack:=   29.659
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.100 | 114.900 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g375__7410/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.700 | 11.800 | 126.700 | 
     | cpu/stage1/pcreg/n_5               |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1638_n_5/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.000 |  7.500 | 134.200 | 
     | cpu/stage1/pcreg/FE_PHN1638_n_5    |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[9]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.400 |  0.000 | 134.200 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 26.400 |  -3.885 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[9]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.100 |  6.700 |  -3.885 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (29.758 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[6]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   80.000 (P)    0.000 (I)
            Arrival:=   -3.085        0.000

               Hold:+    8.426
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.342
       Launch Clock:=    0.000
          Data Path:+  135.100
              Slack:=   29.758
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.600 | 115.400 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g372__2883/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.700 | 12.100 | 127.500 | 
     | cpu/stage1/pcreg/n_8               |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1641_n_8/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.300 |  7.600 | 135.100 | 
     | cpu/stage1/pcreg/FE_PHN1641_n_8    |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[6]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.500 |  0.000 | 135.100 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 27.200 |  -3.085 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[6]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.300 |  7.500 |  -3.085 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (29.906 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[16]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.900 (P)    0.000 (I)
            Arrival:=    1.815        0.000

               Hold:+    8.079
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.895
       Launch Clock:=    0.000
          Data Path:+  139.800
              Slack:=   29.906
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.900 | 118.000 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g181/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  0.400 | 118.400 | 
     | cpu/stage3/csr/FE_PHN1622_n_14   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1622_n_14/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 |  9.300 | 21.400 | 139.800 | 
     | cpu/stage3/csr/n_14              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[16]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 13.600 |  0.700 | 139.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.800 |   1.815 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[16]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.400 |   1.815 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (29.999 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[5]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   79.400 (P)    0.000 (I)
            Arrival:=   -3.685        0.000

               Hold:+    8.386
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.701
       Launch Clock:=    0.000
          Data Path:+  134.700
              Slack:=   29.999
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.300 | 115.100 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g371__9945/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.700 | 11.900 | 127.000 | 
     | cpu/stage1/pcreg/n_9               |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1640_n_9/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  5.100 |  7.700 | 134.700 | 
     | cpu/stage1/pcreg/FE_PHN1640_n_9    |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[5]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.800 |  0.000 | 134.700 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 26.600 |  -3.685 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[5]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.100 |  6.900 |  -3.685 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (30.070 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.600 (P)    0.000 (I)
            Arrival:=    1.515        0.000

               Hold:+    7.215
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.730
       Launch Clock:=    0.000
          Data Path:+  138.800
              Slack:=   30.070
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.200 | 117.300 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g165/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  0.200 | 117.500 | 
     | cpu/stage3/csr/n_30              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1987_n_30/Y |       | A->Y  |  F   | BUFx3_ASAP7_75t_SL    |      1 |  8.300 |  7.300 | 124.800 | 
     | cpu/stage3/csr/FE_PHN1987_n_30   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1629_n_30/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL  |      1 |  4.000 | 14.000 | 138.800 | 
     | cpu/stage3/csr/FE_PHN1629_n_30   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[0]/D      |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 10.400 |  0.400 | 138.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.500 |   1.515 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[0]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.100 |   1.515 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (30.399 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[13]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.900 (P)    0.000 (I)
            Arrival:=    1.815        0.000

               Hold:+    7.886
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.701
       Launch Clock:=    0.000
          Data Path:+  140.100
              Slack:=   30.399
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.700 | 117.800 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g188/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.900 |  0.400 | 118.200 | 
     | cpu/stage3/csr/FE_PHN1582_n_7   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1582_n_7/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL  |      1 | 14.100 | 21.900 | 140.100 | 
     | cpu/stage3/csr/n_7              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[13]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 12.900 |  0.400 | 140.100 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.800 |   1.815 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[13]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.400 |   1.815 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (31.379 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   79.600 (P)    0.000 (I)
            Arrival:=   -3.485        0.000

               Hold:+    8.406
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.921
       Launch Clock:=    0.000
          Data Path:+  136.300
              Slack:=   31.379
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 33.700 |  33.800 | 
     | FE_PHN1770_reset                   |       |       |  R   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  R   | BUFx4_ASAP7_75t_SRAM  |     11 | 29.300 | 38.000 |  71.800 | 
     | FE_PHN1414_reset                   |       |       |  R   | (net)                 |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL    |     55 | 40.600 | 43.400 | 115.200 | 
     | cpu/FE_OFN0_reset                  |       |       |  R   | (net)                 |     55 |        |        |         | 
     | cpu/stage1/pcreg/g370__9315/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL |      1 | 95.700 | 13.200 | 128.400 | 
     | cpu/stage1/pcreg/n_10              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1642_n_10/Y |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL  |      1 |  6.300 |  7.900 | 136.300 | 
     | cpu/stage1/pcreg/FE_PHN1642_n_10   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  5.700 |  0.000 | 136.300 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00124/Y                              |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      6 | 15.700 | 24.600 | -30.285 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 29.800 | 26.800 |  -3.485 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[4]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 42.200 |  7.100 |  -3.485 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (32.294 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[23]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.000 (P)    0.000 (I)
            Arrival:=    0.915        0.000

               Hold:+    7.591
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.506
       Launch Clock:=    0.000
          Data Path:+  140.800
              Slack:=   32.294
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 48.500 | 114.600 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g176/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  1.100 | 115.700 | 
     | cpu/stage3/csr/n_19              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1610_n_19/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 |  8.700 | 25.100 | 140.800 | 
     | cpu/stage3/csr/FE_PHN1610_n_19   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[23]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 11.900 |  0.200 | 140.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 19.900 |   0.915 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[23]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  1.500 |   0.915 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (32.767 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   88.500 (P)    0.000 (I)
            Arrival:=    5.415        0.000

               Hold:+    8.418
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  113.833
       Launch Clock:=    0.000
          Data Path:+  146.600
              Slack:=   32.767
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |         Cell         | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                      |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+----------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  F   | (arrival)            |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                              |       |       |  F   | (net)                |      1 |        |        |         | 
     | FE_PHC1770_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L  |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                   |       |       |  F   | (net)                |      1 |        |        |         | 
     | FE_PHC1414_reset/Y                 |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM |     11 | 26.300 | 37.600 |  74.700 | 
     | FE_PHN1414_reset                   |       |       |  F   | (net)                |     11 |        |        |         | 
     | cpu/FE_OFC0_reset/Y                |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL   |     55 | 39.200 | 48.700 | 123.400 | 
     | cpu/FE_OFN0_reset                  |       |       |  F   | (net)                |     55 |        |        |         | 
     | cpu/s2_to_s3_alu/g449__2398/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL   |      1 | 87.700 | 14.900 | 138.300 | 
     | cpu/s2_to_s3_alu/n_2               |       |       |  F   | (net)                |      1 |        |        |         | 
     | cpu/s2_to_s3_alu/FE_PHC1630_n_2/Y  |       | A->Y  |  F   | HB1xp67_ASAP7_75t_L  |      1 |  4.000 |  8.300 | 146.600 | 
     | cpu/s2_to_s3_alu/FE_PHN1630_n_2    |       |       |  F   | (net)                |      1 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[0]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL |      1 |  5.800 |  0.000 | 146.600 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 18.100 | -36.785 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00126/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 21.900 | 20.600 | -16.185 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      4 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 14.100 | 21.600 |   5.415 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[0]/CLK               |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL  |     32 | 33.700 |  3.200 |   5.415 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (33.632 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[24]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   83.600 (P)    0.000 (I)
            Arrival:=    0.515        0.000

               Hold:+    7.853
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.368
       Launch Clock:=    0.000
          Data Path:+  142.000
              Slack:=   33.632
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 48.500 | 114.600 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g186/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.800 |  1.300 | 115.900 | 
     | cpu/stage3/csr/n_9              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1614_n_9/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 |  9.700 | 26.100 | 142.000 | 
     | cpu/stage3/csr/FE_PHN1614_n_9   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[24]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 12.900 |  0.400 | 142.000 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 19.500 |   0.515 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[24]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.200 |  1.100 |   0.515 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET (34.075 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[15]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.100 (P)    0.000 (I)
            Arrival:=    1.015        0.000

               Hold:+    7.710
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.725
       Launch Clock:=    0.000
          Data Path:+  142.800
              Slack:=   34.075
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.000 | 116.100 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g180/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  1.200 | 117.300 | 
     | cpu/stage3/csr/FE_PHN1616_n_15   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1616_n_15/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 | 10.200 | 25.500 | 142.800 | 
     | cpu/stage3/csr/n_15              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[15]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 12.300 |  0.200 | 142.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.000 |   1.015 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[15]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  1.600 |   1.015 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET (34.076 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[25]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.300 (P)    0.000 (I)
            Arrival:=    1.215        0.000

               Hold:+    7.108
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.324
       Launch Clock:=    0.000
          Data Path:+  142.400
              Slack:=   34.076
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 47.500 | 113.600 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g167/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.600 |  5.000 | 118.600 | 
     | cpu/stage3/csr/n_28              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1613_n_28/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 | 13.100 | 23.800 | 142.400 | 
     | cpu/stage3/csr/FE_PHN1613_n_28   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[25]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  9.700 |  0.000 | 142.400 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.200 |   1.215 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[25]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  1.800 |   1.215 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET (34.970 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[11]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   85.100 (P)    0.000 (I)
            Arrival:=    2.015        0.000

               Hold:+    7.115
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.130
       Launch Clock:=    0.000
          Data Path:+  144.100
              Slack:=   34.970
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                           |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y              |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.300 | 116.400 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g192/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  3.800 | 120.200 | 
     | cpu/stage3/csr/n_3              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1619_n_3/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 | 13.100 | 23.900 | 144.100 | 
     | cpu/stage3/csr/FE_PHN1619_n_3   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[11]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  9.900 |  0.000 | 144.100 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 21.000 |   2.015 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[11]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.500 |  2.600 |   2.015 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET (35.282 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[21]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=    0.415        0.000

               Hold:+    7.103
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.518
       Launch Clock:=    0.000
          Data Path:+  142.800
              Slack:=   35.282
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 49.100 | 115.200 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g175/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 94.700 |  3.900 | 119.100 | 
     | cpu/stage3/csr/n_20              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1618_n_20/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 | 12.200 | 23.700 | 142.800 | 
     | cpu/stage3/csr/FE_PHN1618_n_20   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[21]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 |  9.800 |  0.000 | 142.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 19.400 |   0.415 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[21]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.200 |  1.000 |   0.415 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET (35.457 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[22]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   83.800 (P)    0.000 (I)
            Arrival:=    0.715        0.000

               Hold:+    8.327
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.043
       Launch Clock:=    0.000
          Data Path:+  144.500
              Slack:=   35.457
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 49.500 | 115.600 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g185/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  1.600 | 117.200 | 
     | cpu/stage3/csr/n_10              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1615_n_10/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 |  9.800 | 27.300 | 144.500 | 
     | cpu/stage3/csr/FE_PHN1615_n_10   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[22]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.600 |  0.600 | 144.500 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 19.700 |   0.715 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[22]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  1.300 |   0.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET (35.839 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[20]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   83.800 (P)    0.000 (I)
            Arrival:=    0.715        0.000

               Hold:+    8.246
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.961
       Launch Clock:=    0.000
          Data Path:+  144.800
              Slack:=   35.839
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 50.400 | 116.500 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g184/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  1.300 | 117.800 | 
     | cpu/stage3/csr/n_11              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1620_n_11/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 |  9.500 | 27.000 | 144.800 | 
     | cpu/stage3/csr/FE_PHN1620_n_11   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[20]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.400 |  0.500 | 144.800 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 19.700 |   0.715 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[20]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  1.300 |   0.715 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET (36.353 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[14]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.085        0.000
        Net Latency:+   84.100 (P)    0.000 (I)
            Arrival:=    1.015        0.000

               Hold:+    8.232
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  109.247
       Launch Clock:=    0.000
          Data Path:+  145.600
              Slack:=   36.353
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+-----------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)             |      1 |  4.000 |  0.100 |   0.100 | 
     | reset                            |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1770_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L   |      1 |  4.000 | 37.000 |  37.100 | 
     | FE_PHN1770_reset                 |       |       |  F   | (net)                 |      1 |        |        |         | 
     | FE_PHC1414_reset/Y               |       | A->Y  |  F   | BUFx4_ASAP7_75t_SRAM  |     11 | 26.300 | 29.000 |  66.100 | 
     | FE_PHN1414_reset                 |       |       |  F   | (net)                 |     11 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L     |     32 | 34.000 | 51.100 | 117.200 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/g179/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL |      1 | 95.000 |  1.400 | 118.600 | 
     | cpu/stage3/csr/FE_PHN1617_n_16   |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1617_n_16/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL  |      1 | 10.400 | 27.000 | 145.600 | 
     | cpu/stage3/csr/n_16              |       |       |  F   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[14]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL |      1 | 14.200 |  0.500 | 145.600 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 10.900 | -72.185 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_a_buf_00134/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      5 | 24.800 | 17.300 | -54.885 | 
     | CTS_4                                              |       |           |  R   | (net)                 |      5 |        |        |         | 
     | CTS_ccl_a_buf_00131/Y                              |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      4 | 15.700 | 16.200 | -38.685 | 
     | CTS_3                                              |       |           |  R   | (net)                 |      4 |        |        |         | 
     | CTS_ccl_a_buf_00128/Y                              |       | A->Y      |  R   | BUFx3_ASAP7_75t_SRAM  |      2 | 16.700 | 19.700 | -18.985 | 
     | CTS_2                                              |       |           |  R   | (net)                 |      2 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 15.000 | 20.000 |   1.015 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[14]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  1.600 |   1.015 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 

