Generated by Fabric Compiler ( version 2020.3-Lite <build 71107> ) at Thu Nov  3 20:55:06 2022


Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF_C                   369 uses
GTP_DFF_CE                 1426 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     6 uses
GTP_DFF_RE                    4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                    496 uses
GTP_LUT3                    327 uses
GTP_LUT4                    491 uses
GTP_LUT5                   1215 uses
GTP_LUT5CARRY               603 uses
GTP_LUT5M                  1649 uses
GTP_MUX2LUT6                522 uses
GTP_MUX2LUT7                161 uses
GTP_MUX2LUT8                 64 uses

I/O ports: 11
GTP_INBUF                   6 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 4788 of 17536 (27.30%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 4788
Total Registers: 2900 of 26304 (11.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 96
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[10])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[11])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[12])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[13])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[14])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[15])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[16])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[17])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[18])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[19])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[1])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[20])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[21])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[22])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[23])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[24])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[25])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[26])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[27])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[28])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[29])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[2])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[30])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[31])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[3])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[4])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[5])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[6])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[7])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[8])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[9])      : 32
  CLK(nt_clk), CE(u_jtag_top.u_jtag_dm.N486)       : 40
  CLK(nt_jtag_TCK), CE(u_jtag_top.u_jtag_driver.N231)    : 40
  CLK(nt_clk), C(~nt_rst_ext_i)                    : 2
  CLK(nt_clk), CP(~jtag_rst_n)                     : 16
      CLK(nt_clk), C(~jtag_rst_n)                  : 14
      CLK(nt_clk), P(~jtag_rst_n)                  : 2
  CLK(nt_jtag_TCK), CP(~jtag_rst_n)                : 30
      CLK(nt_jtag_TCK), C(~jtag_rst_n)             : 26
      CLK(nt_jtag_TCK), P(~jtag_rst_n)             : 4
  CLK(nt_clk), CP(u_ram.ram222.rst)                : 330
      CLK(nt_clk), C(u_ram.ram222.rst)             : 327
      CLK(nt_clk), P(u_ram.ram222.rst)             : 3
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)        : 2
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)     : 1
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)     : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226)   : 3
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)        : 3
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)     : 2
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)     : 1
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)        : 4
      CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 3
      CLK(nt_clk), P(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N464)      : 4
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N488)      : 4
  CLK(nt_clk), C(u_ram.ram222.rst), CE(~u_rom.rom111.U_ipml_spram_ram1.wr_en_ff)       : 4
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N157)           : 5
      CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N157)  : 4
      CLK(nt_clk), P(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N157)  : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N124)      : 6
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N146)     : 6
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N133)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N150)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N166)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N182)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N216)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N155)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N172)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N188)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N204)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N45)       : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N502)      : 8
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(uart_0.N514)           : 8
      CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N514)  : 4
      CLK(nt_clk), P(u_ram.ram222.rst), CE(uart_0.N514)  : 4
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(uart_0.N531)           : 8
      CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N531)  : 7
      CLK(nt_clk), P(u_ram.ram222.rst), CE(uart_0.N531)  : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.rx_recv_over)    : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.tx_start)  : 8
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N392)   : 20
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N103)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N107)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N110)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N113)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N116)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N119)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_ifu.N42)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_ifu.pc_ena)      : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N345)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N417)   : 32
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)        : 32
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)     : 28
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)     : 4
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N456)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N475)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N550)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.state_2)      : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200)   : 33
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N154)      : 37
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.tx.N70)       : 38
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.rx_valid)  : 38
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.rx.N52)    : 39
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.N233)      : 40
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.tx.N70)    : 40
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.rx.N52)       : 41
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214)   : 63
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul)     : 64
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_idu_exu.en)      : 217
  CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.N266)    : 1
  CLK(nt_clk), R(jtag_reset_req_o)                 : 5
  CLK(~nt_jtag_TCK), RS(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 1


Number of DFF:CE Signals : 90
  u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)       : 2
  u_jtag_top.u_jtag_dm.N481(from GTP_LUT4:Z)       : 3
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226(from GTP_DFF_PE:Q)    : 3
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193(from GTP_LUT4:Z)      : 4
  uart_0.N464(from GTP_LUT3:Z)                     : 4
  uart_0.N488(from GTP_LUT2:Z)                     : 4
  ~u_rom.rom111.U_ipml_spram_ram1.wr_en_ff(from GTP_INV:Z)     : 4
  u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)     : 5
  u_tinyriscv_core.u_clint.N157(from GTP_LUT5:Z)   : 5
  gpio_0.N124(from GTP_LUT2:Z)                     : 6
  timer_0.N146(from GTP_LUT4:Z)                    : 6
  gpio_0.N133(from GTP_LUT4:Z)                     : 8
  gpio_0.N150(from GTP_LUT5:Z)                     : 8
  gpio_0.N166(from GTP_LUT5:Z)                     : 8
  gpio_0.N182(from GTP_LUT5:Z)                     : 8
  gpio_0.N216(from GTP_LUT3:Z)                     : 8
  timer_0.N155(from GTP_LUT5:Z)                    : 8
  timer_0.N172(from GTP_LUT3:Z)                    : 8
  timer_0.N188(from GTP_LUT3:Z)                    : 8
  timer_0.N204(from GTP_LUT3:Z)                    : 8
  uart_0.N45(from GTP_LUT5:Z)                      : 8
  uart_0.N502(from GTP_LUT3:Z)                     : 8
  uart_0.N514(from GTP_LUT4:Z)                     : 8
  uart_0.N531(from GTP_LUT5:Z)                     : 8
  uart_0.rx_recv_over(from GTP_LUT2:Z)             : 8
  uart_0.tx_start(from GTP_LUT3:Z)                 : 8
  u_jtag_top.u_jtag_dm.N392(from GTP_LUT5:Z)       : 20
  u_jtag_top.u_jtag_dm.N345(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N417(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N443(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N456(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N475(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N550(from GTP_LUT3:Z)       : 32
  u_jtag_top.u_jtag_dm.state_2(from GTP_DFF_CE:Q)  : 32
  u_tinyriscv_core.u_csr_reg.N103(from GTP_LUT4:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N107(from GTP_LUT3:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N110(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N113(from GTP_LUT4:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N116(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N119(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237(from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[10](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[11](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[12](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[13](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[14](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[15](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[16](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[17](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[18](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[19](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[1](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[20](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[21](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[22](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[23](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[24](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[25](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[26](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[27](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[28](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[29](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[2](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[30](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[31](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[3](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[4](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[5](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[6](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[7](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[8](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[9](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_ifu.N42(from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_ifu.pc_ena(from GTP_LUT4:Z)   : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200(from GTP_LUT5M:Z)     : 33
  u_tinyriscv_core.u_clint.N154(from GTP_LUT4:Z)   : 37
  u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)     : 38
  u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)   : 38
  u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)       : 39
  u_jtag_top.u_jtag_dm.N486(from GTP_LUT3:Z)       : 40
  u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)   : 40
  u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)   : 40
  u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)       : 40
  u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)     : 41
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214(from GTP_LUT3:Z)      : 63
  u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul(from GTP_LUT5:Z)  : 64
  u_tinyriscv_core.u_idu_exu.en(from GTP_LUT2:Z)   : 217

Number of DFF:CLK Signals : 3
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  nt_clk(from GTP_INBUF:O)                         : 2667

Number of DFF:CP Signals : 3
  ~nt_rst_ext_i(from GTP_INV:Z)                    : 2
  ~jtag_rst_n(from GTP_INV:Z)                      : 531
  u_ram.ram222.rst(from GTP_LUT2:Z)                : 1284

Number of DFF:RS Signals : 3
  u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)   : 1
  jtag_reset_req_o(from GTP_DFF_C:Q)               : 5
  u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)      : 5

Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                              | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tinyriscv_soc_top                             | 4788     | 2900     | 0                   | 4       | 48      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 11     | 0           | 0           | 0            | 0        | 603           | 522          | 161          | 64           | 0       | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_rib                                       | 426      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 48           | 15           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + gpio_0                                      | 50       | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                                 | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + timer_0                                     | 99       | 105      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_jtag_top                                  | 611      | 617      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 35           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_dm                                 | 433      | 384      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 32            | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                      | 43       | 44       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                      | 43       | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_jtag_driver                             | 178      | 233      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 3            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + tx                                      | 46       | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rx                                      | 41       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ram                                       | 66       | 4        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ram222                                    | 64       | 3        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_ram2                       | 64       | 3        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                                 | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rom                                       | 138      | 10       | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 16           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rom111                                    | 136      | 9        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 16           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_spram_ram1                       | 136      | 9        | 0                   | 0       | 32      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 64           | 16           | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                                 | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rst_ctrl                                  | 0        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ext_rst_sync                              | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ticks_sync[1].dp_is_not_0.rst_0_dff     | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ticks_sync[0].dp_is_0.rst_0_dff         | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_tinyriscv_core                            | 3250     | 1943     | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 475           | 342          | 130          | 64           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pipe_ctrl                               | 4        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_idu                                     | 94       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_csr_reg                                 | 290      | 256      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clint                                   | 52       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + if_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + id_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ex_state_dff                            | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_exu                                     | 1835     | 298      | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 375           | 50           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_mem                               | 165      | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 18           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_dispatch                          | 55       | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_commit                            | 125      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_alu_datapath                      | 677      | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 79            | 31           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_exu_muldiv                            | 713      | 297      | 0                   | 4       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 296           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_divider                             | 438      | 232      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 172           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_ready_ff                          | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_op2_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mul_op1_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gpr_reg                                 | 662      | 992      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 256          | 128          | 64           | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[31].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[30].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[29].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[28].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[27].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[26].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[25].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[24].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[23].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[22].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[21].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[20].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[19].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[18].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[17].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[16].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[15].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[14].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[13].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[12].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[11].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[10].not_x0.rf_dff                | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[9].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[8].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[7].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[6].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[5].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[4].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[3].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[2].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + gpr_rw[1].not_x0.rf_dff                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_idu_exu                                 | 179      | 153      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 4            | 2            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rs2_rdata_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rs1_rdata_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_we_ff                                | 0        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_waddr_ff                             | 0        | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_ff                                   | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + info_bus_ff                             | 0        | 19       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + imm_ff                                  | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ifu                                     | 70       | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 32           | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + pc_dff                                  | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ifu_idu                                 | 64       | 64       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_ff                                 | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + inst_addr_ff                            | 0        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_0                                      | 145      | 133      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vld_rdy                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + vld_dff                                 | 1        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2763           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      47.689 MHz         20.000         20.969         -0.969
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.969    -792.199           1314           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.692       0.000              0           1724
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.630       0.000              0           1724
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.982       0.000              0           2763
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[26]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=253)      1.526       5.617         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.188       5.805 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=115)      1.080       6.885         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N100_7/I4 (GTP_LUT5)
                                   td                    0.174       7.059 f       u_tinyriscv_core/u_csr_reg/N100_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.429         u_tinyriscv_core/u_csr_reg/_N15698
                                                                                   u_tinyriscv_core/u_csr_reg/N100_8/I4 (GTP_LUT5)
                                   td                    0.174       7.603 f       u_tinyriscv_core/u_csr_reg/N100_8/Z (GTP_LUT5)
                                   net (fanout=18)       0.665       8.268         u_tinyriscv_core/u_csr_reg/_N14018
                                                                                   u_tinyriscv_core/u_csr_reg/N101_10/I4 (GTP_LUT5)
                                   td                    0.174       8.442 f       u_tinyriscv_core/u_csr_reg/N101_10/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       9.190         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/I3 (GTP_LUT4)
                                   td                    0.174       9.364 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.734         u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/I4 (GTP_LUT5)
                                   td                    0.174       9.908 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.278         u_tinyriscv_core/u_csr_reg/_N15825
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I2 (GTP_LUT3)
                                   td                    0.213      10.491 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      10.973         u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.147 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=99)       1.016      12.163         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      12.337 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      12.848         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.239      13.087 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.457         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/I0 (GTP_LUT5)
                                   td                    0.174      13.631 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.001         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      14.283 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.827 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.197         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8280
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3729
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=89)       0.976      16.408         _N3793           
                                                                                   u_tinyriscv_core/u_clint/N29_6[0]_2/I1 (GTP_LUT5M)
                                   td                    0.282      16.690 r       u_tinyriscv_core/u_clint/N29_6[0]_2/Z (GTP_LUT5M)
                                   net (fanout=7)        0.568      17.258         _N9969           
                                                                                   u_tinyriscv_core/u_ifu/N44_8/I1 (GTP_LUT2)
                                   td                    0.174      17.432 f       u_tinyriscv_core/u_ifu/N44_8/Z (GTP_LUT2)
                                   net (fanout=18)       0.665      18.097         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N351/I1 (GTP_LUT5M)
                                   td                    0.282      18.379 r       u_rib/N351/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511      18.890         u_rib/N351       
                                                                                   u_rib/N355/I3 (GTP_LUT4)
                                   td                    0.208      19.098 f       u_rib/N355/Z (GTP_LUT4)
                                   net (fanout=90)       0.980      20.078         u_rib/slave_sel [0]
                                                                                   u_rib/N127_15/I1 (GTP_LUT5M)
                                   td                    0.282      20.360 r       u_rib/N127_15/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.730         u_rib/N127 [15]  
                                                                                   u_rib/N169_47_4/I4 (GTP_LUT5)
                                   td                    0.174      20.904 f       u_rib/N169_47_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      21.274         u_rib/_N15740    
                                                                                   u_rib/N169_47_5/I1 (GTP_LUT5)
                                   td                    0.174      21.448 f       u_rib/N169_47_5/Z (GTP_LUT5)
                                   net (fanout=10)       0.605      22.053         u_rib/mux_s_data [15]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lh_res_1[16]/ID (GTP_LUT5M)
                                   td                    0.235      22.288 f       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_1[16]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.658         u_tinyriscv_core/u_exu/u_exu_mem/_N2835
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/I0 (GTP_LUT5)
                                   td                    0.260      22.918 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/Z (GTP_LUT5)
                                   net (fanout=57)       0.848      23.766         _N2931           
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[26]/I1 (GTP_LUT5M)
                                   td                    0.282      24.048 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[26]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      24.489         u_tinyriscv_core/dbus_data_o [26]
                                                                                   u_tinyriscv_core/u_idu_exu/N14[26]/I3 (GTP_LUT4)
                                   td                    0.164      24.653 r       u_tinyriscv_core/u_idu_exu/N14[26]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      24.653         u_tinyriscv_core/u_idu_exu/i_rs2_rdata [26]
                                                                           r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[26]/D (GTP_DFF_CE)

 Data arrival time                                                  24.653         Logic Levels: 26 
                                                                                   Logic: 5.565ns(26.643%), Route: 15.322ns(73.357%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[26]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.032      23.684                          

 Data required time                                                 23.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.684                          
 Data arrival time                                                 -24.653                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=253)      1.526       5.617         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.188       5.805 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=115)      1.080       6.885         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N100_7/I4 (GTP_LUT5)
                                   td                    0.174       7.059 f       u_tinyriscv_core/u_csr_reg/N100_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.429         u_tinyriscv_core/u_csr_reg/_N15698
                                                                                   u_tinyriscv_core/u_csr_reg/N100_8/I4 (GTP_LUT5)
                                   td                    0.174       7.603 f       u_tinyriscv_core/u_csr_reg/N100_8/Z (GTP_LUT5)
                                   net (fanout=18)       0.665       8.268         u_tinyriscv_core/u_csr_reg/_N14018
                                                                                   u_tinyriscv_core/u_csr_reg/N101_10/I4 (GTP_LUT5)
                                   td                    0.174       8.442 f       u_tinyriscv_core/u_csr_reg/N101_10/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       9.190         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/I3 (GTP_LUT4)
                                   td                    0.174       9.364 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.734         u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/I4 (GTP_LUT5)
                                   td                    0.174       9.908 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.278         u_tinyriscv_core/u_csr_reg/_N15825
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I2 (GTP_LUT3)
                                   td                    0.213      10.491 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      10.973         u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.147 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=99)       1.016      12.163         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      12.337 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      12.848         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.239      13.087 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.457         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/I0 (GTP_LUT5)
                                   td                    0.174      13.631 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.001         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      14.283 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.827 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.197         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8280
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3729
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=89)       0.976      16.408         _N3793           
                                                                                   u_tinyriscv_core/u_clint/N29_6[0]_2/I1 (GTP_LUT5M)
                                   td                    0.282      16.690 r       u_tinyriscv_core/u_clint/N29_6[0]_2/Z (GTP_LUT5M)
                                   net (fanout=7)        0.568      17.258         _N9969           
                                                                                   u_tinyriscv_core/u_ifu/N44_8/I1 (GTP_LUT2)
                                   td                    0.174      17.432 f       u_tinyriscv_core/u_ifu/N44_8/Z (GTP_LUT2)
                                   net (fanout=18)       0.665      18.097         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N351/I1 (GTP_LUT5M)
                                   td                    0.282      18.379 r       u_rib/N351/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511      18.890         u_rib/N351       
                                                                                   u_rib/N355/I3 (GTP_LUT4)
                                   td                    0.208      19.098 f       u_rib/N355/Z (GTP_LUT4)
                                   net (fanout=90)       0.980      20.078         u_rib/slave_sel [0]
                                                                                   u_rib/N127_13/I1 (GTP_LUT5M)
                                   td                    0.282      20.360 r       u_rib/N127_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.730         u_rib/N127 [13]  
                                                                                   u_rib/N169_45_4/I4 (GTP_LUT5)
                                   td                    0.174      20.904 f       u_rib/N169_45_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      21.274         u_rib/_N15734    
                                                                                   u_rib/N169_45_5/I4 (GTP_LUT5)
                                   td                    0.174      21.448 f       u_rib/N169_45_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      22.030         u_rib/mux_s_data [13]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/I4 (GTP_LUT5)
                                   td                    0.174      22.204 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      22.686         u_tinyriscv_core/u_exu/u_exu_mem/_N2728
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/I3 (GTP_LUT4)
                                   td                    0.174      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      22.860         u_tinyriscv_core/u_exu/u_exu_mem/_N2920
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      23.413         _N2984           
                                                                                   u_rib/N219_47/I0 (GTP_LUT5M)
                                   td                    0.239      23.652 f       u_rib/N219_47/Z (GTP_LUT5M)
                                   net (fanout=16)       1.063      24.715         s0_data_o[5]     
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)

 Data arrival time                                                  24.715         Logic Levels: 26 
                                                                                   Logic: 5.211ns(24.875%), Route: 15.738ns(75.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=253)      1.526       5.617         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.188       5.805 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=115)      1.080       6.885         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N100_7/I4 (GTP_LUT5)
                                   td                    0.174       7.059 f       u_tinyriscv_core/u_csr_reg/N100_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.429         u_tinyriscv_core/u_csr_reg/_N15698
                                                                                   u_tinyriscv_core/u_csr_reg/N100_8/I4 (GTP_LUT5)
                                   td                    0.174       7.603 f       u_tinyriscv_core/u_csr_reg/N100_8/Z (GTP_LUT5)
                                   net (fanout=18)       0.665       8.268         u_tinyriscv_core/u_csr_reg/_N14018
                                                                                   u_tinyriscv_core/u_csr_reg/N101_10/I4 (GTP_LUT5)
                                   td                    0.174       8.442 f       u_tinyriscv_core/u_csr_reg/N101_10/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       9.190         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/I3 (GTP_LUT4)
                                   td                    0.174       9.364 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.734         u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/I4 (GTP_LUT5)
                                   td                    0.174       9.908 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.278         u_tinyriscv_core/u_csr_reg/_N15825
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I2 (GTP_LUT3)
                                   td                    0.213      10.491 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      10.973         u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.147 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=99)       1.016      12.163         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      12.337 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      12.848         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.239      13.087 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.457         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/I0 (GTP_LUT5)
                                   td                    0.174      13.631 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.001         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      14.283 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.827 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.197         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8280
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3729
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=89)       0.976      16.408         _N3793           
                                                                                   u_tinyriscv_core/u_clint/N29_6[0]_2/I1 (GTP_LUT5M)
                                   td                    0.282      16.690 r       u_tinyriscv_core/u_clint/N29_6[0]_2/Z (GTP_LUT5M)
                                   net (fanout=7)        0.568      17.258         _N9969           
                                                                                   u_tinyriscv_core/u_ifu/N44_8/I1 (GTP_LUT2)
                                   td                    0.174      17.432 f       u_tinyriscv_core/u_ifu/N44_8/Z (GTP_LUT2)
                                   net (fanout=18)       0.665      18.097         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N351/I1 (GTP_LUT5M)
                                   td                    0.282      18.379 r       u_rib/N351/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511      18.890         u_rib/N351       
                                                                                   u_rib/N355/I3 (GTP_LUT4)
                                   td                    0.208      19.098 f       u_rib/N355/Z (GTP_LUT4)
                                   net (fanout=90)       0.980      20.078         u_rib/slave_sel [0]
                                                                                   u_rib/N127_13/I1 (GTP_LUT5M)
                                   td                    0.282      20.360 r       u_rib/N127_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.730         u_rib/N127 [13]  
                                                                                   u_rib/N169_45_4/I4 (GTP_LUT5)
                                   td                    0.174      20.904 f       u_rib/N169_45_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      21.274         u_rib/_N15734    
                                                                                   u_rib/N169_45_5/I4 (GTP_LUT5)
                                   td                    0.174      21.448 f       u_rib/N169_45_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      22.030         u_rib/mux_s_data [13]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/I4 (GTP_LUT5)
                                   td                    0.174      22.204 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      22.686         u_tinyriscv_core/u_exu/u_exu_mem/_N2728
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/I3 (GTP_LUT4)
                                   td                    0.174      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      22.860         u_tinyriscv_core/u_exu/u_exu_mem/_N2920
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      23.413         _N2984           
                                                                                   u_rib/N219_47/I0 (GTP_LUT5M)
                                   td                    0.239      23.652 f       u_rib/N219_47/Z (GTP_LUT5M)
                                   net (fanout=16)       1.063      24.715         s0_data_o[5]     
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)

 Data arrival time                                                  24.715         Logic Levels: 26 
                                                                                   Logic: 5.211ns(24.875%), Route: 15.738ns(75.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[32]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[32]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[32]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[32]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [32]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[32]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[32]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [1]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [2]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N5158
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N13890
                                                                                   u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N5158
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N13890
                                                                                   u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N5158
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N13890
                                                                                   u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       6.185         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.349 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553       9.902         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.902         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       6.185         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.349 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553       9.902         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.902         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       6.185         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.349 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553       9.902         gpio_0/N9        
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.902         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       6.185         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)

 Data arrival time                                                   6.185         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       6.185         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)

 Data arrival time                                                   6.185         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       6.185         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)

 Data arrival time                                                   6.185         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/req_data[39]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=20)       0.676       4.767         jtag_halt_req_o  
                                                                                   N4/I0 (GTP_LUT1) 
                                   td                    0.174       4.941 f       N4/Z (GTP_LUT1)  
                                   net (fanout=1)        0.870       5.811         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.220 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.220         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   8.220         Logic Levels: 2  
                                                                                   Logic: 2.908ns(65.290%), Route: 1.546ns(34.710%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         gpio_ctrl[0]     
                                                                                   N101inv/I0 (GTP_LUT2)
                                   td                    0.206       4.779 f       N101inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       5.649         N101_inv         
                                                                                   gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       8.065 f       gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.065         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   8.065         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       gpio_0/gpio_ctrl[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         gpio_ctrl[2]     
                                                                                   N103inv/I0 (GTP_LUT2)
                                   td                    0.206       4.779 f       N103inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       5.649         N103_inv         
                                                                                   gpio_tri[1]/T (GTP_IOBUF)
                                   tse                   2.416       8.065 f       gpio_tri[1]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.065         nt_gpio[1]       
 gpio[1]                                                                   f       gpio[1] (port)   

 Data arrival time                                                   8.065         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_pin   
                                                                           r       uart_0/rx_q0/D (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.982       9.899           0.917           Low Pulse Width                           u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/CLKB
 8.982       9.899           0.917           Low Pulse Width                           u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/CLKA
 8.982       9.899           0.917           Low Pulse Width                           u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
====================================================================================================

{jtag_TCK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.279     499.899         0.620           High Pulse Width                          u_jtag_top/u_jtag_driver/ir_reg[0]/CLK
 499.279     499.899         0.620           Low Pulse Width                           u_jtag_top/u_jtag_driver/tx/state_1/CLK
 499.279     499.899         0.620           High Pulse Width                          u_jtag_top/u_jtag_driver/ir_reg[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------+
| Type       | File Name                                                     
+-----------------------------------------------------------------------------+
| Input      | D:/panguprj/tinydram/compile/tinyriscv_soc_top_comp.adf       
|            | D:/panguprj/tinydram/tinydram.fdc                             
| Output     | D:/panguprj/tinydram/synthesize/tinyriscv_soc_top_syn.adf     
|            | D:/panguprj/tinydram/synthesize/tinyriscv_soc_top_syn.vm      
|            | D:/panguprj/tinydram/synthesize/tinyriscv_soc_top.snr         
+-----------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 466,321,408 bytes
Total CPU  time to synthesize completion : 102.125 sec
Total real time to synthesize completion : 152.000 sec
