/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the coreotn_ctl_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm55_82_09_ad_map.xml
 *     block_uri "file:../docs/rda/pm55_82_47_ad_map.xml"
 *     block_part_number "PM55_82_47"
 *     block_mnemonic "COREOTN_CTL"
 * 
 *****************************************************************************/
#ifndef _COREOTN_CTL_MTSB_MAP_H
#define _COREOTN_CTL_MTSB_MAP_H


/*
 * ==================================================================================
 * COREOTN_CTL_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define COREOTN_CTL_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm55_82_09_ad_map.xml"
#define COREOTN_CTL_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm55_82_09_ad_map.xml"
/*
 * ==================================================================================
 * COREOTN_CTL_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef COREOTN_CTL_MTSB_TSB_BASE_ADDR_DEFS_H
#define COREOTN_CTL_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_COREOTN120_COREOTN_CTL_MTSB                                                  0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_MTSB                                    0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_MTSB                0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_OHP12_CORE_OHP_CORE 0x00280000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_EX0_CFC       0x00281600
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_EX1_CFC       0x00282000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_IN0_CFC       0x00283000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_OHP12_OHP_12CH_CORE_CFC12_IN1_CFC       0x00284000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_MTSB                     0x00285000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_TOP_ENET_FEGE            0x00285000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_L1RPP_FEGE               0x00285080
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_RMAC                     0x00285100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_RX_ECLASS_ECLASS         0x00285800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_MSTATX                   0x00286000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_TX_ECLASS_ECLASS         0x00286800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_TMAC                     0x00287000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_L1TPP_FEGE               0x00287040
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP1_OHP_12CH_FEGE_ENET_FEGE_GE_GFPT                  0x00287100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_MTSB                                    0x00288000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_MTSB                0x00288000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_OHP96_CORE_OHP_CORE 0x00288000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX0_CFC       0x00289600
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX1_CFC       0x0028a000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN0_CFC       0x0028b000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN1_CFC       0x0028c000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_MTSB                     0x0028d000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_TOP_ENET_FEGE            0x0028d000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_L1RPP_FEGE               0x0028d080
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_RMAC                     0x0028d100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_RX_ECLASS_ECLASS         0x0028d800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_MSTATX                   0x0028e000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_TX_ECLASS_ECLASS         0x0028e800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_TMAC                     0x0028f000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_L1TPP_FEGE               0x0028f040
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP2_OHP_96CH_FEGE_ENET_FEGE_GE_GFPT                  0x0028f100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_MTSB                                    0x00290000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_MTSB                0x00290000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_OHP96_CORE_OHP_CORE 0x00290000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX0_CFC       0x00291600
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_EX1_CFC       0x00292000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN0_CFC       0x00293000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_OHP96_OHP_96CH_CORE_CFC96_IN1_CFC       0x00294000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_MTSB                     0x00295000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_TOP_ENET_FEGE            0x00295000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_L1RPP_FEGE               0x00295080
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_RMAC                     0x00295100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_RX_ECLASS_ECLASS         0x00295800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_MSTATX                   0x00296000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_TX_ECLASS_ECLASS         0x00296800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_TMAC                     0x00297000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_L1TPP_FEGE               0x00297040
#define BASE_ADDR_COREOTN120_COREOTN_CTL_OHP3_OHP_96CH_FEGE_ENET_FEGE_GE_GFPT                  0x00297100
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MTSB                                             0x002a0000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_MTSB                                     0x002a0000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_CORE                                     0x002a0000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_CFC                                      0x002a3000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DP_SCBS3                                    0x002a5000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMO_MPMO_DSP                                         0x002a6000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MTSB                                             0x002a8000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_MTSB                                     0x002a8000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_CORE                                     0x002a8000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_CFC                                      0x002a9000
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DP_SCBS3                                    0x002aa800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_MPMA_MPMA_DSP                                         0x002ab800
#define BASE_ADDR_COREOTN120_COREOTN_CTL_PCBI_SLV_COREOTN_CTL                                  0x002ac000

#endif /* COREOTN_CTL_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _COREOTN_CTL_MTSB_MAP_H */
