QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
Start time: 20:06:26 on Oct 28,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/32-Bit/invg.vhd proj/src/32-Bit/andg2.vhd proj/src/32-Bit/org2.vhd proj/src/32-Bit/xorg2.vhd proj/src/Barrel_Shifter/shifter.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/mem.vhd proj/src/Primitives/nor_32bit.vhd proj/src/Primitives/xorg2.vhd proj/src/Primitives/ripple_adder_N.vhd proj/src/Primitives/and_32bit.vhd proj/src/Primitives/reg_N.vhd proj/src/Primitives/extend16t32.vhd proj/src/Primitives/invg.vhd proj/src/Primitives/mux2t1_df.vhd proj/src/Primitives/decoder_5t32.vhd proj/src/Primitives/regfile.vhd proj/src/Primitives/dffg.vhd proj/src/Primitives/org2.vhd proj/src/Primitives/Adder.vhd proj/src/Primitives/add_sub_N.vhd proj/src/Primitives/or_32bit.vhd proj/src/Primitives/xor_32bit.vhd proj/src/Primitives/bus_6digit.vhd proj/src/Primitives/onescomp_N.vhd proj/src/Primitives/full_adder.vhd proj/src/Primitives/mux2t1_N.vhd proj/src/Primitives/mux32t1_32.vhd proj/src/Primitives/andg2.vhd proj/src/PC_Reg/pc_reg.vhd proj/src/PC_Reg/pc_dffg.vhd proj/src/Fetch Logic/mux2t1.vhd proj/src/Fetch Logic/fetch_logic.vhd proj/src/ALU/ALUcontrol.vhd proj/src/ALU/replicator.vhd proj/src/ALU/alu.vhd proj/src/Control Logic/control.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(33): (vcom-1615) Existing package body 'MIPS_types(body)' at line 33 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Compiling entity invg
-- Compiling architecture dataflow of invg
-- Compiling entity andg2
-- Compiling architecture dataflow of andg2
-- Compiling entity org2
-- Compiling architecture dataflow of org2
-- Compiling entity xorg2
-- Compiling architecture dataflow of xorg2
-- Loading package NUMERIC_STD
-- Compiling entity shifter
-- Compiling architecture structural of shifter
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Warning: proj/src/TopLevel/MIPS_Processor.vhd(277): (vcom-1624) Component instance MIPS_Processor(structure).control0 has a generic map clause and the component control has no generics.
Generic map will be ignored.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(389): near ",": syntax error
** Note: proj/src/TopLevel/MIPS_Processor.vhd(421): VHDL Compiler exiting
End time: 20:06:26 on Oct 28,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 3
