{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "through-resolution",
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "\n",
    "from onnx import TensorProto, helper\n",
    "\n",
    "import finn.core.onnx_exec as oxe\n",
    "from finn.core.datatype import DataType\n",
    "from finn.core.modelwrapper import ModelWrapper\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_cppsim import PrepareCppSim\n",
    "from finn.transformation.fpgadataflow.compile_cppsim import CompileCppSim\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.general import GiveUniqueNodeNames\n",
    "from finn.util.basic import gen_finn_dt_tensor\n",
    "\n",
    "from finn.custom_op.registry import getCustomOp\n",
    "from finn.analysis.fpgadataflow.exp_cycles_per_layer import exp_cycles_per_layer\n",
    "from finn.custom_op.general.im2col import compute_conv_output_dim\n",
    "\n",
    "\n",
    "def make_single_im2col_modelwrapper(\n",
    "    k, ifm_ch, ifm_dim, ofm_dim,\n",
    "    simd, stride, dilation, idt\n",
    "):\n",
    "    k_h, k_w = k\n",
    "    ifm_dim_h, ifm_dim_w = ifm_dim\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "    ofm_dim_h, ofm_dim_w = ofm_dim\n",
    "\n",
    "    odt = idt\n",
    "    inp = helper.make_tensor_value_info(\n",
    "        \"inp\", TensorProto.FLOAT, [1, ifm_dim_h, ifm_dim_w, ifm_ch]\n",
    "    )\n",
    "    outp = helper.make_tensor_value_info(\n",
    "        \"outp\", TensorProto.FLOAT, [1, ofm_dim_h, ofm_dim_w, k_h * k_w * ifm_ch]\n",
    "    )\n",
    "\n",
    "    im2col_node = helper.make_node(\n",
    "        \"Im2Col\",\n",
    "        [\"inp\"],\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.general\",\n",
    "        backend=\"fpgadataflow\",\n",
    "        stride=[stride_h, stride_w],\n",
    "        kernel_size=[k_h, k_w],\n",
    "        input_shape=str((1, ifm_dim_h, ifm_dim_w, ifm_ch)),\n",
    "        dilations=[dilation_h, dilation_w],\n",
    "        pad_amount=[0, 0, 0, 0],\n",
    "        pad_value=0,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[im2col_node], name=\"im2col_graph\", inputs=[inp], outputs=[outp]\n",
    "    )\n",
    "\n",
    "    model = helper.make_model(graph, producer_name=\"im2col-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "\n",
    "    return model\n",
    "\n",
    "\n",
    "def make_single_slidingwindow_modelwrapper(\n",
    "    k, ifm_ch, ifm_dim, ofm_dim, simd,\n",
    "    stride, dilation, idt, dw=0\n",
    "):\n",
    "    k_h, k_w = k\n",
    "    ifm_dim_h, ifm_dim_w = ifm_dim\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "    ofm_dim_h, ofm_dim_w = ofm_dim\n",
    "\n",
    "    odt = idt\n",
    "    inp = helper.make_tensor_value_info(\n",
    "        \"inp\", TensorProto.FLOAT, [1, ifm_dim_h, ifm_dim_w, ifm_ch]\n",
    "    )\n",
    "    outp = helper.make_tensor_value_info(\n",
    "        \"outp\", TensorProto.FLOAT, [1, ofm_dim_h, ofm_dim_w, k_h * k_w * ifm_ch]\n",
    "    )\n",
    "\n",
    "    SlidingWindow_node = helper.make_node(\n",
    "        \"ConvolutionInputGenerator1D\",\n",
    "        [\"inp\"],\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.fpgadataflow\",\n",
    "        backend=\"fpgadataflow\",\n",
    "        ConvKernelDim=[k_h, k_w],\n",
    "        IFMChannels=ifm_ch,\n",
    "        IFMDim=[ifm_dim_h, ifm_dim_w],\n",
    "        OFMDim=[ofm_dim_h, ofm_dim_w],\n",
    "        SIMD=simd,\n",
    "        Stride=[stride_h, stride_w],\n",
    "        Dilation=[dilation_h, dilation_w],\n",
    "        inputDataType=idt.name,\n",
    "        outputDataType=odt.name,\n",
    "        depthwise=dw,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[SlidingWindow_node],\n",
    "        name=\"slidingwindow_graph\",\n",
    "        inputs=[inp],\n",
    "        outputs=[outp],\n",
    "    )\n",
    "\n",
    "    model = helper.make_model(graph, producer_name=\"slidingwindow-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "\n",
    "    return model\n",
    "\n",
    "\n",
    "def prepare_inputs(input_tensor):\n",
    "    return {\"inp\": input_tensor}\n",
    "\n",
    "\n",
    "def test_fpgadataflow_slidingwindow_1d(\n",
    "    idt, k, ifm_dim, ifm_ch, stride, dilation, exec_mode, simd, dw, flip\n",
    "):\n",
    "    if flip:\n",
    "        k = k[::-1]\n",
    "        ifm_dim = ifm_dim[::-1]\n",
    "        stride = stride[::-1]\n",
    "        dilation = dilation[::-1]\n",
    "\n",
    "    k_h, k_w = k\n",
    "    ifm_dim_h, ifm_dim_w = ifm_dim\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "\n",
    "    if (dilation_h>1 or dilation_w>1) and (stride_h>1 or stride_w>1):\n",
    "        pytest.skip(\"Dilation value greater than 1 and stride greater than 1 currently not supported for 1D convolutions\")\n",
    "    if simd>ifm_ch:\n",
    "        pytest.skip(\"SIMD cannot be larger than number of input channels\")\n",
    "\n",
    "    ofm_dim_h = compute_conv_output_dim(ifm_dim_h, k_h, stride_h, 0, dilation_h)\n",
    "    ofm_dim_w = compute_conv_output_dim(ifm_dim_w, k_w, stride_w, 0, dilation_w)\n",
    "    ofm_dim = [ofm_dim_h, ofm_dim_w]\n",
    "\n",
    "    x = gen_finn_dt_tensor(idt, (1, ifm_dim_h, ifm_dim_w, ifm_ch))\n",
    "    model = make_single_slidingwindow_modelwrapper(\n",
    "        k = k, ifm_ch = ifm_ch, ifm_dim = ifm_dim,\n",
    "        ofm_dim = ofm_dim, simd = simd, stride = stride,\n",
    "        dilation = dilation, idt=idt, dw=dw\n",
    "    )\n",
    "\n",
    "    if exec_mode == \"cppsim\":\n",
    "        model = model.transform(SetExecMode(\"cppsim\"))\n",
    "        model = model.transform(PrepareCppSim())\n",
    "        model = model.transform(CompileCppSim())\n",
    "    elif exec_mode == \"rtlsim\":\n",
    "        model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "        model = model.transform(GiveUniqueNodeNames())\n",
    "        model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "        model = model.transform(HLSSynthIP())\n",
    "        model = model.transform(PrepareRTLSim())\n",
    "    else:\n",
    "        raise Exception(\"Unknown exec_mode in test_fpgadataflow_slidingwindow\")\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x)\n",
    "    # execute model\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    golden = make_single_im2col_modelwrapper(\n",
    "        k = k, ifm_ch = ifm_ch, ifm_dim = ifm_dim, ofm_dim = ofm_dim,\n",
    "        simd = simd, stride = stride, dilation = dilation, idt = idt\n",
    "    )\n",
    "    y_expected = oxe.execute_onnx(golden, input_dict)[\"outp\"]\n",
    "\n",
    "    if dw == 0:\n",
    "        assert (y_produced == y_expected).all()\n",
    "    else:\n",
    "        y_expected = y_expected.reshape(\n",
    "            1, ofm_dim_h, ofm_dim_w, k_h * k_w, ifm_ch // simd, simd\n",
    "        )\n",
    "        y_expected = y_expected.transpose(0, 1, 2, 4, 3, 5)\n",
    "        y_expected = y_expected.reshape(1, ofm_dim_h, ofm_dim_w, ifm_ch * k_h * k_w)\n",
    "        assert (y_produced == y_expected).all()\n",
    "\n",
    "    if exec_mode == \"rtlsim\":\n",
    "        node = model.get_nodes_by_op_type(\"ConvolutionInputGenerator1D\")[0]\n",
    "        inst = getCustomOp(node)\n",
    "        cycles_rtlsim = inst.get_nodeattr(\"cycles_rtlsim\")\n",
    "        exp_cycles_dict = model.analysis(exp_cycles_per_layer)\n",
    "        exp_cycles = exp_cycles_dict[node.name]\n",
    "        assert np.isclose(exp_cycles, cycles_rtlsim, atol=10)\n",
    "        assert exp_cycles != 0\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "documentary-window",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:182: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:183: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:184: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:185: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.v:65: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-STMTDLY: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.v:66: Unsupported: Ignoring delay on this delayed statement.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:488: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1284_fu_565_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:490: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1330_fu_469_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:492: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:495: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:526: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1284_fu_565_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:528: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1330_fu_469_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:530: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:533: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:599: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:802: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1303_fu_627_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:804: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln1303_fu_627_p1' generates 64 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:832: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_96' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:834: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln1302_1_reg_766' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:836: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_1_0_fu_96' generates 32 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGene_1.v:838: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'icmp_ln1334_fu_252_p2' generates 1 bits.\n",
      "%Warning-WIDTH: /tmp/finn_dev_mirza/code_gen_ipgen_ConvolutionInputGenerator1D_0_muouus05/project_ConvolutionInputGenerator1D_0/sol1/impl/verilog//ConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.v:171: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/tmp/finn_dev_mirza/pyverilator_ConvolutionInputGenerator1D_0_4h7sob3i'\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o pyverilator_wrapper.o /tmp/finn_dev_mirza/pyverilator_ConvolutionInputGenerator1D_0_4h7sob3i/pyverilator_wrapper.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated.o /usr/share/verilator/include/verilated.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o verilated_vcd_c.o /usr/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0.cpp > VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.cpp\n",
      "/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__Trace.cpp VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__Syms.cpp VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__Trace__Slow.cpp > VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.cpp\n",
      "g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_TRACE=1 -DVM_COVERAGE=0 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -fPIC --std=c++11   -c -o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.cpp\n",
      "      Archiving VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a ...\n",
      "ar r VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLcls.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALLsup.o\n",
      "ranlib VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a    -o VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0 -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/tmp/finn_dev_mirza/pyverilator_ConvolutionInputGenerator1D_0_4h7sob3i'\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ar: creating VConvolutionInputGenerator1D_0_ConvolutionInputGenerator1D_0__ALL.a\n"
     ]
    }
   ],
   "source": [
    "idt = DataType.INT4\n",
    "k = [4, 1]\n",
    "ifm_dim = [10, 1]\n",
    "ifm_ch = 1\n",
    "stride = [2, 1]\n",
    "dilation = [1, 1]\n",
    "exec_mode = \"rtlsim\"\n",
    "\n",
    "simd = 1\n",
    "dw = 0\n",
    "flip = False\n",
    "\n",
    "test_fpgadataflow_slidingwindow_1d(idt, k, ifm_dim, ifm_ch, stride, dilation, exec_mode, simd, dw, flip)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "strange-dream",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Serving '/tmp/test_convinpgen1d_im2col.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7ff2ecf60978>"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from finn.util.visualization import showInNetron\n",
    "\n",
    "showInNetron(\"/tmp/test_convinpgen1d_im2col.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "colored-adoption",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Stopping http://0.0.0.0:8081\n",
      "Serving '/tmp/test_convinpgen1d.onnx' at http://0.0.0.0:8081\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        <iframe\n",
       "            width=\"100%\"\n",
       "            height=\"400\"\n",
       "            src=\"http://0.0.0.0:8081/\"\n",
       "            frameborder=\"0\"\n",
       "            allowfullscreen\n",
       "        ></iframe>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.lib.display.IFrame at 0x7ff2ecf1fd30>"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "showInNetron(\"/tmp/test_convinpgen1d.onnx\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "revised-orlando",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
