{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1643875578967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1643875578969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 03 16:06:18 2022 " "Processing started: Thu Feb 03 16:06:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1643875578969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1643875578969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1643875578970 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1643875579130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1643875579720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643875579801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1643875579802 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580223 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580223 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1643875580223 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1643875580223 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/top.sdc " "Reading SDC File: '../src/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1643875580237 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1643875580239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 50 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at top.sdc(50): pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1643875580240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580241 ""}  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1643875580241 ""}
{ "Info" "ISTA_SDC_FOUND" "af_prepare.sdc " "Reading SDC File: 'af_prepare.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1643875580248 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580381 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875580383 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1643875580383 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1643875580386 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1643875580404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.253 " "Worst-case setup slack is 1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 spi_clk  " "    1.253               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.279               0.000 cpu_clk  " "   12.279               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.637               0.000 clk  " "   15.637               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.496               0.000 altera_reserved_tck  " "   41.496               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 cpu_clk  " "    0.356               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 spi_clk  " "    0.419               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 altera_reserved_tck  " "    0.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk  " "    0.455               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.595 " "Worst-case recovery slack is 12.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.595               0.000 cpu_clk  " "   12.595               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.825               0.000 spi_clk  " "   12.825               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.643               0.000 clk  " "   15.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.544               0.000 altera_reserved_tck  " "   47.544               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.377 " "Worst-case removal slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 altera_reserved_tck  " "    1.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 clk  " "    3.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.116               0.000 cpu_clk  " "    6.116               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.131               0.000 spi_clk  " "    6.131               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580486 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1643875580489 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1643875580489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.000 " "Worst-case minimum pulse width slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000              -5.606 spi_clk  " "   -5.000              -5.606 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.699               0.000 cpu_clk  " "    9.699               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.757               0.000 clk  " "    9.757               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.416               0.000 altera_reserved_tck  " "   49.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875580496 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1643875580841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1643875580869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1643875581670 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581898 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875581899 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1643875581899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.778 " "Worst-case setup slack is 1.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.778               0.000 spi_clk  " "    1.778               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.572               0.000 cpu_clk  " "   12.572               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.065               0.000 clk  " "   16.065               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.066               0.000 altera_reserved_tck  " "   42.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875581967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 cpu_clk  " "    0.341               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 spi_clk  " "    0.398               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875581984 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.352 " "Worst-case recovery slack is 13.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.352               0.000 cpu_clk  " "   13.352               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.552               0.000 spi_clk  " "   13.552               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.990               0.000 clk  " "   15.990               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.845               0.000 altera_reserved_tck  " "   47.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875581999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.278 " "Worst-case removal slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 altera_reserved_tck  " "    1.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.332               0.000 clk  " "    3.332               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.397               0.000 cpu_clk  " "    5.397               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.411               0.000 spi_clk  " "    5.411               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582012 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1643875582013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1643875582013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.000 " "Worst-case minimum pulse width slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000              -5.205 spi_clk  " "   -5.000              -5.205 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.697               0.000 cpu_clk  " "    9.697               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 clk  " "    9.772               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.262               0.000 altera_reserved_tck  " "   49.262               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582028 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1643875582515 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582801 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875582802 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1643875582802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.321 " "Worst-case setup slack is 6.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.321               0.000 spi_clk  " "    6.321               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.637               0.000 cpu_clk  " "   16.637               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.093               0.000 clk  " "   18.093               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.559               0.000 altera_reserved_tck  " "   46.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 cpu_clk  " "    0.113               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 spi_clk  " "    0.151               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk  " "    0.187               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.462 " "Worst-case recovery slack is 16.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.462               0.000 cpu_clk  " "   16.462               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.527               0.000 spi_clk  " "   16.527               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.936               0.000 clk  " "   17.936               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.216               0.000 altera_reserved_tck  " "   49.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.577 " "Worst-case removal slack is 0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.577               0.000 altera_reserved_tck  " "    0.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.668               0.000 clk  " "    1.668               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 cpu_clk  " "    2.866               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.874               0.000 spi_clk  " "    2.874               0.000 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1643875582881 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1643875582881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.000 " "Worst-case minimum pulse width slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000              -5.201 spi_clk  " "   -5.000              -5.201 spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.273               0.000 clk  " "    9.273               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.744               0.000 cpu_clk  " "    9.744               0.000 cpu_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 altera_reserved_tck  " "   49.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1643875582898 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1643875583871 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1643875583871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875584940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:06:24 2022 " "Processing ended: Thu Feb 03 16:06:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1643875584940 ""}
