<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1412294c3&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.523 ; gain = 296.559&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1412294c3&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1331.523 ; gain = 296.559&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1412294c3&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1333.074 ; gain = 298.109&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1412294c3&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1333.074 ; gain = 298.109&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: e07c5cc0&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1341.770 ; gain = 306.805" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:42.637+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.580+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.550+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.524+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.495+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.466+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.440+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.417+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.393+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.371+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.345+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.322+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.295+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.267+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.241+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.215+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.188+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.166+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.141+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.122+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.102+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.083+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.059+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.036+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:18.013+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.990+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.968+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.945+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.886+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.859+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.838+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.818+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.800+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.782+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.764+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.741+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.717+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.696+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.672+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.648+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.628+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.606+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.587+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.567+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.544+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.523+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.499+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.475+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.457+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.434+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.416+0530" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_fir_io_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_fir_io_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:40:17.392+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[17]) is unused and will be removed from module fir.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 693.074 ; gain = 485.301&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 693.074 ; gain = 485.301&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------+------+&#xD;&#xA;|      |Cell      |Count |&#xD;&#xA;+------+----------+------+&#xD;&#xA;|1     |CARRY4    |     8|&#xD;&#xA;|2     |DSP48E1   |     1|&#xD;&#xA;|3     |DSP48E1_1 |     1|&#xD;&#xA;|4     |LUT1      |     3|&#xD;&#xA;|5     |LUT2      |    41|&#xD;&#xA;|6     |LUT3      |    75|&#xD;&#xA;|7     |LUT4      |    15|&#xD;&#xA;|8     |LUT5      |    70|&#xD;&#xA;|9     |LUT6      |    20|&#xD;&#xA;|10    |MUXF7     |     1|&#xD;&#xA;|11    |RAM16X1S  |    32|&#xD;&#xA;|12    |FDRE      |   243|&#xD;&#xA;|13    |FDSE      |     3|&#xD;&#xA;+------+----------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+------------------------+------------------+------+&#xD;&#xA;|      |Instance                |Module            |Cells |&#xD;&#xA;+------+------------------------+------------------+------+&#xD;&#xA;|1     |top                     |                  |   513|&#xD;&#xA;|2     |  fir_fir_io_s_axi_U    |fir_fir_io_s_axi  |   215|&#xD;&#xA;|3     |  shift_reg_U           |fir_shift_reg     |   136|&#xD;&#xA;|4     |    fir_shift_reg_ram_U |fir_shift_reg_ram |   136|&#xD;&#xA;+------+------------------------+------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 713.027 ; gain = 124.641&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 713.027 ; gain = 505.254" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:48.079+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[18]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.734+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[19]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.713+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[20]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.692+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[21]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.669+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[22]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.644+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[23]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.623+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[24]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.601+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[25]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.579+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[26]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.556+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[27]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.532+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[28]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.508+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[29]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.487+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[30]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.464+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[31]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.441+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[32]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.419+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[33]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.398+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[34]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.376+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[35]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.352+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[36]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.329+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[37]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.308+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[38]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.285+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[39]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.264+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[40]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.241+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[41]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.224+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[42]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.204+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[43]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.188+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[44]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.172+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[45]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.156+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[46]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.138+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_pn_reg_122_reg[47]) is unused and will be removed from module fir." projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.119+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_BRESP[0] driven by constant 0&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 693.074 ; gain = 485.301&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;ROM:&#xD;&#xA;+------------+------------+---------------+----------------+&#xD;&#xA;|Module Name | RTL Object | Depth x Width | Implemented As | &#xD;&#xA;+------------+------------+---------------+----------------+&#xD;&#xA;|fir_c_rom   | p_0_out    | 16x7          | LUT            | &#xD;&#xA;|fir         | p_0_out    | 16x7          | LUT            | &#xD;&#xA;+------------+------------+---------------+----------------+&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Distributed RAM: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------+-----------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;|Module Name | RTL Object                              | Inference      | Size (Depth x Width) | Primitives      | &#xD;&#xA;+------------+-----------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;|fir         | shift_reg_U/fir_shift_reg_ram_U/ram_reg | User Attribute | 16 x 32              | RAM16X1S x 32   | &#xD;&#xA;+------------+-----------------------------------------+----------------+----------------------+-----------------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|fir         | A''*B''            | 18     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|fir         | (PCIN>>17)+A''*B'' | 15     | 7      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | &#xD;&#xA;+------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Area Optimization&#xD;&#xA;---------------------------------------------------------------------------------" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.104+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_BRESP[1] driven by constant 0" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.086+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_RRESP[0] driven by constant 0" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.069+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design fir has port s_axi_fir_io_RRESP[1] driven by constant 0" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.051+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_199_reg' and it is trimmed from '32' to '4' bits. [C:/training/hls/labs/hlx_flow/KC705/fir/fir_prj/solution1/impl/verilog/fir.v:244]" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:33.026+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fir_shift_reg has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 352.859 ; gain = 145.086&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 352.859 ; gain = 145.086&#xD;&#xA;---------------------------------------------------------------------------------" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:18.011+0530" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fir_c has unconnected port reset" projectName="fir_prj" solutionName="solution1" date="2016-04-29T12:38:17.994+0530" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
