
TempV8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002004  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080020c4  080020c4  000120c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002114  08002114  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08002114  08002114  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002114  08002114  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002114  08002114  00012114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002118  08002118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  0800211c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000028  08002144  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08002144  000200ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ed5  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001509  00000000  00000000  00027f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  00029430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000838  00000000  00000000  00029d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f4e7  00000000  00000000  0002a548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a9f  00000000  00000000  00039a2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005f18a  00000000  00000000  000434ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a2658  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fa0  00000000  00000000  000a26ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000028 	.word	0x20000028
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080020ac 	.word	0x080020ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000002c 	.word	0x2000002c
 8000104:	080020ac 	.word	0x080020ac

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fd80 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f810 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f878 	bl	8000320 <MX_GPIO_Init>
  MX_TIM16_Init();
 8000230:	f000 f84c 	bl	80002cc <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim16);
 8000234:	4b04      	ldr	r3, [pc, #16]	; (8000248 <main+0x28>)
 8000236:	0018      	movs	r0, r3
 8000238:	f001 fd04 	bl	8001c44 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	proc_state_vars();
 800023c:	f000 f9a6 	bl	800058c <proc_state_vars>
	main_sys();
 8000240:	f000 fa5a 	bl	80006f8 <main_sys>
	proc_state_vars();
 8000244:	e7fa      	b.n	800023c <main+0x1c>
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	20000060 	.word	0x20000060

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b091      	sub	sp, #68	; 0x44
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	2410      	movs	r4, #16
 8000254:	193b      	adds	r3, r7, r4
 8000256:	0018      	movs	r0, r3
 8000258:	2330      	movs	r3, #48	; 0x30
 800025a:	001a      	movs	r2, r3
 800025c:	2100      	movs	r1, #0
 800025e:	f001 ff1d 	bl	800209c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000262:	003b      	movs	r3, r7
 8000264:	0018      	movs	r0, r3
 8000266:	2310      	movs	r3, #16
 8000268:	001a      	movs	r2, r3
 800026a:	2100      	movs	r1, #0
 800026c:	f001 ff16 	bl	800209c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000270:	0021      	movs	r1, r4
 8000272:	187b      	adds	r3, r7, r1
 8000274:	2202      	movs	r2, #2
 8000276:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000278:	187b      	adds	r3, r7, r1
 800027a:	2201      	movs	r2, #1
 800027c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800027e:	187b      	adds	r3, r7, r1
 8000280:	2210      	movs	r2, #16
 8000282:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000284:	187b      	adds	r3, r7, r1
 8000286:	2200      	movs	r2, #0
 8000288:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028a:	187b      	adds	r3, r7, r1
 800028c:	0018      	movs	r0, r3
 800028e:	f001 f84b 	bl	8001328 <HAL_RCC_OscConfig>
 8000292:	1e03      	subs	r3, r0, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000296:	f000 fca1 	bl	8000bdc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029a:	003b      	movs	r3, r7
 800029c:	2207      	movs	r2, #7
 800029e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002a0:	003b      	movs	r3, r7
 80002a2:	2200      	movs	r2, #0
 80002a4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a6:	003b      	movs	r3, r7
 80002a8:	2200      	movs	r2, #0
 80002aa:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ac:	003b      	movs	r3, r7
 80002ae:	2200      	movs	r2, #0
 80002b0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b2:	003b      	movs	r3, r7
 80002b4:	2100      	movs	r1, #0
 80002b6:	0018      	movs	r0, r3
 80002b8:	f001 fb50 	bl	800195c <HAL_RCC_ClockConfig>
 80002bc:	1e03      	subs	r3, r0, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002c0:	f000 fc8c 	bl	8000bdc <Error_Handler>
  }
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b011      	add	sp, #68	; 0x44
 80002ca:	bd90      	pop	{r4, r7, pc}

080002cc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80002d0:	4b0f      	ldr	r3, [pc, #60]	; (8000310 <MX_TIM16_Init+0x44>)
 80002d2:	4a10      	ldr	r2, [pc, #64]	; (8000314 <MX_TIM16_Init+0x48>)
 80002d4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 800 - 1;
 80002d6:	4b0e      	ldr	r3, [pc, #56]	; (8000310 <MX_TIM16_Init+0x44>)
 80002d8:	4a0f      	ldr	r2, [pc, #60]	; (8000318 <MX_TIM16_Init+0x4c>)
 80002da:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002dc:	4b0c      	ldr	r3, [pc, #48]	; (8000310 <MX_TIM16_Init+0x44>)
 80002de:	2200      	movs	r2, #0
 80002e0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 5000 - 1;
 80002e2:	4b0b      	ldr	r3, [pc, #44]	; (8000310 <MX_TIM16_Init+0x44>)
 80002e4:	4a0d      	ldr	r2, [pc, #52]	; (800031c <MX_TIM16_Init+0x50>)
 80002e6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002e8:	4b09      	ldr	r3, [pc, #36]	; (8000310 <MX_TIM16_Init+0x44>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80002ee:	4b08      	ldr	r3, [pc, #32]	; (8000310 <MX_TIM16_Init+0x44>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002f4:	4b06      	ldr	r3, [pc, #24]	; (8000310 <MX_TIM16_Init+0x44>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80002fa:	4b05      	ldr	r3, [pc, #20]	; (8000310 <MX_TIM16_Init+0x44>)
 80002fc:	0018      	movs	r0, r3
 80002fe:	f001 fc51 	bl	8001ba4 <HAL_TIM_Base_Init>
 8000302:	1e03      	subs	r3, r0, #0
 8000304:	d001      	beq.n	800030a <MX_TIM16_Init+0x3e>
  {
    Error_Handler();
 8000306:	f000 fc69 	bl	8000bdc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800030a:	46c0      	nop			; (mov r8, r8)
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}
 8000310:	20000060 	.word	0x20000060
 8000314:	40014400 	.word	0x40014400
 8000318:	0000031f 	.word	0x0000031f
 800031c:	00001387 	.word	0x00001387

08000320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b086      	sub	sp, #24
 8000324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	0018      	movs	r0, r3
 800032a:	2314      	movs	r3, #20
 800032c:	001a      	movs	r2, r3
 800032e:	2100      	movs	r1, #0
 8000330:	f001 feb4 	bl	800209c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000334:	4b1e      	ldr	r3, [pc, #120]	; (80003b0 <MX_GPIO_Init+0x90>)
 8000336:	695a      	ldr	r2, [r3, #20]
 8000338:	4b1d      	ldr	r3, [pc, #116]	; (80003b0 <MX_GPIO_Init+0x90>)
 800033a:	2180      	movs	r1, #128	; 0x80
 800033c:	0289      	lsls	r1, r1, #10
 800033e:	430a      	orrs	r2, r1
 8000340:	615a      	str	r2, [r3, #20]
 8000342:	4b1b      	ldr	r3, [pc, #108]	; (80003b0 <MX_GPIO_Init+0x90>)
 8000344:	695a      	ldr	r2, [r3, #20]
 8000346:	2380      	movs	r3, #128	; 0x80
 8000348:	029b      	lsls	r3, r3, #10
 800034a:	4013      	ands	r3, r2
 800034c:	603b      	str	r3, [r7, #0]
 800034e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin|FAN_Pin|EXTGAS_Pin, GPIO_PIN_RESET);
 8000350:	23b8      	movs	r3, #184	; 0xb8
 8000352:	0099      	lsls	r1, r3, #2
 8000354:	2390      	movs	r3, #144	; 0x90
 8000356:	05db      	lsls	r3, r3, #23
 8000358:	2200      	movs	r2, #0
 800035a:	0018      	movs	r0, r3
 800035c:	f000 ffab 	bl	80012b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : VALV_Pin LIMITE_Pin G_Pin W_Pin
                           VACIO_Pin */
  GPIO_InitStruct.Pin = VALV_Pin|LIMITE_Pin|G_Pin|W_Pin
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	221f      	movs	r2, #31
 8000364:	601a      	str	r2, [r3, #0]
                          |VACIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	2200      	movs	r2, #0
 800036a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000372:	1d3a      	adds	r2, r7, #4
 8000374:	2390      	movs	r3, #144	; 0x90
 8000376:	05db      	lsls	r3, r3, #23
 8000378:	0011      	movs	r1, r2
 800037a:	0018      	movs	r0, r3
 800037c:	f000 fe16 	bl	8000fac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin FAN_Pin EXTGAS_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|FAN_Pin|EXTGAS_Pin;
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	22b8      	movs	r2, #184	; 0xb8
 8000384:	0092      	lsls	r2, r2, #2
 8000386:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000388:	1d3b      	adds	r3, r7, #4
 800038a:	2201      	movs	r2, #1
 800038c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	2203      	movs	r2, #3
 8000398:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039a:	1d3a      	adds	r2, r7, #4
 800039c:	2390      	movs	r3, #144	; 0x90
 800039e:	05db      	lsls	r3, r3, #23
 80003a0:	0011      	movs	r1, r2
 80003a2:	0018      	movs	r0, r3
 80003a4:	f000 fe02 	bl	8000fac <HAL_GPIO_Init>

}
 80003a8:	46c0      	nop			; (mov r8, r8)
 80003aa:	46bd      	mov	sp, r7
 80003ac:	b006      	add	sp, #24
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	40021000 	.word	0x40021000

080003b4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
	if(htim == &htim16)
 80003bc:	687a      	ldr	r2, [r7, #4]
 80003be:	4b13      	ldr	r3, [pc, #76]	; (800040c <HAL_TIM_PeriodElapsedCallback+0x58>)
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d11f      	bne.n	8000404 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		// Elapsed 0.5s
		if(hab_timer == 1){ // General counter
 80003c4:	4b12      	ldr	r3, [pc, #72]	; (8000410 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80003c6:	881b      	ldrh	r3, [r3, #0]
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d106      	bne.n	80003da <HAL_TIM_PeriodElapsedCallback+0x26>
			cont++;
 80003cc:	4b11      	ldr	r3, [pc, #68]	; (8000414 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80003ce:	881b      	ldrh	r3, [r3, #0]
 80003d0:	3301      	adds	r3, #1
 80003d2:	b29a      	uxth	r2, r3
 80003d4:	4b0f      	ldr	r3, [pc, #60]	; (8000414 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80003d6:	801a      	strh	r2, [r3, #0]
 80003d8:	e002      	b.n	80003e0 <HAL_TIM_PeriodElapsedCallback+0x2c>
		}else{
			cont = 0;
 80003da:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80003dc:	2200      	movs	r2, #0
 80003de:	801a      	strh	r2, [r3, #0]
		}

		if(hab_timer_c == 1){ // General counter
 80003e0:	4b0d      	ldr	r3, [pc, #52]	; (8000418 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80003e2:	881b      	ldrh	r3, [r3, #0]
 80003e4:	2b01      	cmp	r3, #1
 80003e6:	d106      	bne.n	80003f6 <HAL_TIM_PeriodElapsedCallback+0x42>
			cont_c++;
 80003e8:	4b0c      	ldr	r3, [pc, #48]	; (800041c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80003ea:	881b      	ldrh	r3, [r3, #0]
 80003ec:	3301      	adds	r3, #1
 80003ee:	b29a      	uxth	r2, r3
 80003f0:	4b0a      	ldr	r3, [pc, #40]	; (800041c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80003f2:	801a      	strh	r2, [r3, #0]
 80003f4:	e002      	b.n	80003fc <HAL_TIM_PeriodElapsedCallback+0x48>
		}else{
			cont_c = 0;
 80003f6:	4b09      	ldr	r3, [pc, #36]	; (800041c <HAL_TIM_PeriodElapsedCallback+0x68>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	801a      	strh	r2, [r3, #0]
		}

		input_chk();
 80003fc:	f000 f810 	bl	8000420 <input_chk>
		indicator_update();
 8000400:	f000 f99a 	bl	8000738 <indicator_update>
	}
}
 8000404:	46c0      	nop			; (mov r8, r8)
 8000406:	46bd      	mov	sp, r7
 8000408:	b002      	add	sp, #8
 800040a:	bd80      	pop	{r7, pc}
 800040c:	20000060 	.word	0x20000060
 8000410:	2000004a 	.word	0x2000004a
 8000414:	20000046 	.word	0x20000046
 8000418:	2000004c 	.word	0x2000004c
 800041c:	20000048 	.word	0x20000048

08000420 <input_chk>:

void input_chk(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8000426:	1dbb      	adds	r3, r7, #6
 8000428:	2200      	movs	r2, #0
 800042a:	801a      	strh	r2, [r3, #0]
	// Read actual input states
	input_state[0] = G;
 800042c:	2390      	movs	r3, #144	; 0x90
 800042e:	05db      	lsls	r3, r3, #23
 8000430:	2104      	movs	r1, #4
 8000432:	0018      	movs	r0, r3
 8000434:	f000 ff22 	bl	800127c <HAL_GPIO_ReadPin>
 8000438:	0003      	movs	r3, r0
 800043a:	b29a      	uxth	r2, r3
 800043c:	4b50      	ldr	r3, [pc, #320]	; (8000580 <input_chk+0x160>)
 800043e:	801a      	strh	r2, [r3, #0]
	input_state[1] = W;
 8000440:	2390      	movs	r3, #144	; 0x90
 8000442:	05db      	lsls	r3, r3, #23
 8000444:	2108      	movs	r1, #8
 8000446:	0018      	movs	r0, r3
 8000448:	f000 ff18 	bl	800127c <HAL_GPIO_ReadPin>
 800044c:	0003      	movs	r3, r0
 800044e:	b29a      	uxth	r2, r3
 8000450:	4b4b      	ldr	r3, [pc, #300]	; (8000580 <input_chk+0x160>)
 8000452:	805a      	strh	r2, [r3, #2]
	input_state[2] = LIMITE;
 8000454:	2390      	movs	r3, #144	; 0x90
 8000456:	05db      	lsls	r3, r3, #23
 8000458:	2102      	movs	r1, #2
 800045a:	0018      	movs	r0, r3
 800045c:	f000 ff0e 	bl	800127c <HAL_GPIO_ReadPin>
 8000460:	0003      	movs	r3, r0
 8000462:	b29a      	uxth	r2, r3
 8000464:	4b46      	ldr	r3, [pc, #280]	; (8000580 <input_chk+0x160>)
 8000466:	809a      	strh	r2, [r3, #4]
	input_state[3] = VALV;
 8000468:	2390      	movs	r3, #144	; 0x90
 800046a:	05db      	lsls	r3, r3, #23
 800046c:	2101      	movs	r1, #1
 800046e:	0018      	movs	r0, r3
 8000470:	f000 ff04 	bl	800127c <HAL_GPIO_ReadPin>
 8000474:	0003      	movs	r3, r0
 8000476:	b29a      	uxth	r2, r3
 8000478:	4b41      	ldr	r3, [pc, #260]	; (8000580 <input_chk+0x160>)
 800047a:	80da      	strh	r2, [r3, #6]
	input_state[4] = VACIO;
 800047c:	2390      	movs	r3, #144	; 0x90
 800047e:	05db      	lsls	r3, r3, #23
 8000480:	2110      	movs	r1, #16
 8000482:	0018      	movs	r0, r3
 8000484:	f000 fefa 	bl	800127c <HAL_GPIO_ReadPin>
 8000488:	0003      	movs	r3, r0
 800048a:	b29a      	uxth	r2, r3
 800048c:	4b3c      	ldr	r3, [pc, #240]	; (8000580 <input_chk+0x160>)
 800048e:	811a      	strh	r2, [r3, #8]
	// Process new states
	for(i = 0; i < 6; i++){
 8000490:	1dbb      	adds	r3, r7, #6
 8000492:	2200      	movs	r2, #0
 8000494:	801a      	strh	r2, [r3, #0]
 8000496:	e069      	b.n	800056c <input_chk+0x14c>
		if(input_state[i] != state_vars[i]){
 8000498:	1dbb      	adds	r3, r7, #6
 800049a:	881a      	ldrh	r2, [r3, #0]
 800049c:	4b38      	ldr	r3, [pc, #224]	; (8000580 <input_chk+0x160>)
 800049e:	0052      	lsls	r2, r2, #1
 80004a0:	5ad2      	ldrh	r2, [r2, r3]
 80004a2:	1dbb      	adds	r3, r7, #6
 80004a4:	8819      	ldrh	r1, [r3, #0]
 80004a6:	4b37      	ldr	r3, [pc, #220]	; (8000584 <input_chk+0x164>)
 80004a8:	0049      	lsls	r1, r1, #1
 80004aa:	5acb      	ldrh	r3, [r1, r3]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d04b      	beq.n	8000548 <input_chk+0x128>
			if((input_state[i] == CLOSE)&&(state_vars[i] == OPEN)){
 80004b0:	1dbb      	adds	r3, r7, #6
 80004b2:	881a      	ldrh	r2, [r3, #0]
 80004b4:	4b32      	ldr	r3, [pc, #200]	; (8000580 <input_chk+0x160>)
 80004b6:	0052      	lsls	r2, r2, #1
 80004b8:	5ad3      	ldrh	r3, [r2, r3]
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d11e      	bne.n	80004fc <input_chk+0xdc>
 80004be:	1dbb      	adds	r3, r7, #6
 80004c0:	881a      	ldrh	r2, [r3, #0]
 80004c2:	4b30      	ldr	r3, [pc, #192]	; (8000584 <input_chk+0x164>)
 80004c4:	0052      	lsls	r2, r2, #1
 80004c6:	5ad3      	ldrh	r3, [r2, r3]
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d117      	bne.n	80004fc <input_chk+0xdc>
				count_vars[i]++;
 80004cc:	1dbb      	adds	r3, r7, #6
 80004ce:	881b      	ldrh	r3, [r3, #0]
 80004d0:	4a2d      	ldr	r2, [pc, #180]	; (8000588 <input_chk+0x168>)
 80004d2:	0059      	lsls	r1, r3, #1
 80004d4:	5a8a      	ldrh	r2, [r1, r2]
 80004d6:	3201      	adds	r2, #1
 80004d8:	b291      	uxth	r1, r2
 80004da:	4a2b      	ldr	r2, [pc, #172]	; (8000588 <input_chk+0x168>)
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	5299      	strh	r1, [r3, r2]
				if(count_vars[i] == 6){ // 3s
 80004e0:	1dbb      	adds	r3, r7, #6
 80004e2:	881a      	ldrh	r2, [r3, #0]
 80004e4:	4b28      	ldr	r3, [pc, #160]	; (8000588 <input_chk+0x168>)
 80004e6:	0052      	lsls	r2, r2, #1
 80004e8:	5ad3      	ldrh	r3, [r2, r3]
 80004ea:	2b06      	cmp	r3, #6
 80004ec:	d139      	bne.n	8000562 <input_chk+0x142>
					state_vars[i] = CLOSE;
 80004ee:	1dbb      	adds	r3, r7, #6
 80004f0:	881a      	ldrh	r2, [r3, #0]
 80004f2:	4b24      	ldr	r3, [pc, #144]	; (8000584 <input_chk+0x164>)
 80004f4:	0052      	lsls	r2, r2, #1
 80004f6:	2101      	movs	r1, #1
 80004f8:	52d1      	strh	r1, [r2, r3]
				if(count_vars[i] == 6){ // 3s
 80004fa:	e032      	b.n	8000562 <input_chk+0x142>
				}
			}
			else if((input_state[i] == OPEN)&&(state_vars[i] == CLOSE)){
 80004fc:	1dbb      	adds	r3, r7, #6
 80004fe:	881a      	ldrh	r2, [r3, #0]
 8000500:	4b1f      	ldr	r3, [pc, #124]	; (8000580 <input_chk+0x160>)
 8000502:	0052      	lsls	r2, r2, #1
 8000504:	5ad3      	ldrh	r3, [r2, r3]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d12b      	bne.n	8000562 <input_chk+0x142>
 800050a:	1dbb      	adds	r3, r7, #6
 800050c:	881a      	ldrh	r2, [r3, #0]
 800050e:	4b1d      	ldr	r3, [pc, #116]	; (8000584 <input_chk+0x164>)
 8000510:	0052      	lsls	r2, r2, #1
 8000512:	5ad3      	ldrh	r3, [r2, r3]
 8000514:	2b01      	cmp	r3, #1
 8000516:	d124      	bne.n	8000562 <input_chk+0x142>
				count_vars[i]++;
 8000518:	1dbb      	adds	r3, r7, #6
 800051a:	881b      	ldrh	r3, [r3, #0]
 800051c:	4a1a      	ldr	r2, [pc, #104]	; (8000588 <input_chk+0x168>)
 800051e:	0059      	lsls	r1, r3, #1
 8000520:	5a8a      	ldrh	r2, [r1, r2]
 8000522:	3201      	adds	r2, #1
 8000524:	b291      	uxth	r1, r2
 8000526:	4a18      	ldr	r2, [pc, #96]	; (8000588 <input_chk+0x168>)
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	5299      	strh	r1, [r3, r2]
				if(count_vars[i] == 6){ // 3s
 800052c:	1dbb      	adds	r3, r7, #6
 800052e:	881a      	ldrh	r2, [r3, #0]
 8000530:	4b15      	ldr	r3, [pc, #84]	; (8000588 <input_chk+0x168>)
 8000532:	0052      	lsls	r2, r2, #1
 8000534:	5ad3      	ldrh	r3, [r2, r3]
 8000536:	2b06      	cmp	r3, #6
 8000538:	d113      	bne.n	8000562 <input_chk+0x142>
					state_vars[i] = OPEN;
 800053a:	1dbb      	adds	r3, r7, #6
 800053c:	881a      	ldrh	r2, [r3, #0]
 800053e:	4b11      	ldr	r3, [pc, #68]	; (8000584 <input_chk+0x164>)
 8000540:	0052      	lsls	r2, r2, #1
 8000542:	2100      	movs	r1, #0
 8000544:	52d1      	strh	r1, [r2, r3]
 8000546:	e00c      	b.n	8000562 <input_chk+0x142>
				}
			}
		}else{
			if(count_vars[i] != 0) count_vars[i] = 0;
 8000548:	1dbb      	adds	r3, r7, #6
 800054a:	881a      	ldrh	r2, [r3, #0]
 800054c:	4b0e      	ldr	r3, [pc, #56]	; (8000588 <input_chk+0x168>)
 800054e:	0052      	lsls	r2, r2, #1
 8000550:	5ad3      	ldrh	r3, [r2, r3]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d005      	beq.n	8000562 <input_chk+0x142>
 8000556:	1dbb      	adds	r3, r7, #6
 8000558:	881a      	ldrh	r2, [r3, #0]
 800055a:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <input_chk+0x168>)
 800055c:	0052      	lsls	r2, r2, #1
 800055e:	2100      	movs	r1, #0
 8000560:	52d1      	strh	r1, [r2, r3]
	for(i = 0; i < 6; i++){
 8000562:	1dbb      	adds	r3, r7, #6
 8000564:	881a      	ldrh	r2, [r3, #0]
 8000566:	1dbb      	adds	r3, r7, #6
 8000568:	3201      	adds	r2, #1
 800056a:	801a      	strh	r2, [r3, #0]
 800056c:	1dbb      	adds	r3, r7, #6
 800056e:	881b      	ldrh	r3, [r3, #0]
 8000570:	2b05      	cmp	r3, #5
 8000572:	d800      	bhi.n	8000576 <input_chk+0x156>
 8000574:	e790      	b.n	8000498 <input_chk+0x78>
		}
	}

}
 8000576:	46c0      	nop			; (mov r8, r8)
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b002      	add	sp, #8
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20000010 	.word	0x20000010
 8000584:	20000004 	.word	0x20000004
 8000588:	20000054 	.word	0x20000054

0800058c <proc_state_vars>:

void proc_state_vars(void){
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	if(state_vars[LIM_sw] == CLOSE){ // Normal operation
 8000590:	4b4f      	ldr	r3, [pc, #316]	; (80006d0 <proc_state_vars+0x144>)
 8000592:	889b      	ldrh	r3, [r3, #4]
 8000594:	2b01      	cmp	r3, #1
 8000596:	d127      	bne.n	80005e8 <proc_state_vars+0x5c>
		if(sys == OFF){
 8000598:	4b4e      	ldr	r3, [pc, #312]	; (80006d4 <proc_state_vars+0x148>)
 800059a:	881b      	ldrh	r3, [r3, #0]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d10e      	bne.n	80005be <proc_state_vars+0x32>
			if(state_vars[G_sw] == CLOSE){
 80005a0:	4b4b      	ldr	r3, [pc, #300]	; (80006d0 <proc_state_vars+0x144>)
 80005a2:	881b      	ldrh	r3, [r3, #0]
 80005a4:	2b01      	cmp	r3, #1
 80005a6:	d103      	bne.n	80005b0 <proc_state_vars+0x24>
				sys = COOL;
 80005a8:	4b4a      	ldr	r3, [pc, #296]	; (80006d4 <proc_state_vars+0x148>)
 80005aa:	2202      	movs	r2, #2
 80005ac:	801a      	strh	r2, [r3, #0]
 80005ae:	e006      	b.n	80005be <proc_state_vars+0x32>
			}else if(state_vars[W_sw] == CLOSE){
 80005b0:	4b47      	ldr	r3, [pc, #284]	; (80006d0 <proc_state_vars+0x144>)
 80005b2:	885b      	ldrh	r3, [r3, #2]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d102      	bne.n	80005be <proc_state_vars+0x32>
				sys = HEAT;
 80005b8:	4b46      	ldr	r3, [pc, #280]	; (80006d4 <proc_state_vars+0x148>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	801a      	strh	r2, [r3, #0]
			}
		}

		if(fail_state == ERROR){
 80005be:	4b46      	ldr	r3, [pc, #280]	; (80006d8 <proc_state_vars+0x14c>)
 80005c0:	881b      	ldrh	r3, [r3, #0]
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d110      	bne.n	80005e8 <proc_state_vars+0x5c>
			fail_state = CLEAR;
 80005c6:	4b44      	ldr	r3, [pc, #272]	; (80006d8 <proc_state_vars+0x14c>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	801a      	strh	r2, [r3, #0]
			if(state_vars[G_sw] == OPEN){
 80005cc:	4b40      	ldr	r3, [pc, #256]	; (80006d0 <proc_state_vars+0x144>)
 80005ce:	881b      	ldrh	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d106      	bne.n	80005e2 <proc_state_vars+0x56>
				FAN_OFF;
 80005d4:	2390      	movs	r3, #144	; 0x90
 80005d6:	05db      	lsls	r3, r3, #23
 80005d8:	2200      	movs	r2, #0
 80005da:	2180      	movs	r1, #128	; 0x80
 80005dc:	0018      	movs	r0, r3
 80005de:	f000 fe6a 	bl	80012b6 <HAL_GPIO_WritePin>
			}
			proc_heat = 1;
 80005e2:	4b3e      	ldr	r3, [pc, #248]	; (80006dc <proc_state_vars+0x150>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	801a      	strh	r2, [r3, #0]
		}
	}
	if(state_vars[LIM_sw] == OPEN){ // Limit OPEN
 80005e8:	4b39      	ldr	r3, [pc, #228]	; (80006d0 <proc_state_vars+0x144>)
 80005ea:	889b      	ldrh	r3, [r3, #4]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d16b      	bne.n	80006c8 <proc_state_vars+0x13c>
		if(fail_state == CLEAR){
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <proc_state_vars+0x14c>)
 80005f2:	881b      	ldrh	r3, [r3, #0]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d128      	bne.n	800064a <proc_state_vars+0xbe>
			fail_state = ERROR;
 80005f8:	4b37      	ldr	r3, [pc, #220]	; (80006d8 <proc_state_vars+0x14c>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	801a      	strh	r2, [r3, #0]
			fail_times++;
 80005fe:	4b38      	ldr	r3, [pc, #224]	; (80006e0 <proc_state_vars+0x154>)
 8000600:	881b      	ldrh	r3, [r3, #0]
 8000602:	3301      	adds	r3, #1
 8000604:	b29a      	uxth	r2, r3
 8000606:	4b36      	ldr	r3, [pc, #216]	; (80006e0 <proc_state_vars+0x154>)
 8000608:	801a      	strh	r2, [r3, #0]
			if(fail_times >= FAIL_LIMIT){
 800060a:	4b35      	ldr	r3, [pc, #212]	; (80006e0 <proc_state_vars+0x154>)
 800060c:	881b      	ldrh	r3, [r3, #0]
 800060e:	2b02      	cmp	r3, #2
 8000610:	d91b      	bls.n	800064a <proc_state_vars+0xbe>
				sys = HEAT;
 8000612:	4b30      	ldr	r3, [pc, #192]	; (80006d4 <proc_state_vars+0x148>)
 8000614:	2201      	movs	r2, #1
 8000616:	801a      	strh	r2, [r3, #0]
				hab_timer = 0;
 8000618:	4b32      	ldr	r3, [pc, #200]	; (80006e4 <proc_state_vars+0x158>)
 800061a:	2200      	movs	r2, #0
 800061c:	801a      	strh	r2, [r3, #0]
				cont = 0;
 800061e:	4b32      	ldr	r3, [pc, #200]	; (80006e8 <proc_state_vars+0x15c>)
 8000620:	2200      	movs	r2, #0
 8000622:	801a      	strh	r2, [r3, #0]
				proc_heat = 5;
 8000624:	4b2d      	ldr	r3, [pc, #180]	; (80006dc <proc_state_vars+0x150>)
 8000626:	2205      	movs	r2, #5
 8000628:	801a      	strh	r2, [r3, #0]
				EXTGAS_OFF;
 800062a:	2380      	movs	r3, #128	; 0x80
 800062c:	0099      	lsls	r1, r3, #2
 800062e:	2390      	movs	r3, #144	; 0x90
 8000630:	05db      	lsls	r3, r3, #23
 8000632:	2200      	movs	r2, #0
 8000634:	0018      	movs	r0, r3
 8000636:	f000 fe3e 	bl	80012b6 <HAL_GPIO_WritePin>
				FAN_ON;
 800063a:	2390      	movs	r3, #144	; 0x90
 800063c:	05db      	lsls	r3, r3, #23
 800063e:	2201      	movs	r2, #1
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	0018      	movs	r0, r3
 8000644:	f000 fe37 	bl	80012b6 <HAL_GPIO_WritePin>
				while(1){
 8000648:	e7fe      	b.n	8000648 <proc_state_vars+0xbc>
					// Endless block
				}
			}
		}
		if((sys != HEAT)||(proc_heat != 5)){
 800064a:	4b22      	ldr	r3, [pc, #136]	; (80006d4 <proc_state_vars+0x148>)
 800064c:	881b      	ldrh	r3, [r3, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d103      	bne.n	800065a <proc_state_vars+0xce>
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <proc_state_vars+0x150>)
 8000654:	881b      	ldrh	r3, [r3, #0]
 8000656:	2b05      	cmp	r3, #5
 8000658:	d023      	beq.n	80006a2 <proc_state_vars+0x116>
			sys = HEAT;
 800065a:	4b1e      	ldr	r3, [pc, #120]	; (80006d4 <proc_state_vars+0x148>)
 800065c:	2201      	movs	r2, #1
 800065e:	801a      	strh	r2, [r3, #0]
			hab_timer = 0;
 8000660:	4b20      	ldr	r3, [pc, #128]	; (80006e4 <proc_state_vars+0x158>)
 8000662:	2200      	movs	r2, #0
 8000664:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000666:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <proc_state_vars+0x15c>)
 8000668:	2200      	movs	r2, #0
 800066a:	801a      	strh	r2, [r3, #0]
			hab_timer_c = 0;
 800066c:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <proc_state_vars+0x160>)
 800066e:	2200      	movs	r2, #0
 8000670:	801a      	strh	r2, [r3, #0]
			cont_c = 0;
 8000672:	4b1f      	ldr	r3, [pc, #124]	; (80006f0 <proc_state_vars+0x164>)
 8000674:	2200      	movs	r2, #0
 8000676:	801a      	strh	r2, [r3, #0]
			proc_cool = 1;
 8000678:	4b1e      	ldr	r3, [pc, #120]	; (80006f4 <proc_state_vars+0x168>)
 800067a:	2201      	movs	r2, #1
 800067c:	801a      	strh	r2, [r3, #0]
			proc_heat = 5;
 800067e:	4b17      	ldr	r3, [pc, #92]	; (80006dc <proc_state_vars+0x150>)
 8000680:	2205      	movs	r2, #5
 8000682:	801a      	strh	r2, [r3, #0]
			EXTGAS_OFF;
 8000684:	2380      	movs	r3, #128	; 0x80
 8000686:	0099      	lsls	r1, r3, #2
 8000688:	2390      	movs	r3, #144	; 0x90
 800068a:	05db      	lsls	r3, r3, #23
 800068c:	2200      	movs	r2, #0
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fe11 	bl	80012b6 <HAL_GPIO_WritePin>
			FAN_ON;
 8000694:	2390      	movs	r3, #144	; 0x90
 8000696:	05db      	lsls	r3, r3, #23
 8000698:	2201      	movs	r2, #1
 800069a:	2180      	movs	r1, #128	; 0x80
 800069c:	0018      	movs	r0, r3
 800069e:	f000 fe0a 	bl	80012b6 <HAL_GPIO_WritePin>
		}
		if(EXTGAS_STATUS == ON){
 80006a2:	2380      	movs	r3, #128	; 0x80
 80006a4:	009a      	lsls	r2, r3, #2
 80006a6:	2390      	movs	r3, #144	; 0x90
 80006a8:	05db      	lsls	r3, r3, #23
 80006aa:	0011      	movs	r1, r2
 80006ac:	0018      	movs	r0, r3
 80006ae:	f000 fde5 	bl	800127c <HAL_GPIO_ReadPin>
 80006b2:	0003      	movs	r3, r0
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d107      	bne.n	80006c8 <proc_state_vars+0x13c>
			EXTGAS_OFF;
 80006b8:	2380      	movs	r3, #128	; 0x80
 80006ba:	0099      	lsls	r1, r3, #2
 80006bc:	2390      	movs	r3, #144	; 0x90
 80006be:	05db      	lsls	r3, r3, #23
 80006c0:	2200      	movs	r2, #0
 80006c2:	0018      	movs	r0, r3
 80006c4:	f000 fdf7 	bl	80012b6 <HAL_GPIO_WritePin>
		}
	}
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	20000004 	.word	0x20000004
 80006d4:	20000044 	.word	0x20000044
 80006d8:	20000050 	.word	0x20000050
 80006dc:	20000000 	.word	0x20000000
 80006e0:	2000004e 	.word	0x2000004e
 80006e4:	2000004a 	.word	0x2000004a
 80006e8:	20000046 	.word	0x20000046
 80006ec:	2000004c 	.word	0x2000004c
 80006f0:	20000048 	.word	0x20000048
 80006f4:	20000002 	.word	0x20000002

080006f8 <main_sys>:

void main_sys(void){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
	switch(sys){
 80006fc:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <main_sys+0x3c>)
 80006fe:	881b      	ldrh	r3, [r3, #0]
 8000700:	2b03      	cmp	r3, #3
 8000702:	d00e      	beq.n	8000722 <main_sys+0x2a>
 8000704:	dc13      	bgt.n	800072e <main_sys+0x36>
 8000706:	2b02      	cmp	r3, #2
 8000708:	d005      	beq.n	8000716 <main_sys+0x1e>
 800070a:	dc10      	bgt.n	800072e <main_sys+0x36>
 800070c:	2b00      	cmp	r3, #0
 800070e:	d00d      	beq.n	800072c <main_sys+0x34>
 8000710:	2b01      	cmp	r3, #1
 8000712:	d003      	beq.n	800071c <main_sys+0x24>
		break;
	case HEAT_VENT:
		cool_process();
		heat_process();
	}
}
 8000714:	e00b      	b.n	800072e <main_sys+0x36>
		cool_process();
 8000716:	f000 f8ab 	bl	8000870 <cool_process>
		break;
 800071a:	e008      	b.n	800072e <main_sys+0x36>
		heat_process();
 800071c:	f000 f954 	bl	80009c8 <heat_process>
		break;
 8000720:	e005      	b.n	800072e <main_sys+0x36>
		cool_process();
 8000722:	f000 f8a5 	bl	8000870 <cool_process>
		heat_process();
 8000726:	f000 f94f 	bl	80009c8 <heat_process>
}
 800072a:	e000      	b.n	800072e <main_sys+0x36>
		break;
 800072c:	46c0      	nop			; (mov r8, r8)
}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	20000044 	.word	0x20000044

08000738 <indicator_update>:

void indicator_update(void){
 8000738:	b5b0      	push	{r4, r5, r7, lr}
 800073a:	af00      	add	r7, sp, #0
	if(fail_times >= FAIL_LIMIT){
 800073c:	4b48      	ldr	r3, [pc, #288]	; (8000860 <indicator_update+0x128>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	2b02      	cmp	r3, #2
 8000742:	d90e      	bls.n	8000762 <indicator_update+0x2a>
		LED_GREEN_OFF;
 8000744:	2390      	movs	r3, #144	; 0x90
 8000746:	05db      	lsls	r3, r3, #23
 8000748:	2200      	movs	r2, #0
 800074a:	2140      	movs	r1, #64	; 0x40
 800074c:	0018      	movs	r0, r3
 800074e:	f000 fdb2 	bl	80012b6 <HAL_GPIO_WritePin>
		LED_RED_ON;
 8000752:	2390      	movs	r3, #144	; 0x90
 8000754:	05db      	lsls	r3, r3, #23
 8000756:	2201      	movs	r2, #1
 8000758:	2120      	movs	r1, #32
 800075a:	0018      	movs	r0, r3
 800075c:	f000 fdab 	bl	80012b6 <HAL_GPIO_WritePin>
		}else if(state_vars[LIM_sw] == OPEN){
			LED_GREEN_OFF;
			LED_RED_TOGGLE;
		}
	}
}
 8000760:	e07b      	b.n	800085a <indicator_update+0x122>
		if(state_vars[LIM_sw] == CLOSE){
 8000762:	4b40      	ldr	r3, [pc, #256]	; (8000864 <indicator_update+0x12c>)
 8000764:	889b      	ldrh	r3, [r3, #4]
 8000766:	2b01      	cmp	r3, #1
 8000768:	d165      	bne.n	8000836 <indicator_update+0xfe>
			if((sys == HEAT)&&(proc_heat == 3)){
 800076a:	4b3f      	ldr	r3, [pc, #252]	; (8000868 <indicator_update+0x130>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d111      	bne.n	8000796 <indicator_update+0x5e>
 8000772:	4b3e      	ldr	r3, [pc, #248]	; (800086c <indicator_update+0x134>)
 8000774:	881b      	ldrh	r3, [r3, #0]
 8000776:	2b03      	cmp	r3, #3
 8000778:	d10d      	bne.n	8000796 <indicator_update+0x5e>
				LED_RED_OFF;
 800077a:	2390      	movs	r3, #144	; 0x90
 800077c:	05db      	lsls	r3, r3, #23
 800077e:	2200      	movs	r2, #0
 8000780:	2120      	movs	r1, #32
 8000782:	0018      	movs	r0, r3
 8000784:	f000 fd97 	bl	80012b6 <HAL_GPIO_WritePin>
				LED_GREEN_TOGGLE;
 8000788:	2390      	movs	r3, #144	; 0x90
 800078a:	05db      	lsls	r3, r3, #23
 800078c:	2140      	movs	r1, #64	; 0x40
 800078e:	0018      	movs	r0, r3
 8000790:	f000 fdae 	bl	80012f0 <HAL_GPIO_TogglePin>
 8000794:	e061      	b.n	800085a <indicator_update+0x122>
			}else if((sys == HEAT)&&(proc_heat == 1)&&(state_vars[VACIO_sw] == CLOSE)){
 8000796:	4b34      	ldr	r3, [pc, #208]	; (8000868 <indicator_update+0x130>)
 8000798:	881b      	ldrh	r3, [r3, #0]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d134      	bne.n	8000808 <indicator_update+0xd0>
 800079e:	4b33      	ldr	r3, [pc, #204]	; (800086c <indicator_update+0x134>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d130      	bne.n	8000808 <indicator_update+0xd0>
 80007a6:	4b2f      	ldr	r3, [pc, #188]	; (8000864 <indicator_update+0x12c>)
 80007a8:	891b      	ldrh	r3, [r3, #8]
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d12c      	bne.n	8000808 <indicator_update+0xd0>
				if(LED_GREEN_STATUS == LED_RED_STATUS){
 80007ae:	2390      	movs	r3, #144	; 0x90
 80007b0:	05db      	lsls	r3, r3, #23
 80007b2:	2140      	movs	r1, #64	; 0x40
 80007b4:	0018      	movs	r0, r3
 80007b6:	f000 fd61 	bl	800127c <HAL_GPIO_ReadPin>
 80007ba:	0003      	movs	r3, r0
 80007bc:	001c      	movs	r4, r3
 80007be:	2390      	movs	r3, #144	; 0x90
 80007c0:	05db      	lsls	r3, r3, #23
 80007c2:	2120      	movs	r1, #32
 80007c4:	0018      	movs	r0, r3
 80007c6:	f000 fd59 	bl	800127c <HAL_GPIO_ReadPin>
 80007ca:	0003      	movs	r3, r0
 80007cc:	429c      	cmp	r4, r3
 80007ce:	d10e      	bne.n	80007ee <indicator_update+0xb6>
					LED_GREEN_OFF;
 80007d0:	2390      	movs	r3, #144	; 0x90
 80007d2:	05db      	lsls	r3, r3, #23
 80007d4:	2200      	movs	r2, #0
 80007d6:	2140      	movs	r1, #64	; 0x40
 80007d8:	0018      	movs	r0, r3
 80007da:	f000 fd6c 	bl	80012b6 <HAL_GPIO_WritePin>
					LED_RED_ON;
 80007de:	2390      	movs	r3, #144	; 0x90
 80007e0:	05db      	lsls	r3, r3, #23
 80007e2:	2201      	movs	r2, #1
 80007e4:	2120      	movs	r1, #32
 80007e6:	0018      	movs	r0, r3
 80007e8:	f000 fd65 	bl	80012b6 <HAL_GPIO_WritePin>
				if(LED_GREEN_STATUS == LED_RED_STATUS){
 80007ec:	e035      	b.n	800085a <indicator_update+0x122>
					LED_GREEN_TOGGLE;
 80007ee:	2390      	movs	r3, #144	; 0x90
 80007f0:	05db      	lsls	r3, r3, #23
 80007f2:	2140      	movs	r1, #64	; 0x40
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fd7b 	bl	80012f0 <HAL_GPIO_TogglePin>
					LED_RED_TOGGLE;
 80007fa:	2390      	movs	r3, #144	; 0x90
 80007fc:	05db      	lsls	r3, r3, #23
 80007fe:	2120      	movs	r1, #32
 8000800:	0018      	movs	r0, r3
 8000802:	f000 fd75 	bl	80012f0 <HAL_GPIO_TogglePin>
				if(LED_GREEN_STATUS == LED_RED_STATUS){
 8000806:	e028      	b.n	800085a <indicator_update+0x122>
				LED_RED_OFF;
 8000808:	2390      	movs	r3, #144	; 0x90
 800080a:	05db      	lsls	r3, r3, #23
 800080c:	2200      	movs	r2, #0
 800080e:	2120      	movs	r1, #32
 8000810:	0018      	movs	r0, r3
 8000812:	f000 fd50 	bl	80012b6 <HAL_GPIO_WritePin>
				if(LED_GREEN_STATUS == OFF){
 8000816:	2390      	movs	r3, #144	; 0x90
 8000818:	05db      	lsls	r3, r3, #23
 800081a:	2140      	movs	r1, #64	; 0x40
 800081c:	0018      	movs	r0, r3
 800081e:	f000 fd2d 	bl	800127c <HAL_GPIO_ReadPin>
 8000822:	1e03      	subs	r3, r0, #0
 8000824:	d119      	bne.n	800085a <indicator_update+0x122>
					LED_GREEN_ON;
 8000826:	2390      	movs	r3, #144	; 0x90
 8000828:	05db      	lsls	r3, r3, #23
 800082a:	2201      	movs	r2, #1
 800082c:	2140      	movs	r1, #64	; 0x40
 800082e:	0018      	movs	r0, r3
 8000830:	f000 fd41 	bl	80012b6 <HAL_GPIO_WritePin>
}
 8000834:	e011      	b.n	800085a <indicator_update+0x122>
		}else if(state_vars[LIM_sw] == OPEN){
 8000836:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <indicator_update+0x12c>)
 8000838:	889b      	ldrh	r3, [r3, #4]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d10d      	bne.n	800085a <indicator_update+0x122>
			LED_GREEN_OFF;
 800083e:	2390      	movs	r3, #144	; 0x90
 8000840:	05db      	lsls	r3, r3, #23
 8000842:	2200      	movs	r2, #0
 8000844:	2140      	movs	r1, #64	; 0x40
 8000846:	0018      	movs	r0, r3
 8000848:	f000 fd35 	bl	80012b6 <HAL_GPIO_WritePin>
			LED_RED_TOGGLE;
 800084c:	2390      	movs	r3, #144	; 0x90
 800084e:	05db      	lsls	r3, r3, #23
 8000850:	2120      	movs	r1, #32
 8000852:	0018      	movs	r0, r3
 8000854:	f000 fd4c 	bl	80012f0 <HAL_GPIO_TogglePin>
}
 8000858:	e7ff      	b.n	800085a <indicator_update+0x122>
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	bdb0      	pop	{r4, r5, r7, pc}
 8000860:	2000004e 	.word	0x2000004e
 8000864:	20000004 	.word	0x20000004
 8000868:	20000044 	.word	0x20000044
 800086c:	20000000 	.word	0x20000000

08000870 <cool_process>:

void cool_process(void){
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
	switch(proc_cool){
 8000874:	4b4c      	ldr	r3, [pc, #304]	; (80009a8 <cool_process+0x138>)
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	2b03      	cmp	r3, #3
 800087a:	d02d      	beq.n	80008d8 <cool_process+0x68>
 800087c:	dc2f      	bgt.n	80008de <cool_process+0x6e>
 800087e:	2b01      	cmp	r3, #1
 8000880:	d002      	beq.n	8000888 <cool_process+0x18>
 8000882:	2b02      	cmp	r3, #2
 8000884:	d00a      	beq.n	800089c <cool_process+0x2c>
 8000886:	e02a      	b.n	80008de <cool_process+0x6e>
	case 1:
		hab_timer_c = 1;
 8000888:	4b48      	ldr	r3, [pc, #288]	; (80009ac <cool_process+0x13c>)
 800088a:	2201      	movs	r2, #1
 800088c:	801a      	strh	r2, [r3, #0]
		cont_c = 0;
 800088e:	4b48      	ldr	r3, [pc, #288]	; (80009b0 <cool_process+0x140>)
 8000890:	2200      	movs	r2, #0
 8000892:	801a      	strh	r2, [r3, #0]
		proc_cool = 2;
 8000894:	4b44      	ldr	r3, [pc, #272]	; (80009a8 <cool_process+0x138>)
 8000896:	2202      	movs	r2, #2
 8000898:	801a      	strh	r2, [r3, #0]
		break;
 800089a:	e020      	b.n	80008de <cool_process+0x6e>
	case 2:
		if((cont_c == 20)||(FAN_STATUS == ON)){ // 10s
 800089c:	4b44      	ldr	r3, [pc, #272]	; (80009b0 <cool_process+0x140>)
 800089e:	881b      	ldrh	r3, [r3, #0]
 80008a0:	2b14      	cmp	r3, #20
 80008a2:	d008      	beq.n	80008b6 <cool_process+0x46>
 80008a4:	2390      	movs	r3, #144	; 0x90
 80008a6:	05db      	lsls	r3, r3, #23
 80008a8:	2180      	movs	r1, #128	; 0x80
 80008aa:	0018      	movs	r0, r3
 80008ac:	f000 fce6 	bl	800127c <HAL_GPIO_ReadPin>
 80008b0:	0003      	movs	r3, r0
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d112      	bne.n	80008dc <cool_process+0x6c>
			FAN_ON;
 80008b6:	2390      	movs	r3, #144	; 0x90
 80008b8:	05db      	lsls	r3, r3, #23
 80008ba:	2201      	movs	r2, #1
 80008bc:	2180      	movs	r1, #128	; 0x80
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 fcf9 	bl	80012b6 <HAL_GPIO_WritePin>
			hab_timer_c = 0;
 80008c4:	4b39      	ldr	r3, [pc, #228]	; (80009ac <cool_process+0x13c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	801a      	strh	r2, [r3, #0]
			cont_c = 0;
 80008ca:	4b39      	ldr	r3, [pc, #228]	; (80009b0 <cool_process+0x140>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	801a      	strh	r2, [r3, #0]
			proc_cool = 3;
 80008d0:	4b35      	ldr	r3, [pc, #212]	; (80009a8 <cool_process+0x138>)
 80008d2:	2203      	movs	r2, #3
 80008d4:	801a      	strh	r2, [r3, #0]
		}
		break;
 80008d6:	e001      	b.n	80008dc <cool_process+0x6c>
	case 3:
		// COOL ON
		break;
 80008d8:	46c0      	nop			; (mov r8, r8)
 80008da:	e000      	b.n	80008de <cool_process+0x6e>
		break;
 80008dc:	46c0      	nop			; (mov r8, r8)
	}
	if(sys != OFF){
 80008de:	4b35      	ldr	r3, [pc, #212]	; (80009b4 <cool_process+0x144>)
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d05d      	beq.n	80009a2 <cool_process+0x132>
		if(sys == COOL){
 80008e6:	4b33      	ldr	r3, [pc, #204]	; (80009b4 <cool_process+0x144>)
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	2b02      	cmp	r3, #2
 80008ec:	d11f      	bne.n	800092e <cool_process+0xbe>
			if(state_vars[G_sw] == OPEN){
 80008ee:	4b32      	ldr	r3, [pc, #200]	; (80009b8 <cool_process+0x148>)
 80008f0:	881b      	ldrh	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d113      	bne.n	800091e <cool_process+0xae>
				hab_timer_c = 0;
 80008f6:	4b2d      	ldr	r3, [pc, #180]	; (80009ac <cool_process+0x13c>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	801a      	strh	r2, [r3, #0]
				cont_c = 0;
 80008fc:	4b2c      	ldr	r3, [pc, #176]	; (80009b0 <cool_process+0x140>)
 80008fe:	2200      	movs	r2, #0
 8000900:	801a      	strh	r2, [r3, #0]
				proc_cool = 1;
 8000902:	4b29      	ldr	r3, [pc, #164]	; (80009a8 <cool_process+0x138>)
 8000904:	2201      	movs	r2, #1
 8000906:	801a      	strh	r2, [r3, #0]
				FAN_OFF;
 8000908:	2390      	movs	r3, #144	; 0x90
 800090a:	05db      	lsls	r3, r3, #23
 800090c:	2200      	movs	r2, #0
 800090e:	2180      	movs	r1, #128	; 0x80
 8000910:	0018      	movs	r0, r3
 8000912:	f000 fcd0 	bl	80012b6 <HAL_GPIO_WritePin>
				sys = OFF;
 8000916:	4b27      	ldr	r3, [pc, #156]	; (80009b4 <cool_process+0x144>)
 8000918:	2200      	movs	r2, #0
 800091a:	801a      	strh	r2, [r3, #0]
					sys = COOL;
				}
			}
		}
	}
}
 800091c:	e041      	b.n	80009a2 <cool_process+0x132>
			}else if(state_vars[W_sw] == CLOSE){
 800091e:	4b26      	ldr	r3, [pc, #152]	; (80009b8 <cool_process+0x148>)
 8000920:	885b      	ldrh	r3, [r3, #2]
 8000922:	2b01      	cmp	r3, #1
 8000924:	d13d      	bne.n	80009a2 <cool_process+0x132>
				sys = HEAT_VENT;
 8000926:	4b23      	ldr	r3, [pc, #140]	; (80009b4 <cool_process+0x144>)
 8000928:	2203      	movs	r2, #3
 800092a:	801a      	strh	r2, [r3, #0]
}
 800092c:	e039      	b.n	80009a2 <cool_process+0x132>
		}else if(sys == HEAT_VENT){
 800092e:	4b21      	ldr	r3, [pc, #132]	; (80009b4 <cool_process+0x144>)
 8000930:	881b      	ldrh	r3, [r3, #0]
 8000932:	2b03      	cmp	r3, #3
 8000934:	d135      	bne.n	80009a2 <cool_process+0x132>
			if(state_vars[G_sw] == OPEN){
 8000936:	4b20      	ldr	r3, [pc, #128]	; (80009b8 <cool_process+0x148>)
 8000938:	881b      	ldrh	r3, [r3, #0]
 800093a:	2b00      	cmp	r3, #0
 800093c:	d117      	bne.n	800096e <cool_process+0xfe>
				hab_timer_c = 0;
 800093e:	4b1b      	ldr	r3, [pc, #108]	; (80009ac <cool_process+0x13c>)
 8000940:	2200      	movs	r2, #0
 8000942:	801a      	strh	r2, [r3, #0]
				cont_c = 0;
 8000944:	4b1a      	ldr	r3, [pc, #104]	; (80009b0 <cool_process+0x140>)
 8000946:	2200      	movs	r2, #0
 8000948:	801a      	strh	r2, [r3, #0]
				proc_cool = 1;
 800094a:	4b17      	ldr	r3, [pc, #92]	; (80009a8 <cool_process+0x138>)
 800094c:	2201      	movs	r2, #1
 800094e:	801a      	strh	r2, [r3, #0]
				sys = HEAT;
 8000950:	4b18      	ldr	r3, [pc, #96]	; (80009b4 <cool_process+0x144>)
 8000952:	2201      	movs	r2, #1
 8000954:	801a      	strh	r2, [r3, #0]
				if(proc_heat < 5){
 8000956:	4b19      	ldr	r3, [pc, #100]	; (80009bc <cool_process+0x14c>)
 8000958:	881b      	ldrh	r3, [r3, #0]
 800095a:	2b04      	cmp	r3, #4
 800095c:	d821      	bhi.n	80009a2 <cool_process+0x132>
					FAN_OFF;
 800095e:	2390      	movs	r3, #144	; 0x90
 8000960:	05db      	lsls	r3, r3, #23
 8000962:	2200      	movs	r2, #0
 8000964:	2180      	movs	r1, #128	; 0x80
 8000966:	0018      	movs	r0, r3
 8000968:	f000 fca5 	bl	80012b6 <HAL_GPIO_WritePin>
}
 800096c:	e019      	b.n	80009a2 <cool_process+0x132>
			}else if(state_vars[W_sw] == OPEN){
 800096e:	4b12      	ldr	r3, [pc, #72]	; (80009b8 <cool_process+0x148>)
 8000970:	885b      	ldrh	r3, [r3, #2]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d115      	bne.n	80009a2 <cool_process+0x132>
				if(EXTGAS_STATUS == OFF){
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	009a      	lsls	r2, r3, #2
 800097a:	2390      	movs	r3, #144	; 0x90
 800097c:	05db      	lsls	r3, r3, #23
 800097e:	0011      	movs	r1, r2
 8000980:	0018      	movs	r0, r3
 8000982:	f000 fc7b 	bl	800127c <HAL_GPIO_ReadPin>
 8000986:	1e03      	subs	r3, r0, #0
 8000988:	d10b      	bne.n	80009a2 <cool_process+0x132>
					hab_timer = 0;
 800098a:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <cool_process+0x150>)
 800098c:	2200      	movs	r2, #0
 800098e:	801a      	strh	r2, [r3, #0]
					cont = 0;
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <cool_process+0x154>)
 8000992:	2200      	movs	r2, #0
 8000994:	801a      	strh	r2, [r3, #0]
					proc_heat = 1;
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <cool_process+0x14c>)
 8000998:	2201      	movs	r2, #1
 800099a:	801a      	strh	r2, [r3, #0]
					sys = COOL;
 800099c:	4b05      	ldr	r3, [pc, #20]	; (80009b4 <cool_process+0x144>)
 800099e:	2202      	movs	r2, #2
 80009a0:	801a      	strh	r2, [r3, #0]
}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000002 	.word	0x20000002
 80009ac:	2000004c 	.word	0x2000004c
 80009b0:	20000048 	.word	0x20000048
 80009b4:	20000044 	.word	0x20000044
 80009b8:	20000004 	.word	0x20000004
 80009bc:	20000000 	.word	0x20000000
 80009c0:	2000004a 	.word	0x2000004a
 80009c4:	20000046 	.word	0x20000046

080009c8 <heat_process>:

void heat_process(void){
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
	switch(proc_heat){
 80009cc:	4b7d      	ldr	r3, [pc, #500]	; (8000bc4 <heat_process+0x1fc>)
 80009ce:	881b      	ldrh	r3, [r3, #0]
 80009d0:	2b07      	cmp	r3, #7
 80009d2:	d900      	bls.n	80009d6 <heat_process+0xe>
 80009d4:	e0ae      	b.n	8000b34 <heat_process+0x16c>
 80009d6:	009a      	lsls	r2, r3, #2
 80009d8:	4b7b      	ldr	r3, [pc, #492]	; (8000bc8 <heat_process+0x200>)
 80009da:	18d3      	adds	r3, r2, r3
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	469f      	mov	pc, r3
	case 1:
		if(state_vars[VACIO_sw] == OPEN){ // Checkeo sensor de vacio
 80009e0:	4b7a      	ldr	r3, [pc, #488]	; (8000bcc <heat_process+0x204>)
 80009e2:	891b      	ldrh	r3, [r3, #8]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d000      	beq.n	80009ea <heat_process+0x22>
 80009e8:	e099      	b.n	8000b1e <heat_process+0x156>
			hab_timer = 1;
 80009ea:	4b79      	ldr	r3, [pc, #484]	; (8000bd0 <heat_process+0x208>)
 80009ec:	2201      	movs	r2, #1
 80009ee:	801a      	strh	r2, [r3, #0]
			cont = 0;
 80009f0:	4b78      	ldr	r3, [pc, #480]	; (8000bd4 <heat_process+0x20c>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	801a      	strh	r2, [r3, #0]
			proc_heat = 2;
 80009f6:	4b73      	ldr	r3, [pc, #460]	; (8000bc4 <heat_process+0x1fc>)
 80009f8:	2202      	movs	r2, #2
 80009fa:	801a      	strh	r2, [r3, #0]
		}
		break;
 80009fc:	e08f      	b.n	8000b1e <heat_process+0x156>
	case 2:
		if(state_vars[VACIO_sw] == CLOSE){ // Checkeo sensor de vacio
 80009fe:	4b73      	ldr	r3, [pc, #460]	; (8000bcc <heat_process+0x204>)
 8000a00:	891b      	ldrh	r3, [r3, #8]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d108      	bne.n	8000a18 <heat_process+0x50>
			hab_timer = 0;
 8000a06:	4b72      	ldr	r3, [pc, #456]	; (8000bd0 <heat_process+0x208>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000a0c:	4b71      	ldr	r3, [pc, #452]	; (8000bd4 <heat_process+0x20c>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	801a      	strh	r2, [r3, #0]
			proc_heat = 1;
 8000a12:	4b6c      	ldr	r3, [pc, #432]	; (8000bc4 <heat_process+0x1fc>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	801a      	strh	r2, [r3, #0]
		}
		if(cont == 20){ // 10 segundos
 8000a18:	4b6e      	ldr	r3, [pc, #440]	; (8000bd4 <heat_process+0x20c>)
 8000a1a:	881b      	ldrh	r3, [r3, #0]
 8000a1c:	2b14      	cmp	r3, #20
 8000a1e:	d000      	beq.n	8000a22 <heat_process+0x5a>
 8000a20:	e07f      	b.n	8000b22 <heat_process+0x15a>
			EXTGAS_ON;
 8000a22:	2380      	movs	r3, #128	; 0x80
 8000a24:	0099      	lsls	r1, r3, #2
 8000a26:	2390      	movs	r3, #144	; 0x90
 8000a28:	05db      	lsls	r3, r3, #23
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f000 fc42 	bl	80012b6 <HAL_GPIO_WritePin>
			hab_timer = 0;
 8000a32:	4b67      	ldr	r3, [pc, #412]	; (8000bd0 <heat_process+0x208>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000a38:	4b66      	ldr	r3, [pc, #408]	; (8000bd4 <heat_process+0x20c>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	801a      	strh	r2, [r3, #0]
			proc_heat = 3;
 8000a3e:	4b61      	ldr	r3, [pc, #388]	; (8000bc4 <heat_process+0x1fc>)
 8000a40:	2203      	movs	r2, #3
 8000a42:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000a44:	e06d      	b.n	8000b22 <heat_process+0x15a>
	case 3:
		if(state_vars[VALV_sw] == CLOSE){ // Espera valvula
 8000a46:	4b61      	ldr	r3, [pc, #388]	; (8000bcc <heat_process+0x204>)
 8000a48:	88db      	ldrh	r3, [r3, #6]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d000      	beq.n	8000a50 <heat_process+0x88>
 8000a4e:	e06a      	b.n	8000b26 <heat_process+0x15e>
			proc_heat = 4;
 8000a50:	4b5c      	ldr	r3, [pc, #368]	; (8000bc4 <heat_process+0x1fc>)
 8000a52:	2204      	movs	r2, #4
 8000a54:	801a      	strh	r2, [r3, #0]
			hab_timer = 1;
 8000a56:	4b5e      	ldr	r3, [pc, #376]	; (8000bd0 <heat_process+0x208>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000a5c:	4b5d      	ldr	r3, [pc, #372]	; (8000bd4 <heat_process+0x20c>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000a62:	e060      	b.n	8000b26 <heat_process+0x15e>
	case 4:
		if((cont == 40)||(FAN_STATUS == ON)){ // 20 segundos
 8000a64:	4b5b      	ldr	r3, [pc, #364]	; (8000bd4 <heat_process+0x20c>)
 8000a66:	881b      	ldrh	r3, [r3, #0]
 8000a68:	2b28      	cmp	r3, #40	; 0x28
 8000a6a:	d008      	beq.n	8000a7e <heat_process+0xb6>
 8000a6c:	2390      	movs	r3, #144	; 0x90
 8000a6e:	05db      	lsls	r3, r3, #23
 8000a70:	2180      	movs	r1, #128	; 0x80
 8000a72:	0018      	movs	r0, r3
 8000a74:	f000 fc02 	bl	800127c <HAL_GPIO_ReadPin>
 8000a78:	0003      	movs	r3, r0
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d155      	bne.n	8000b2a <heat_process+0x162>
			FAN_ON;
 8000a7e:	2390      	movs	r3, #144	; 0x90
 8000a80:	05db      	lsls	r3, r3, #23
 8000a82:	2201      	movs	r2, #1
 8000a84:	2180      	movs	r1, #128	; 0x80
 8000a86:	0018      	movs	r0, r3
 8000a88:	f000 fc15 	bl	80012b6 <HAL_GPIO_WritePin>
			hab_timer = 0;
 8000a8c:	4b50      	ldr	r3, [pc, #320]	; (8000bd0 <heat_process+0x208>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000a92:	4b50      	ldr	r3, [pc, #320]	; (8000bd4 <heat_process+0x20c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	801a      	strh	r2, [r3, #0]
			proc_heat = 5;
 8000a98:	4b4a      	ldr	r3, [pc, #296]	; (8000bc4 <heat_process+0x1fc>)
 8000a9a:	2205      	movs	r2, #5
 8000a9c:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000a9e:	e044      	b.n	8000b2a <heat_process+0x162>
	case 5:
		// Funcionamiento
		break;
	case 6:
		if((cont == 40)||(EXTGAS_STATUS == OFF)){ // 20 segundos
 8000aa0:	4b4c      	ldr	r3, [pc, #304]	; (8000bd4 <heat_process+0x20c>)
 8000aa2:	881b      	ldrh	r3, [r3, #0]
 8000aa4:	2b28      	cmp	r3, #40	; 0x28
 8000aa6:	d009      	beq.n	8000abc <heat_process+0xf4>
 8000aa8:	2380      	movs	r3, #128	; 0x80
 8000aaa:	009a      	lsls	r2, r3, #2
 8000aac:	2390      	movs	r3, #144	; 0x90
 8000aae:	05db      	lsls	r3, r3, #23
 8000ab0:	0011      	movs	r1, r2
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fbe2 	bl	800127c <HAL_GPIO_ReadPin>
 8000ab8:	1e03      	subs	r3, r0, #0
 8000aba:	d138      	bne.n	8000b2e <heat_process+0x166>
			EXTGAS_OFF;
 8000abc:	2380      	movs	r3, #128	; 0x80
 8000abe:	0099      	lsls	r1, r3, #2
 8000ac0:	2390      	movs	r3, #144	; 0x90
 8000ac2:	05db      	lsls	r3, r3, #23
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 fbf5 	bl	80012b6 <HAL_GPIO_WritePin>
			cont = 0;
 8000acc:	4b41      	ldr	r3, [pc, #260]	; (8000bd4 <heat_process+0x20c>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	801a      	strh	r2, [r3, #0]
			proc_heat = 7;
 8000ad2:	4b3c      	ldr	r3, [pc, #240]	; (8000bc4 <heat_process+0x1fc>)
 8000ad4:	2207      	movs	r2, #7
 8000ad6:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000ad8:	e029      	b.n	8000b2e <heat_process+0x166>
	case 7:
		if((cont == 310)||(FAN_STATUS == OFF)){ // 2 min 35 seg
 8000ada:	4b3e      	ldr	r3, [pc, #248]	; (8000bd4 <heat_process+0x20c>)
 8000adc:	881a      	ldrh	r2, [r3, #0]
 8000ade:	239b      	movs	r3, #155	; 0x9b
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d007      	beq.n	8000af6 <heat_process+0x12e>
 8000ae6:	2390      	movs	r3, #144	; 0x90
 8000ae8:	05db      	lsls	r3, r3, #23
 8000aea:	2180      	movs	r1, #128	; 0x80
 8000aec:	0018      	movs	r0, r3
 8000aee:	f000 fbc5 	bl	800127c <HAL_GPIO_ReadPin>
 8000af2:	1e03      	subs	r3, r0, #0
 8000af4:	d11d      	bne.n	8000b32 <heat_process+0x16a>
			FAN_OFF;
 8000af6:	2390      	movs	r3, #144	; 0x90
 8000af8:	05db      	lsls	r3, r3, #23
 8000afa:	2200      	movs	r2, #0
 8000afc:	2180      	movs	r1, #128	; 0x80
 8000afe:	0018      	movs	r0, r3
 8000b00:	f000 fbd9 	bl	80012b6 <HAL_GPIO_WritePin>
			hab_timer = 0;
 8000b04:	4b32      	ldr	r3, [pc, #200]	; (8000bd0 <heat_process+0x208>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000b0a:	4b32      	ldr	r3, [pc, #200]	; (8000bd4 <heat_process+0x20c>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	801a      	strh	r2, [r3, #0]
			sys = OFF;
 8000b10:	4b31      	ldr	r3, [pc, #196]	; (8000bd8 <heat_process+0x210>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	801a      	strh	r2, [r3, #0]
			proc_heat = 1;
 8000b16:	4b2b      	ldr	r3, [pc, #172]	; (8000bc4 <heat_process+0x1fc>)
 8000b18:	2201      	movs	r2, #1
 8000b1a:	801a      	strh	r2, [r3, #0]
		}
		break;
 8000b1c:	e009      	b.n	8000b32 <heat_process+0x16a>
		break;
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	e008      	b.n	8000b34 <heat_process+0x16c>
		break;
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	e006      	b.n	8000b34 <heat_process+0x16c>
		break;
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	e004      	b.n	8000b34 <heat_process+0x16c>
		break;
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	e002      	b.n	8000b34 <heat_process+0x16c>
		break;
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	e000      	b.n	8000b34 <heat_process+0x16c>
		break;
 8000b32:	46c0      	nop			; (mov r8, r8)
	}

	if(sys != OFF){
 8000b34:	4b28      	ldr	r3, [pc, #160]	; (8000bd8 <heat_process+0x210>)
 8000b36:	881b      	ldrh	r3, [r3, #0]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d03f      	beq.n	8000bbc <heat_process+0x1f4>
		if((state_vars[W_sw] == OPEN)&&(proc_heat <= 5)&&(state_vars[LIM_sw] == CLOSE)){ // Corta señal
 8000b3c:	4b23      	ldr	r3, [pc, #140]	; (8000bcc <heat_process+0x204>)
 8000b3e:	885b      	ldrh	r3, [r3, #2]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d110      	bne.n	8000b66 <heat_process+0x19e>
 8000b44:	4b1f      	ldr	r3, [pc, #124]	; (8000bc4 <heat_process+0x1fc>)
 8000b46:	881b      	ldrh	r3, [r3, #0]
 8000b48:	2b05      	cmp	r3, #5
 8000b4a:	d80c      	bhi.n	8000b66 <heat_process+0x19e>
 8000b4c:	4b1f      	ldr	r3, [pc, #124]	; (8000bcc <heat_process+0x204>)
 8000b4e:	889b      	ldrh	r3, [r3, #4]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d108      	bne.n	8000b66 <heat_process+0x19e>
			proc_heat = 6;
 8000b54:	4b1b      	ldr	r3, [pc, #108]	; (8000bc4 <heat_process+0x1fc>)
 8000b56:	2206      	movs	r2, #6
 8000b58:	801a      	strh	r2, [r3, #0]
			hab_timer = 1;
 8000b5a:	4b1d      	ldr	r3, [pc, #116]	; (8000bd0 <heat_process+0x208>)
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000b60:	4b1c      	ldr	r3, [pc, #112]	; (8000bd4 <heat_process+0x20c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	801a      	strh	r2, [r3, #0]
		}
		if((state_vars[W_sw] == CLOSE)&&(proc_heat > 5)){ // Vuelve señal antes de terminar anterior
 8000b66:	4b19      	ldr	r3, [pc, #100]	; (8000bcc <heat_process+0x204>)
 8000b68:	885b      	ldrh	r3, [r3, #2]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d11b      	bne.n	8000ba6 <heat_process+0x1de>
 8000b6e:	4b15      	ldr	r3, [pc, #84]	; (8000bc4 <heat_process+0x1fc>)
 8000b70:	881b      	ldrh	r3, [r3, #0]
 8000b72:	2b05      	cmp	r3, #5
 8000b74:	d917      	bls.n	8000ba6 <heat_process+0x1de>
			hab_timer = 0;
 8000b76:	4b16      	ldr	r3, [pc, #88]	; (8000bd0 <heat_process+0x208>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	801a      	strh	r2, [r3, #0]
			cont = 0;
 8000b7c:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <heat_process+0x20c>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	801a      	strh	r2, [r3, #0]
			if(EXTGAS_STATUS == ON){
 8000b82:	2380      	movs	r3, #128	; 0x80
 8000b84:	009a      	lsls	r2, r3, #2
 8000b86:	2390      	movs	r3, #144	; 0x90
 8000b88:	05db      	lsls	r3, r3, #23
 8000b8a:	0011      	movs	r1, r2
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f000 fb75 	bl	800127c <HAL_GPIO_ReadPin>
 8000b92:	0003      	movs	r3, r0
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d103      	bne.n	8000ba0 <heat_process+0x1d8>
				proc_heat = 5;
 8000b98:	4b0a      	ldr	r3, [pc, #40]	; (8000bc4 <heat_process+0x1fc>)
 8000b9a:	2205      	movs	r2, #5
 8000b9c:	801a      	strh	r2, [r3, #0]
 8000b9e:	e002      	b.n	8000ba6 <heat_process+0x1de>
			}else{
				proc_heat = 1;
 8000ba0:	4b08      	ldr	r3, [pc, #32]	; (8000bc4 <heat_process+0x1fc>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	801a      	strh	r2, [r3, #0]
			}
		}
		if((state_vars[G_sw] == CLOSE)&&(state_vars[LIM_sw] == CLOSE)){
 8000ba6:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <heat_process+0x204>)
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d106      	bne.n	8000bbc <heat_process+0x1f4>
 8000bae:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <heat_process+0x204>)
 8000bb0:	889b      	ldrh	r3, [r3, #4]
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d102      	bne.n	8000bbc <heat_process+0x1f4>
			sys = HEAT_VENT;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <heat_process+0x210>)
 8000bb8:	2203      	movs	r2, #3
 8000bba:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8000bbc:	46c0      	nop			; (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	20000000 	.word	0x20000000
 8000bc8:	080020c4 	.word	0x080020c4
 8000bcc:	20000004 	.word	0x20000004
 8000bd0:	2000004a 	.word	0x2000004a
 8000bd4:	20000046 	.word	0x20000046
 8000bd8:	20000044 	.word	0x20000044

08000bdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be0:	b672      	cpsid	i
}
 8000be2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be4:	e7fe      	b.n	8000be4 <Error_Handler+0x8>
	...

08000be8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <HAL_MspInit+0x44>)
 8000bf0:	699a      	ldr	r2, [r3, #24]
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <HAL_MspInit+0x44>)
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	619a      	str	r2, [r3, #24]
 8000bfa:	4b0c      	ldr	r3, [pc, #48]	; (8000c2c <HAL_MspInit+0x44>)
 8000bfc:	699b      	ldr	r3, [r3, #24]
 8000bfe:	2201      	movs	r2, #1
 8000c00:	4013      	ands	r3, r2
 8000c02:	607b      	str	r3, [r7, #4]
 8000c04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c06:	4b09      	ldr	r3, [pc, #36]	; (8000c2c <HAL_MspInit+0x44>)
 8000c08:	69da      	ldr	r2, [r3, #28]
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <HAL_MspInit+0x44>)
 8000c0c:	2180      	movs	r1, #128	; 0x80
 8000c0e:	0549      	lsls	r1, r1, #21
 8000c10:	430a      	orrs	r2, r1
 8000c12:	61da      	str	r2, [r3, #28]
 8000c14:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <HAL_MspInit+0x44>)
 8000c16:	69da      	ldr	r2, [r3, #28]
 8000c18:	2380      	movs	r3, #128	; 0x80
 8000c1a:	055b      	lsls	r3, r3, #21
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	603b      	str	r3, [r7, #0]
 8000c20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c22:	46c0      	nop			; (mov r8, r8)
 8000c24:	46bd      	mov	sp, r7
 8000c26:	b002      	add	sp, #8
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	40021000 	.word	0x40021000

08000c30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	; (8000c78 <HAL_TIM_Base_MspInit+0x48>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d115      	bne.n	8000c6e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000c42:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <HAL_TIM_Base_MspInit+0x4c>)
 8000c44:	699a      	ldr	r2, [r3, #24]
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <HAL_TIM_Base_MspInit+0x4c>)
 8000c48:	2180      	movs	r1, #128	; 0x80
 8000c4a:	0289      	lsls	r1, r1, #10
 8000c4c:	430a      	orrs	r2, r1
 8000c4e:	619a      	str	r2, [r3, #24]
 8000c50:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <HAL_TIM_Base_MspInit+0x4c>)
 8000c52:	699a      	ldr	r2, [r3, #24]
 8000c54:	2380      	movs	r3, #128	; 0x80
 8000c56:	029b      	lsls	r3, r3, #10
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	2015      	movs	r0, #21
 8000c64:	f000 f970 	bl	8000f48 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8000c68:	2015      	movs	r0, #21
 8000c6a:	f000 f982 	bl	8000f72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	b004      	add	sp, #16
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	40014400 	.word	0x40014400
 8000c7c:	40021000 	.word	0x40021000

08000c80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c84:	e7fe      	b.n	8000c84 <NMI_Handler+0x4>

08000c86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c8a:	e7fe      	b.n	8000c8a <HardFault_Handler+0x4>

08000c8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	bd80      	pop	{r7, pc}

08000ca0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ca4:	f000 f888 	bl	8000db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ca8:	46c0      	nop			; (mov r8, r8)
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8000cb4:	4b03      	ldr	r3, [pc, #12]	; (8000cc4 <TIM16_IRQHandler+0x14>)
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f001 f810 	bl	8001cdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8000cbc:	46c0      	nop			; (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	20000060 	.word	0x20000060

08000cc8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ccc:	46c0      	nop			; (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd4:	480d      	ldr	r0, [pc, #52]	; (8000d0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cd6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cd8:	f7ff fff6 	bl	8000cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	; (8000d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	; (8000d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	; (8000d18 <LoopForever+0xe>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	; (8000d20 <LoopForever+0x16>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d02:	f001 f9a7 	bl	8002054 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d06:	f7ff fa8b 	bl	8000220 <main>

08000d0a <LoopForever>:

LoopForever:
    b LoopForever
 8000d0a:	e7fe      	b.n	8000d0a <LoopForever>
  ldr   r0, =_estack
 8000d0c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8000d18:	0800211c 	.word	0x0800211c
  ldr r2, =_sbss
 8000d1c:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8000d20:	200000ac 	.word	0x200000ac

08000d24 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC1_IRQHandler>
	...

08000d28 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d2c:	4b07      	ldr	r3, [pc, #28]	; (8000d4c <HAL_Init+0x24>)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_Init+0x24>)
 8000d32:	2110      	movs	r1, #16
 8000d34:	430a      	orrs	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000d38:	2003      	movs	r0, #3
 8000d3a:	f000 f809 	bl	8000d50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d3e:	f7ff ff53 	bl	8000be8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d42:	2300      	movs	r3, #0
}
 8000d44:	0018      	movs	r0, r3
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	40022000 	.word	0x40022000

08000d50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d50:	b590      	push	{r4, r7, lr}
 8000d52:	b083      	sub	sp, #12
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d58:	4b14      	ldr	r3, [pc, #80]	; (8000dac <HAL_InitTick+0x5c>)
 8000d5a:	681c      	ldr	r4, [r3, #0]
 8000d5c:	4b14      	ldr	r3, [pc, #80]	; (8000db0 <HAL_InitTick+0x60>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	0019      	movs	r1, r3
 8000d62:	23fa      	movs	r3, #250	; 0xfa
 8000d64:	0098      	lsls	r0, r3, #2
 8000d66:	f7ff f9cf 	bl	8000108 <__udivsi3>
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	0019      	movs	r1, r3
 8000d6e:	0020      	movs	r0, r4
 8000d70:	f7ff f9ca 	bl	8000108 <__udivsi3>
 8000d74:	0003      	movs	r3, r0
 8000d76:	0018      	movs	r0, r3
 8000d78:	f000 f90b 	bl	8000f92 <HAL_SYSTICK_Config>
 8000d7c:	1e03      	subs	r3, r0, #0
 8000d7e:	d001      	beq.n	8000d84 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e00f      	b.n	8000da4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	d80b      	bhi.n	8000da2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	425b      	negs	r3, r3
 8000d90:	2200      	movs	r2, #0
 8000d92:	0018      	movs	r0, r3
 8000d94:	f000 f8d8 	bl	8000f48 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <HAL_InitTick+0x64>)
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	e000      	b.n	8000da4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000da2:	2301      	movs	r3, #1
}
 8000da4:	0018      	movs	r0, r3
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b003      	add	sp, #12
 8000daa:	bd90      	pop	{r4, r7, pc}
 8000dac:	2000001c 	.word	0x2000001c
 8000db0:	20000024 	.word	0x20000024
 8000db4:	20000020 	.word	0x20000020

08000db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dbc:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <HAL_IncTick+0x1c>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	001a      	movs	r2, r3
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <HAL_IncTick+0x20>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	18d2      	adds	r2, r2, r3
 8000dc8:	4b03      	ldr	r3, [pc, #12]	; (8000dd8 <HAL_IncTick+0x20>)
 8000dca:	601a      	str	r2, [r3, #0]
}
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	20000024 	.word	0x20000024
 8000dd8:	200000a8 	.word	0x200000a8

08000ddc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b02      	ldr	r3, [pc, #8]	; (8000dec <HAL_GetTick+0x10>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	0018      	movs	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	200000a8 	.word	0x200000a8

08000df0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	0002      	movs	r2, r0
 8000df8:	1dfb      	adds	r3, r7, #7
 8000dfa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000dfc:	1dfb      	adds	r3, r7, #7
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b7f      	cmp	r3, #127	; 0x7f
 8000e02:	d809      	bhi.n	8000e18 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e04:	1dfb      	adds	r3, r7, #7
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	001a      	movs	r2, r3
 8000e0a:	231f      	movs	r3, #31
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <__NVIC_EnableIRQ+0x30>)
 8000e10:	2101      	movs	r1, #1
 8000e12:	4091      	lsls	r1, r2
 8000e14:	000a      	movs	r2, r1
 8000e16:	601a      	str	r2, [r3, #0]
  }
}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b002      	add	sp, #8
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	e000e100 	.word	0xe000e100

08000e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b590      	push	{r4, r7, lr}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	1dfb      	adds	r3, r7, #7
 8000e30:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000e32:	1dfb      	adds	r3, r7, #7
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	2b7f      	cmp	r3, #127	; 0x7f
 8000e38:	d828      	bhi.n	8000e8c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e3a:	4a2f      	ldr	r2, [pc, #188]	; (8000ef8 <__NVIC_SetPriority+0xd4>)
 8000e3c:	1dfb      	adds	r3, r7, #7
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	b25b      	sxtb	r3, r3
 8000e42:	089b      	lsrs	r3, r3, #2
 8000e44:	33c0      	adds	r3, #192	; 0xc0
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	589b      	ldr	r3, [r3, r2]
 8000e4a:	1dfa      	adds	r2, r7, #7
 8000e4c:	7812      	ldrb	r2, [r2, #0]
 8000e4e:	0011      	movs	r1, r2
 8000e50:	2203      	movs	r2, #3
 8000e52:	400a      	ands	r2, r1
 8000e54:	00d2      	lsls	r2, r2, #3
 8000e56:	21ff      	movs	r1, #255	; 0xff
 8000e58:	4091      	lsls	r1, r2
 8000e5a:	000a      	movs	r2, r1
 8000e5c:	43d2      	mvns	r2, r2
 8000e5e:	401a      	ands	r2, r3
 8000e60:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	019b      	lsls	r3, r3, #6
 8000e66:	22ff      	movs	r2, #255	; 0xff
 8000e68:	401a      	ands	r2, r3
 8000e6a:	1dfb      	adds	r3, r7, #7
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	0018      	movs	r0, r3
 8000e70:	2303      	movs	r3, #3
 8000e72:	4003      	ands	r3, r0
 8000e74:	00db      	lsls	r3, r3, #3
 8000e76:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e78:	481f      	ldr	r0, [pc, #124]	; (8000ef8 <__NVIC_SetPriority+0xd4>)
 8000e7a:	1dfb      	adds	r3, r7, #7
 8000e7c:	781b      	ldrb	r3, [r3, #0]
 8000e7e:	b25b      	sxtb	r3, r3
 8000e80:	089b      	lsrs	r3, r3, #2
 8000e82:	430a      	orrs	r2, r1
 8000e84:	33c0      	adds	r3, #192	; 0xc0
 8000e86:	009b      	lsls	r3, r3, #2
 8000e88:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000e8a:	e031      	b.n	8000ef0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e8c:	4a1b      	ldr	r2, [pc, #108]	; (8000efc <__NVIC_SetPriority+0xd8>)
 8000e8e:	1dfb      	adds	r3, r7, #7
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	0019      	movs	r1, r3
 8000e94:	230f      	movs	r3, #15
 8000e96:	400b      	ands	r3, r1
 8000e98:	3b08      	subs	r3, #8
 8000e9a:	089b      	lsrs	r3, r3, #2
 8000e9c:	3306      	adds	r3, #6
 8000e9e:	009b      	lsls	r3, r3, #2
 8000ea0:	18d3      	adds	r3, r2, r3
 8000ea2:	3304      	adds	r3, #4
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	1dfa      	adds	r2, r7, #7
 8000ea8:	7812      	ldrb	r2, [r2, #0]
 8000eaa:	0011      	movs	r1, r2
 8000eac:	2203      	movs	r2, #3
 8000eae:	400a      	ands	r2, r1
 8000eb0:	00d2      	lsls	r2, r2, #3
 8000eb2:	21ff      	movs	r1, #255	; 0xff
 8000eb4:	4091      	lsls	r1, r2
 8000eb6:	000a      	movs	r2, r1
 8000eb8:	43d2      	mvns	r2, r2
 8000eba:	401a      	ands	r2, r3
 8000ebc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	019b      	lsls	r3, r3, #6
 8000ec2:	22ff      	movs	r2, #255	; 0xff
 8000ec4:	401a      	ands	r2, r3
 8000ec6:	1dfb      	adds	r3, r7, #7
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	0018      	movs	r0, r3
 8000ecc:	2303      	movs	r3, #3
 8000ece:	4003      	ands	r3, r0
 8000ed0:	00db      	lsls	r3, r3, #3
 8000ed2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ed4:	4809      	ldr	r0, [pc, #36]	; (8000efc <__NVIC_SetPriority+0xd8>)
 8000ed6:	1dfb      	adds	r3, r7, #7
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	001c      	movs	r4, r3
 8000edc:	230f      	movs	r3, #15
 8000ede:	4023      	ands	r3, r4
 8000ee0:	3b08      	subs	r3, #8
 8000ee2:	089b      	lsrs	r3, r3, #2
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	3306      	adds	r3, #6
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	18c3      	adds	r3, r0, r3
 8000eec:	3304      	adds	r3, #4
 8000eee:	601a      	str	r2, [r3, #0]
}
 8000ef0:	46c0      	nop			; (mov r8, r8)
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b003      	add	sp, #12
 8000ef6:	bd90      	pop	{r4, r7, pc}
 8000ef8:	e000e100 	.word	0xe000e100
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	1e5a      	subs	r2, r3, #1
 8000f0c:	2380      	movs	r3, #128	; 0x80
 8000f0e:	045b      	lsls	r3, r3, #17
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d301      	bcc.n	8000f18 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f14:	2301      	movs	r3, #1
 8000f16:	e010      	b.n	8000f3a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f18:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <SysTick_Config+0x44>)
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	3a01      	subs	r2, #1
 8000f1e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f20:	2301      	movs	r3, #1
 8000f22:	425b      	negs	r3, r3
 8000f24:	2103      	movs	r1, #3
 8000f26:	0018      	movs	r0, r3
 8000f28:	f7ff ff7c 	bl	8000e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f2c:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <SysTick_Config+0x44>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f32:	4b04      	ldr	r3, [pc, #16]	; (8000f44 <SysTick_Config+0x44>)
 8000f34:	2207      	movs	r2, #7
 8000f36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b002      	add	sp, #8
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	e000e010 	.word	0xe000e010

08000f48 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	210f      	movs	r1, #15
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	1c02      	adds	r2, r0, #0
 8000f58:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000f5a:	68ba      	ldr	r2, [r7, #8]
 8000f5c:	187b      	adds	r3, r7, r1
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	0011      	movs	r1, r2
 8000f64:	0018      	movs	r0, r3
 8000f66:	f7ff ff5d 	bl	8000e24 <__NVIC_SetPriority>
}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	b004      	add	sp, #16
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	0002      	movs	r2, r0
 8000f7a:	1dfb      	adds	r3, r7, #7
 8000f7c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	b25b      	sxtb	r3, r3
 8000f84:	0018      	movs	r0, r3
 8000f86:	f7ff ff33 	bl	8000df0 <__NVIC_EnableIRQ>
}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b002      	add	sp, #8
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	b082      	sub	sp, #8
 8000f96:	af00      	add	r7, sp, #0
 8000f98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	0018      	movs	r0, r3
 8000f9e:	f7ff ffaf 	bl	8000f00 <SysTick_Config>
 8000fa2:	0003      	movs	r3, r0
}
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b002      	add	sp, #8
 8000faa:	bd80      	pop	{r7, pc}

08000fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fba:	e149      	b.n	8001250 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	697a      	ldr	r2, [r7, #20]
 8000fc4:	4091      	lsls	r1, r2
 8000fc6:	000a      	movs	r2, r1
 8000fc8:	4013      	ands	r3, r2
 8000fca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d100      	bne.n	8000fd4 <HAL_GPIO_Init+0x28>
 8000fd2:	e13a      	b.n	800124a <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	2203      	movs	r2, #3
 8000fda:	4013      	ands	r3, r2
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d005      	beq.n	8000fec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fe8:	2b02      	cmp	r3, #2
 8000fea:	d130      	bne.n	800104e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	409a      	lsls	r2, r3
 8000ffa:	0013      	movs	r3, r2
 8000ffc:	43da      	mvns	r2, r3
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	4013      	ands	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	68da      	ldr	r2, [r3, #12]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	005b      	lsls	r3, r3, #1
 800100c:	409a      	lsls	r2, r3
 800100e:	0013      	movs	r3, r2
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	4313      	orrs	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	693a      	ldr	r2, [r7, #16]
 800101a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001022:	2201      	movs	r2, #1
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	409a      	lsls	r2, r3
 8001028:	0013      	movs	r3, r2
 800102a:	43da      	mvns	r2, r3
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	4013      	ands	r3, r2
 8001030:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	091b      	lsrs	r3, r3, #4
 8001038:	2201      	movs	r2, #1
 800103a:	401a      	ands	r2, r3
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	409a      	lsls	r2, r3
 8001040:	0013      	movs	r3, r2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	4313      	orrs	r3, r2
 8001046:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	693a      	ldr	r2, [r7, #16]
 800104c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	2203      	movs	r2, #3
 8001054:	4013      	ands	r3, r2
 8001056:	2b03      	cmp	r3, #3
 8001058:	d017      	beq.n	800108a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	005b      	lsls	r3, r3, #1
 8001064:	2203      	movs	r2, #3
 8001066:	409a      	lsls	r2, r3
 8001068:	0013      	movs	r3, r2
 800106a:	43da      	mvns	r2, r3
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	4013      	ands	r3, r2
 8001070:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	409a      	lsls	r2, r3
 800107c:	0013      	movs	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	2203      	movs	r2, #3
 8001090:	4013      	ands	r3, r2
 8001092:	2b02      	cmp	r3, #2
 8001094:	d123      	bne.n	80010de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	08da      	lsrs	r2, r3, #3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	3208      	adds	r2, #8
 800109e:	0092      	lsls	r2, r2, #2
 80010a0:	58d3      	ldr	r3, [r2, r3]
 80010a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010a4:	697b      	ldr	r3, [r7, #20]
 80010a6:	2207      	movs	r2, #7
 80010a8:	4013      	ands	r3, r2
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	220f      	movs	r2, #15
 80010ae:	409a      	lsls	r2, r3
 80010b0:	0013      	movs	r3, r2
 80010b2:	43da      	mvns	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4013      	ands	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	691a      	ldr	r2, [r3, #16]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	2107      	movs	r1, #7
 80010c2:	400b      	ands	r3, r1
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	409a      	lsls	r2, r3
 80010c8:	0013      	movs	r3, r2
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	08da      	lsrs	r2, r3, #3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3208      	adds	r2, #8
 80010d8:	0092      	lsls	r2, r2, #2
 80010da:	6939      	ldr	r1, [r7, #16]
 80010dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	2203      	movs	r2, #3
 80010ea:	409a      	lsls	r2, r3
 80010ec:	0013      	movs	r3, r2
 80010ee:	43da      	mvns	r2, r3
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	4013      	ands	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2203      	movs	r2, #3
 80010fc:	401a      	ands	r2, r3
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	409a      	lsls	r2, r3
 8001104:	0013      	movs	r3, r2
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	693a      	ldr	r2, [r7, #16]
 8001110:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	23c0      	movs	r3, #192	; 0xc0
 8001118:	029b      	lsls	r3, r3, #10
 800111a:	4013      	ands	r3, r2
 800111c:	d100      	bne.n	8001120 <HAL_GPIO_Init+0x174>
 800111e:	e094      	b.n	800124a <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001120:	4b51      	ldr	r3, [pc, #324]	; (8001268 <HAL_GPIO_Init+0x2bc>)
 8001122:	699a      	ldr	r2, [r3, #24]
 8001124:	4b50      	ldr	r3, [pc, #320]	; (8001268 <HAL_GPIO_Init+0x2bc>)
 8001126:	2101      	movs	r1, #1
 8001128:	430a      	orrs	r2, r1
 800112a:	619a      	str	r2, [r3, #24]
 800112c:	4b4e      	ldr	r3, [pc, #312]	; (8001268 <HAL_GPIO_Init+0x2bc>)
 800112e:	699b      	ldr	r3, [r3, #24]
 8001130:	2201      	movs	r2, #1
 8001132:	4013      	ands	r3, r2
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001138:	4a4c      	ldr	r2, [pc, #304]	; (800126c <HAL_GPIO_Init+0x2c0>)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	089b      	lsrs	r3, r3, #2
 800113e:	3302      	adds	r3, #2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	589b      	ldr	r3, [r3, r2]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	2203      	movs	r2, #3
 800114a:	4013      	ands	r3, r2
 800114c:	009b      	lsls	r3, r3, #2
 800114e:	220f      	movs	r2, #15
 8001150:	409a      	lsls	r2, r3
 8001152:	0013      	movs	r3, r2
 8001154:	43da      	mvns	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800115c:	687a      	ldr	r2, [r7, #4]
 800115e:	2390      	movs	r3, #144	; 0x90
 8001160:	05db      	lsls	r3, r3, #23
 8001162:	429a      	cmp	r2, r3
 8001164:	d00d      	beq.n	8001182 <HAL_GPIO_Init+0x1d6>
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	4a41      	ldr	r2, [pc, #260]	; (8001270 <HAL_GPIO_Init+0x2c4>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d007      	beq.n	800117e <HAL_GPIO_Init+0x1d2>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	4a40      	ldr	r2, [pc, #256]	; (8001274 <HAL_GPIO_Init+0x2c8>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d101      	bne.n	800117a <HAL_GPIO_Init+0x1ce>
 8001176:	2302      	movs	r3, #2
 8001178:	e004      	b.n	8001184 <HAL_GPIO_Init+0x1d8>
 800117a:	2305      	movs	r3, #5
 800117c:	e002      	b.n	8001184 <HAL_GPIO_Init+0x1d8>
 800117e:	2301      	movs	r3, #1
 8001180:	e000      	b.n	8001184 <HAL_GPIO_Init+0x1d8>
 8001182:	2300      	movs	r3, #0
 8001184:	697a      	ldr	r2, [r7, #20]
 8001186:	2103      	movs	r1, #3
 8001188:	400a      	ands	r2, r1
 800118a:	0092      	lsls	r2, r2, #2
 800118c:	4093      	lsls	r3, r2
 800118e:	693a      	ldr	r2, [r7, #16]
 8001190:	4313      	orrs	r3, r2
 8001192:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001194:	4935      	ldr	r1, [pc, #212]	; (800126c <HAL_GPIO_Init+0x2c0>)
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	089b      	lsrs	r3, r3, #2
 800119a:	3302      	adds	r3, #2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011a2:	4b35      	ldr	r3, [pc, #212]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	43da      	mvns	r2, r3
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	4013      	ands	r3, r2
 80011b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	2380      	movs	r3, #128	; 0x80
 80011b8:	035b      	lsls	r3, r3, #13
 80011ba:	4013      	ands	r3, r2
 80011bc:	d003      	beq.n	80011c6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	4313      	orrs	r3, r2
 80011c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80011c6:	4b2c      	ldr	r3, [pc, #176]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80011cc:	4b2a      	ldr	r3, [pc, #168]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	43da      	mvns	r2, r3
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4013      	ands	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	039b      	lsls	r3, r3, #14
 80011e4:	4013      	ands	r3, r2
 80011e6:	d003      	beq.n	80011f0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80011e8:	693a      	ldr	r2, [r7, #16]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80011f6:	4b20      	ldr	r3, [pc, #128]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	43da      	mvns	r2, r3
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685a      	ldr	r2, [r3, #4]
 800120a:	2380      	movs	r3, #128	; 0x80
 800120c:	029b      	lsls	r3, r3, #10
 800120e:	4013      	ands	r3, r2
 8001210:	d003      	beq.n	800121a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4313      	orrs	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800121a:	4b17      	ldr	r3, [pc, #92]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8001220:	4b15      	ldr	r3, [pc, #84]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	43da      	mvns	r2, r3
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	4013      	ands	r3, r2
 800122e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	2380      	movs	r3, #128	; 0x80
 8001236:	025b      	lsls	r3, r3, #9
 8001238:	4013      	ands	r3, r2
 800123a:	d003      	beq.n	8001244 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 800123c:	693a      	ldr	r2, [r7, #16]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	4313      	orrs	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001244:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <HAL_GPIO_Init+0x2cc>)
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	3301      	adds	r3, #1
 800124e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	40da      	lsrs	r2, r3
 8001258:	1e13      	subs	r3, r2, #0
 800125a:	d000      	beq.n	800125e <HAL_GPIO_Init+0x2b2>
 800125c:	e6ae      	b.n	8000fbc <HAL_GPIO_Init+0x10>
  } 
}
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	46c0      	nop			; (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	b006      	add	sp, #24
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40021000 	.word	0x40021000
 800126c:	40010000 	.word	0x40010000
 8001270:	48000400 	.word	0x48000400
 8001274:	48000800 	.word	0x48000800
 8001278:	40010400 	.word	0x40010400

0800127c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
 8001284:	000a      	movs	r2, r1
 8001286:	1cbb      	adds	r3, r7, #2
 8001288:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	691b      	ldr	r3, [r3, #16]
 800128e:	1cba      	adds	r2, r7, #2
 8001290:	8812      	ldrh	r2, [r2, #0]
 8001292:	4013      	ands	r3, r2
 8001294:	d004      	beq.n	80012a0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001296:	230f      	movs	r3, #15
 8001298:	18fb      	adds	r3, r7, r3
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
 800129e:	e003      	b.n	80012a8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012a0:	230f      	movs	r3, #15
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80012a8:	230f      	movs	r3, #15
 80012aa:	18fb      	adds	r3, r7, r3
 80012ac:	781b      	ldrb	r3, [r3, #0]
  }
 80012ae:	0018      	movs	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	b004      	add	sp, #16
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
 80012be:	0008      	movs	r0, r1
 80012c0:	0011      	movs	r1, r2
 80012c2:	1cbb      	adds	r3, r7, #2
 80012c4:	1c02      	adds	r2, r0, #0
 80012c6:	801a      	strh	r2, [r3, #0]
 80012c8:	1c7b      	adds	r3, r7, #1
 80012ca:	1c0a      	adds	r2, r1, #0
 80012cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012ce:	1c7b      	adds	r3, r7, #1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d004      	beq.n	80012e0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012d6:	1cbb      	adds	r3, r7, #2
 80012d8:	881a      	ldrh	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012de:	e003      	b.n	80012e8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012e0:	1cbb      	adds	r3, r7, #2
 80012e2:	881a      	ldrh	r2, [r3, #0]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012e8:	46c0      	nop			; (mov r8, r8)
 80012ea:	46bd      	mov	sp, r7
 80012ec:	b002      	add	sp, #8
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
 80012f8:	000a      	movs	r2, r1
 80012fa:	1cbb      	adds	r3, r7, #2
 80012fc:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	695b      	ldr	r3, [r3, #20]
 8001302:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001304:	1cbb      	adds	r3, r7, #2
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	4013      	ands	r3, r2
 800130c:	041a      	lsls	r2, r3, #16
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	43db      	mvns	r3, r3
 8001312:	1cb9      	adds	r1, r7, #2
 8001314:	8809      	ldrh	r1, [r1, #0]
 8001316:	400b      	ands	r3, r1
 8001318:	431a      	orrs	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	619a      	str	r2, [r3, #24]
}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	46bd      	mov	sp, r7
 8001322:	b004      	add	sp, #16
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b088      	sub	sp, #32
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e301      	b.n	800193e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2201      	movs	r2, #1
 8001340:	4013      	ands	r3, r2
 8001342:	d100      	bne.n	8001346 <HAL_RCC_OscConfig+0x1e>
 8001344:	e08d      	b.n	8001462 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001346:	4bc3      	ldr	r3, [pc, #780]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	220c      	movs	r2, #12
 800134c:	4013      	ands	r3, r2
 800134e:	2b04      	cmp	r3, #4
 8001350:	d00e      	beq.n	8001370 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001352:	4bc0      	ldr	r3, [pc, #768]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	220c      	movs	r2, #12
 8001358:	4013      	ands	r3, r2
 800135a:	2b08      	cmp	r3, #8
 800135c:	d116      	bne.n	800138c <HAL_RCC_OscConfig+0x64>
 800135e:	4bbd      	ldr	r3, [pc, #756]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	2380      	movs	r3, #128	; 0x80
 8001364:	025b      	lsls	r3, r3, #9
 8001366:	401a      	ands	r2, r3
 8001368:	2380      	movs	r3, #128	; 0x80
 800136a:	025b      	lsls	r3, r3, #9
 800136c:	429a      	cmp	r2, r3
 800136e:	d10d      	bne.n	800138c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001370:	4bb8      	ldr	r3, [pc, #736]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	029b      	lsls	r3, r3, #10
 8001378:	4013      	ands	r3, r2
 800137a:	d100      	bne.n	800137e <HAL_RCC_OscConfig+0x56>
 800137c:	e070      	b.n	8001460 <HAL_RCC_OscConfig+0x138>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d000      	beq.n	8001388 <HAL_RCC_OscConfig+0x60>
 8001386:	e06b      	b.n	8001460 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001388:	2301      	movs	r3, #1
 800138a:	e2d8      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b01      	cmp	r3, #1
 8001392:	d107      	bne.n	80013a4 <HAL_RCC_OscConfig+0x7c>
 8001394:	4baf      	ldr	r3, [pc, #700]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	4bae      	ldr	r3, [pc, #696]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800139a:	2180      	movs	r1, #128	; 0x80
 800139c:	0249      	lsls	r1, r1, #9
 800139e:	430a      	orrs	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	e02f      	b.n	8001404 <HAL_RCC_OscConfig+0xdc>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d10c      	bne.n	80013c6 <HAL_RCC_OscConfig+0x9e>
 80013ac:	4ba9      	ldr	r3, [pc, #676]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4ba8      	ldr	r3, [pc, #672]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013b2:	49a9      	ldr	r1, [pc, #676]	; (8001658 <HAL_RCC_OscConfig+0x330>)
 80013b4:	400a      	ands	r2, r1
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	4ba6      	ldr	r3, [pc, #664]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	4ba5      	ldr	r3, [pc, #660]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013be:	49a7      	ldr	r1, [pc, #668]	; (800165c <HAL_RCC_OscConfig+0x334>)
 80013c0:	400a      	ands	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	e01e      	b.n	8001404 <HAL_RCC_OscConfig+0xdc>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	2b05      	cmp	r3, #5
 80013cc:	d10e      	bne.n	80013ec <HAL_RCC_OscConfig+0xc4>
 80013ce:	4ba1      	ldr	r3, [pc, #644]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	4ba0      	ldr	r3, [pc, #640]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013d4:	2180      	movs	r1, #128	; 0x80
 80013d6:	02c9      	lsls	r1, r1, #11
 80013d8:	430a      	orrs	r2, r1
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	4b9d      	ldr	r3, [pc, #628]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b9c      	ldr	r3, [pc, #624]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013e2:	2180      	movs	r1, #128	; 0x80
 80013e4:	0249      	lsls	r1, r1, #9
 80013e6:	430a      	orrs	r2, r1
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	e00b      	b.n	8001404 <HAL_RCC_OscConfig+0xdc>
 80013ec:	4b99      	ldr	r3, [pc, #612]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	4b98      	ldr	r3, [pc, #608]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013f2:	4999      	ldr	r1, [pc, #612]	; (8001658 <HAL_RCC_OscConfig+0x330>)
 80013f4:	400a      	ands	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	4b96      	ldr	r3, [pc, #600]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b95      	ldr	r3, [pc, #596]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80013fe:	4997      	ldr	r1, [pc, #604]	; (800165c <HAL_RCC_OscConfig+0x334>)
 8001400:	400a      	ands	r2, r1
 8001402:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d014      	beq.n	8001436 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800140c:	f7ff fce6 	bl	8000ddc <HAL_GetTick>
 8001410:	0003      	movs	r3, r0
 8001412:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001414:	e008      	b.n	8001428 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001416:	f7ff fce1 	bl	8000ddc <HAL_GetTick>
 800141a:	0002      	movs	r2, r0
 800141c:	69bb      	ldr	r3, [r7, #24]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	2b64      	cmp	r3, #100	; 0x64
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e28a      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001428:	4b8a      	ldr	r3, [pc, #552]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2380      	movs	r3, #128	; 0x80
 800142e:	029b      	lsls	r3, r3, #10
 8001430:	4013      	ands	r3, r2
 8001432:	d0f0      	beq.n	8001416 <HAL_RCC_OscConfig+0xee>
 8001434:	e015      	b.n	8001462 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001436:	f7ff fcd1 	bl	8000ddc <HAL_GetTick>
 800143a:	0003      	movs	r3, r0
 800143c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800143e:	e008      	b.n	8001452 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001440:	f7ff fccc 	bl	8000ddc <HAL_GetTick>
 8001444:	0002      	movs	r2, r0
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b64      	cmp	r3, #100	; 0x64
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e275      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001452:	4b80      	ldr	r3, [pc, #512]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	2380      	movs	r3, #128	; 0x80
 8001458:	029b      	lsls	r3, r3, #10
 800145a:	4013      	ands	r3, r2
 800145c:	d1f0      	bne.n	8001440 <HAL_RCC_OscConfig+0x118>
 800145e:	e000      	b.n	8001462 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001460:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2202      	movs	r2, #2
 8001468:	4013      	ands	r3, r2
 800146a:	d100      	bne.n	800146e <HAL_RCC_OscConfig+0x146>
 800146c:	e069      	b.n	8001542 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800146e:	4b79      	ldr	r3, [pc, #484]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	220c      	movs	r2, #12
 8001474:	4013      	ands	r3, r2
 8001476:	d00b      	beq.n	8001490 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001478:	4b76      	ldr	r3, [pc, #472]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	220c      	movs	r2, #12
 800147e:	4013      	ands	r3, r2
 8001480:	2b08      	cmp	r3, #8
 8001482:	d11c      	bne.n	80014be <HAL_RCC_OscConfig+0x196>
 8001484:	4b73      	ldr	r3, [pc, #460]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001486:	685a      	ldr	r2, [r3, #4]
 8001488:	2380      	movs	r3, #128	; 0x80
 800148a:	025b      	lsls	r3, r3, #9
 800148c:	4013      	ands	r3, r2
 800148e:	d116      	bne.n	80014be <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001490:	4b70      	ldr	r3, [pc, #448]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	2202      	movs	r2, #2
 8001496:	4013      	ands	r3, r2
 8001498:	d005      	beq.n	80014a6 <HAL_RCC_OscConfig+0x17e>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68db      	ldr	r3, [r3, #12]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d001      	beq.n	80014a6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e24b      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a6:	4b6b      	ldr	r3, [pc, #428]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	22f8      	movs	r2, #248	; 0xf8
 80014ac:	4393      	bics	r3, r2
 80014ae:	0019      	movs	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	691b      	ldr	r3, [r3, #16]
 80014b4:	00da      	lsls	r2, r3, #3
 80014b6:	4b67      	ldr	r3, [pc, #412]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014b8:	430a      	orrs	r2, r1
 80014ba:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014bc:	e041      	b.n	8001542 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	68db      	ldr	r3, [r3, #12]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d024      	beq.n	8001510 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014c6:	4b63      	ldr	r3, [pc, #396]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b62      	ldr	r3, [pc, #392]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014cc:	2101      	movs	r1, #1
 80014ce:	430a      	orrs	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d2:	f7ff fc83 	bl	8000ddc <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014dc:	f7ff fc7e 	bl	8000ddc <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e227      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ee:	4b59      	ldr	r3, [pc, #356]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	d0f1      	beq.n	80014dc <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014f8:	4b56      	ldr	r3, [pc, #344]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	22f8      	movs	r2, #248	; 0xf8
 80014fe:	4393      	bics	r3, r2
 8001500:	0019      	movs	r1, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	691b      	ldr	r3, [r3, #16]
 8001506:	00da      	lsls	r2, r3, #3
 8001508:	4b52      	ldr	r3, [pc, #328]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800150a:	430a      	orrs	r2, r1
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	e018      	b.n	8001542 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001510:	4b50      	ldr	r3, [pc, #320]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b4f      	ldr	r3, [pc, #316]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001516:	2101      	movs	r1, #1
 8001518:	438a      	bics	r2, r1
 800151a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800151c:	f7ff fc5e 	bl	8000ddc <HAL_GetTick>
 8001520:	0003      	movs	r3, r0
 8001522:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001526:	f7ff fc59 	bl	8000ddc <HAL_GetTick>
 800152a:	0002      	movs	r2, r0
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e202      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001538:	4b46      	ldr	r3, [pc, #280]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2202      	movs	r2, #2
 800153e:	4013      	ands	r3, r2
 8001540:	d1f1      	bne.n	8001526 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2208      	movs	r2, #8
 8001548:	4013      	ands	r3, r2
 800154a:	d036      	beq.n	80015ba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	69db      	ldr	r3, [r3, #28]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d019      	beq.n	8001588 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001554:	4b3f      	ldr	r3, [pc, #252]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001556:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001558:	4b3e      	ldr	r3, [pc, #248]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800155a:	2101      	movs	r1, #1
 800155c:	430a      	orrs	r2, r1
 800155e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001560:	f7ff fc3c 	bl	8000ddc <HAL_GetTick>
 8001564:	0003      	movs	r3, r0
 8001566:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001568:	e008      	b.n	800157c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800156a:	f7ff fc37 	bl	8000ddc <HAL_GetTick>
 800156e:	0002      	movs	r2, r0
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d901      	bls.n	800157c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001578:	2303      	movs	r3, #3
 800157a:	e1e0      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800157c:	4b35      	ldr	r3, [pc, #212]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800157e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001580:	2202      	movs	r2, #2
 8001582:	4013      	ands	r3, r2
 8001584:	d0f1      	beq.n	800156a <HAL_RCC_OscConfig+0x242>
 8001586:	e018      	b.n	80015ba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001588:	4b32      	ldr	r3, [pc, #200]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800158a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800158c:	4b31      	ldr	r3, [pc, #196]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800158e:	2101      	movs	r1, #1
 8001590:	438a      	bics	r2, r1
 8001592:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001594:	f7ff fc22 	bl	8000ddc <HAL_GetTick>
 8001598:	0003      	movs	r3, r0
 800159a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800159c:	e008      	b.n	80015b0 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800159e:	f7ff fc1d 	bl	8000ddc <HAL_GetTick>
 80015a2:	0002      	movs	r2, r0
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d901      	bls.n	80015b0 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80015ac:	2303      	movs	r3, #3
 80015ae:	e1c6      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b0:	4b28      	ldr	r3, [pc, #160]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015b4:	2202      	movs	r2, #2
 80015b6:	4013      	ands	r3, r2
 80015b8:	d1f1      	bne.n	800159e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	2204      	movs	r2, #4
 80015c0:	4013      	ands	r3, r2
 80015c2:	d100      	bne.n	80015c6 <HAL_RCC_OscConfig+0x29e>
 80015c4:	e0b4      	b.n	8001730 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c6:	201f      	movs	r0, #31
 80015c8:	183b      	adds	r3, r7, r0
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ce:	4b21      	ldr	r3, [pc, #132]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015d0:	69da      	ldr	r2, [r3, #28]
 80015d2:	2380      	movs	r3, #128	; 0x80
 80015d4:	055b      	lsls	r3, r3, #21
 80015d6:	4013      	ands	r3, r2
 80015d8:	d110      	bne.n	80015fc <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015da:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015dc:	69da      	ldr	r2, [r3, #28]
 80015de:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015e0:	2180      	movs	r1, #128	; 0x80
 80015e2:	0549      	lsls	r1, r1, #21
 80015e4:	430a      	orrs	r2, r1
 80015e6:	61da      	str	r2, [r3, #28]
 80015e8:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 80015ea:	69da      	ldr	r2, [r3, #28]
 80015ec:	2380      	movs	r3, #128	; 0x80
 80015ee:	055b      	lsls	r3, r3, #21
 80015f0:	4013      	ands	r3, r2
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80015f6:	183b      	adds	r3, r7, r0
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fc:	4b18      	ldr	r3, [pc, #96]	; (8001660 <HAL_RCC_OscConfig+0x338>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4013      	ands	r3, r2
 8001606:	d11a      	bne.n	800163e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001608:	4b15      	ldr	r3, [pc, #84]	; (8001660 <HAL_RCC_OscConfig+0x338>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_RCC_OscConfig+0x338>)
 800160e:	2180      	movs	r1, #128	; 0x80
 8001610:	0049      	lsls	r1, r1, #1
 8001612:	430a      	orrs	r2, r1
 8001614:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001616:	f7ff fbe1 	bl	8000ddc <HAL_GetTick>
 800161a:	0003      	movs	r3, r0
 800161c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001620:	f7ff fbdc 	bl	8000ddc <HAL_GetTick>
 8001624:	0002      	movs	r2, r0
 8001626:	69bb      	ldr	r3, [r7, #24]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	; 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e185      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001632:	4b0b      	ldr	r3, [pc, #44]	; (8001660 <HAL_RCC_OscConfig+0x338>)
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	2380      	movs	r3, #128	; 0x80
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	4013      	ands	r3, r2
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d10e      	bne.n	8001664 <HAL_RCC_OscConfig+0x33c>
 8001646:	4b03      	ldr	r3, [pc, #12]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 8001648:	6a1a      	ldr	r2, [r3, #32]
 800164a:	4b02      	ldr	r3, [pc, #8]	; (8001654 <HAL_RCC_OscConfig+0x32c>)
 800164c:	2101      	movs	r1, #1
 800164e:	430a      	orrs	r2, r1
 8001650:	621a      	str	r2, [r3, #32]
 8001652:	e035      	b.n	80016c0 <HAL_RCC_OscConfig+0x398>
 8001654:	40021000 	.word	0x40021000
 8001658:	fffeffff 	.word	0xfffeffff
 800165c:	fffbffff 	.word	0xfffbffff
 8001660:	40007000 	.word	0x40007000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d10c      	bne.n	8001686 <HAL_RCC_OscConfig+0x35e>
 800166c:	4bb6      	ldr	r3, [pc, #728]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800166e:	6a1a      	ldr	r2, [r3, #32]
 8001670:	4bb5      	ldr	r3, [pc, #724]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001672:	2101      	movs	r1, #1
 8001674:	438a      	bics	r2, r1
 8001676:	621a      	str	r2, [r3, #32]
 8001678:	4bb3      	ldr	r3, [pc, #716]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800167a:	6a1a      	ldr	r2, [r3, #32]
 800167c:	4bb2      	ldr	r3, [pc, #712]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800167e:	2104      	movs	r1, #4
 8001680:	438a      	bics	r2, r1
 8001682:	621a      	str	r2, [r3, #32]
 8001684:	e01c      	b.n	80016c0 <HAL_RCC_OscConfig+0x398>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	2b05      	cmp	r3, #5
 800168c:	d10c      	bne.n	80016a8 <HAL_RCC_OscConfig+0x380>
 800168e:	4bae      	ldr	r3, [pc, #696]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001690:	6a1a      	ldr	r2, [r3, #32]
 8001692:	4bad      	ldr	r3, [pc, #692]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001694:	2104      	movs	r1, #4
 8001696:	430a      	orrs	r2, r1
 8001698:	621a      	str	r2, [r3, #32]
 800169a:	4bab      	ldr	r3, [pc, #684]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800169c:	6a1a      	ldr	r2, [r3, #32]
 800169e:	4baa      	ldr	r3, [pc, #680]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80016a0:	2101      	movs	r1, #1
 80016a2:	430a      	orrs	r2, r1
 80016a4:	621a      	str	r2, [r3, #32]
 80016a6:	e00b      	b.n	80016c0 <HAL_RCC_OscConfig+0x398>
 80016a8:	4ba7      	ldr	r3, [pc, #668]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80016aa:	6a1a      	ldr	r2, [r3, #32]
 80016ac:	4ba6      	ldr	r3, [pc, #664]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80016ae:	2101      	movs	r1, #1
 80016b0:	438a      	bics	r2, r1
 80016b2:	621a      	str	r2, [r3, #32]
 80016b4:	4ba4      	ldr	r3, [pc, #656]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80016b6:	6a1a      	ldr	r2, [r3, #32]
 80016b8:	4ba3      	ldr	r3, [pc, #652]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80016ba:	2104      	movs	r1, #4
 80016bc:	438a      	bics	r2, r1
 80016be:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d014      	beq.n	80016f2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c8:	f7ff fb88 	bl	8000ddc <HAL_GetTick>
 80016cc:	0003      	movs	r3, r0
 80016ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016d0:	e009      	b.n	80016e6 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016d2:	f7ff fb83 	bl	8000ddc <HAL_GetTick>
 80016d6:	0002      	movs	r2, r0
 80016d8:	69bb      	ldr	r3, [r7, #24]
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	4a9b      	ldr	r2, [pc, #620]	; (800194c <HAL_RCC_OscConfig+0x624>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e12b      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e6:	4b98      	ldr	r3, [pc, #608]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	2202      	movs	r2, #2
 80016ec:	4013      	ands	r3, r2
 80016ee:	d0f0      	beq.n	80016d2 <HAL_RCC_OscConfig+0x3aa>
 80016f0:	e013      	b.n	800171a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016f2:	f7ff fb73 	bl	8000ddc <HAL_GetTick>
 80016f6:	0003      	movs	r3, r0
 80016f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016fa:	e009      	b.n	8001710 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016fc:	f7ff fb6e 	bl	8000ddc <HAL_GetTick>
 8001700:	0002      	movs	r2, r0
 8001702:	69bb      	ldr	r3, [r7, #24]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	4a91      	ldr	r2, [pc, #580]	; (800194c <HAL_RCC_OscConfig+0x624>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e116      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001710:	4b8d      	ldr	r3, [pc, #564]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001712:	6a1b      	ldr	r3, [r3, #32]
 8001714:	2202      	movs	r2, #2
 8001716:	4013      	ands	r3, r2
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800171a:	231f      	movs	r3, #31
 800171c:	18fb      	adds	r3, r7, r3
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d105      	bne.n	8001730 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001724:	4b88      	ldr	r3, [pc, #544]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001726:	69da      	ldr	r2, [r3, #28]
 8001728:	4b87      	ldr	r3, [pc, #540]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800172a:	4989      	ldr	r1, [pc, #548]	; (8001950 <HAL_RCC_OscConfig+0x628>)
 800172c:	400a      	ands	r2, r1
 800172e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2210      	movs	r2, #16
 8001736:	4013      	ands	r3, r2
 8001738:	d063      	beq.n	8001802 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	2b01      	cmp	r3, #1
 8001740:	d12a      	bne.n	8001798 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001742:	4b81      	ldr	r3, [pc, #516]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001744:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001746:	4b80      	ldr	r3, [pc, #512]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001748:	2104      	movs	r1, #4
 800174a:	430a      	orrs	r2, r1
 800174c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800174e:	4b7e      	ldr	r3, [pc, #504]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001750:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001752:	4b7d      	ldr	r3, [pc, #500]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001754:	2101      	movs	r1, #1
 8001756:	430a      	orrs	r2, r1
 8001758:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800175a:	f7ff fb3f 	bl	8000ddc <HAL_GetTick>
 800175e:	0003      	movs	r3, r0
 8001760:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001764:	f7ff fb3a 	bl	8000ddc <HAL_GetTick>
 8001768:	0002      	movs	r2, r0
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e0e3      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001776:	4b74      	ldr	r3, [pc, #464]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800177a:	2202      	movs	r2, #2
 800177c:	4013      	ands	r3, r2
 800177e:	d0f1      	beq.n	8001764 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001780:	4b71      	ldr	r3, [pc, #452]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001784:	22f8      	movs	r2, #248	; 0xf8
 8001786:	4393      	bics	r3, r2
 8001788:	0019      	movs	r1, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	00da      	lsls	r2, r3, #3
 8001790:	4b6d      	ldr	r3, [pc, #436]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001792:	430a      	orrs	r2, r1
 8001794:	635a      	str	r2, [r3, #52]	; 0x34
 8001796:	e034      	b.n	8001802 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	695b      	ldr	r3, [r3, #20]
 800179c:	3305      	adds	r3, #5
 800179e:	d111      	bne.n	80017c4 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80017a0:	4b69      	ldr	r3, [pc, #420]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017a4:	4b68      	ldr	r3, [pc, #416]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017a6:	2104      	movs	r1, #4
 80017a8:	438a      	bics	r2, r1
 80017aa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80017ac:	4b66      	ldr	r3, [pc, #408]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b0:	22f8      	movs	r2, #248	; 0xf8
 80017b2:	4393      	bics	r3, r2
 80017b4:	0019      	movs	r1, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	699b      	ldr	r3, [r3, #24]
 80017ba:	00da      	lsls	r2, r3, #3
 80017bc:	4b62      	ldr	r3, [pc, #392]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017be:	430a      	orrs	r2, r1
 80017c0:	635a      	str	r2, [r3, #52]	; 0x34
 80017c2:	e01e      	b.n	8001802 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80017c4:	4b60      	ldr	r3, [pc, #384]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017c8:	4b5f      	ldr	r3, [pc, #380]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017ca:	2104      	movs	r1, #4
 80017cc:	430a      	orrs	r2, r1
 80017ce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80017d0:	4b5d      	ldr	r3, [pc, #372]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017d4:	4b5c      	ldr	r3, [pc, #368]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017d6:	2101      	movs	r1, #1
 80017d8:	438a      	bics	r2, r1
 80017da:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017dc:	f7ff fafe 	bl	8000ddc <HAL_GetTick>
 80017e0:	0003      	movs	r3, r0
 80017e2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80017e4:	e008      	b.n	80017f8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80017e6:	f7ff faf9 	bl	8000ddc <HAL_GetTick>
 80017ea:	0002      	movs	r2, r0
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	1ad3      	subs	r3, r2, r3
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d901      	bls.n	80017f8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80017f4:	2303      	movs	r3, #3
 80017f6:	e0a2      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80017f8:	4b53      	ldr	r3, [pc, #332]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80017fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fc:	2202      	movs	r2, #2
 80017fe:	4013      	ands	r3, r2
 8001800:	d1f1      	bne.n	80017e6 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d100      	bne.n	800180c <HAL_RCC_OscConfig+0x4e4>
 800180a:	e097      	b.n	800193c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800180c:	4b4e      	ldr	r3, [pc, #312]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	220c      	movs	r2, #12
 8001812:	4013      	ands	r3, r2
 8001814:	2b08      	cmp	r3, #8
 8001816:	d100      	bne.n	800181a <HAL_RCC_OscConfig+0x4f2>
 8001818:	e06b      	b.n	80018f2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6a1b      	ldr	r3, [r3, #32]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d14c      	bne.n	80018bc <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001822:	4b49      	ldr	r3, [pc, #292]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	4b48      	ldr	r3, [pc, #288]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001828:	494a      	ldr	r1, [pc, #296]	; (8001954 <HAL_RCC_OscConfig+0x62c>)
 800182a:	400a      	ands	r2, r1
 800182c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7ff fad5 	bl	8000ddc <HAL_GetTick>
 8001832:	0003      	movs	r3, r0
 8001834:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001836:	e008      	b.n	800184a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001838:	f7ff fad0 	bl	8000ddc <HAL_GetTick>
 800183c:	0002      	movs	r2, r0
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d901      	bls.n	800184a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e079      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800184a:	4b3f      	ldr	r3, [pc, #252]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	049b      	lsls	r3, r3, #18
 8001852:	4013      	ands	r3, r2
 8001854:	d1f0      	bne.n	8001838 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001856:	4b3c      	ldr	r3, [pc, #240]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800185a:	220f      	movs	r2, #15
 800185c:	4393      	bics	r3, r2
 800185e:	0019      	movs	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001864:	4b38      	ldr	r3, [pc, #224]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001866:	430a      	orrs	r2, r1
 8001868:	62da      	str	r2, [r3, #44]	; 0x2c
 800186a:	4b37      	ldr	r3, [pc, #220]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	4a3a      	ldr	r2, [pc, #232]	; (8001958 <HAL_RCC_OscConfig+0x630>)
 8001870:	4013      	ands	r3, r2
 8001872:	0019      	movs	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	431a      	orrs	r2, r3
 800187e:	4b32      	ldr	r3, [pc, #200]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001880:	430a      	orrs	r2, r1
 8001882:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001884:	4b30      	ldr	r3, [pc, #192]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	4b2f      	ldr	r3, [pc, #188]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 800188a:	2180      	movs	r1, #128	; 0x80
 800188c:	0449      	lsls	r1, r1, #17
 800188e:	430a      	orrs	r2, r1
 8001890:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001892:	f7ff faa3 	bl	8000ddc <HAL_GetTick>
 8001896:	0003      	movs	r3, r0
 8001898:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800189a:	e008      	b.n	80018ae <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800189c:	f7ff fa9e 	bl	8000ddc <HAL_GetTick>
 80018a0:	0002      	movs	r2, r0
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d901      	bls.n	80018ae <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e047      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018ae:	4b26      	ldr	r3, [pc, #152]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	2380      	movs	r3, #128	; 0x80
 80018b4:	049b      	lsls	r3, r3, #18
 80018b6:	4013      	ands	r3, r2
 80018b8:	d0f0      	beq.n	800189c <HAL_RCC_OscConfig+0x574>
 80018ba:	e03f      	b.n	800193c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018bc:	4b22      	ldr	r3, [pc, #136]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b21      	ldr	r3, [pc, #132]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80018c2:	4924      	ldr	r1, [pc, #144]	; (8001954 <HAL_RCC_OscConfig+0x62c>)
 80018c4:	400a      	ands	r2, r1
 80018c6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fa88 	bl	8000ddc <HAL_GetTick>
 80018cc:	0003      	movs	r3, r0
 80018ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018d0:	e008      	b.n	80018e4 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d2:	f7ff fa83 	bl	8000ddc <HAL_GetTick>
 80018d6:	0002      	movs	r2, r0
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	2b02      	cmp	r3, #2
 80018de:	d901      	bls.n	80018e4 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80018e0:	2303      	movs	r3, #3
 80018e2:	e02c      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	049b      	lsls	r3, r3, #18
 80018ec:	4013      	ands	r3, r2
 80018ee:	d1f0      	bne.n	80018d2 <HAL_RCC_OscConfig+0x5aa>
 80018f0:	e024      	b.n	800193c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	6a1b      	ldr	r3, [r3, #32]
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d101      	bne.n	80018fe <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e01f      	b.n	800193e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80018fe:	4b12      	ldr	r3, [pc, #72]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001904:	4b10      	ldr	r3, [pc, #64]	; (8001948 <HAL_RCC_OscConfig+0x620>)
 8001906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001908:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	2380      	movs	r3, #128	; 0x80
 800190e:	025b      	lsls	r3, r3, #9
 8001910:	401a      	ands	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001916:	429a      	cmp	r2, r3
 8001918:	d10e      	bne.n	8001938 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	220f      	movs	r2, #15
 800191e:	401a      	ands	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001924:	429a      	cmp	r2, r3
 8001926:	d107      	bne.n	8001938 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	23f0      	movs	r3, #240	; 0xf0
 800192c:	039b      	lsls	r3, r3, #14
 800192e:	401a      	ands	r2, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e000      	b.n	800193e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800193c:	2300      	movs	r3, #0
}
 800193e:	0018      	movs	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	b008      	add	sp, #32
 8001944:	bd80      	pop	{r7, pc}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	40021000 	.word	0x40021000
 800194c:	00001388 	.word	0x00001388
 8001950:	efffffff 	.word	0xefffffff
 8001954:	feffffff 	.word	0xfeffffff
 8001958:	ffc2ffff 	.word	0xffc2ffff

0800195c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d101      	bne.n	8001970 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e0b3      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001970:	4b5b      	ldr	r3, [pc, #364]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2201      	movs	r2, #1
 8001976:	4013      	ands	r3, r2
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d911      	bls.n	80019a2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197e:	4b58      	ldr	r3, [pc, #352]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2201      	movs	r2, #1
 8001984:	4393      	bics	r3, r2
 8001986:	0019      	movs	r1, r3
 8001988:	4b55      	ldr	r3, [pc, #340]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	430a      	orrs	r2, r1
 800198e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001990:	4b53      	ldr	r3, [pc, #332]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2201      	movs	r2, #1
 8001996:	4013      	ands	r3, r2
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d001      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e09a      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2202      	movs	r2, #2
 80019a8:	4013      	ands	r3, r2
 80019aa:	d015      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	2204      	movs	r2, #4
 80019b2:	4013      	ands	r3, r2
 80019b4:	d006      	beq.n	80019c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80019b6:	4b4b      	ldr	r3, [pc, #300]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 80019b8:	685a      	ldr	r2, [r3, #4]
 80019ba:	4b4a      	ldr	r3, [pc, #296]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 80019bc:	21e0      	movs	r1, #224	; 0xe0
 80019be:	00c9      	lsls	r1, r1, #3
 80019c0:	430a      	orrs	r2, r1
 80019c2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c4:	4b47      	ldr	r3, [pc, #284]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	22f0      	movs	r2, #240	; 0xf0
 80019ca:	4393      	bics	r3, r2
 80019cc:	0019      	movs	r1, r3
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689a      	ldr	r2, [r3, #8]
 80019d2:	4b44      	ldr	r3, [pc, #272]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 80019d4:	430a      	orrs	r2, r1
 80019d6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2201      	movs	r2, #1
 80019de:	4013      	ands	r3, r2
 80019e0:	d040      	beq.n	8001a64 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d107      	bne.n	80019fa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019ea:	4b3e      	ldr	r3, [pc, #248]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	2380      	movs	r3, #128	; 0x80
 80019f0:	029b      	lsls	r3, r3, #10
 80019f2:	4013      	ands	r3, r2
 80019f4:	d114      	bne.n	8001a20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e06e      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	2b02      	cmp	r3, #2
 8001a00:	d107      	bne.n	8001a12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a02:	4b38      	ldr	r3, [pc, #224]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	2380      	movs	r3, #128	; 0x80
 8001a08:	049b      	lsls	r3, r3, #18
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d108      	bne.n	8001a20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e062      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a12:	4b34      	ldr	r3, [pc, #208]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2202      	movs	r2, #2
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d101      	bne.n	8001a20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e05b      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a20:	4b30      	ldr	r3, [pc, #192]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2203      	movs	r2, #3
 8001a26:	4393      	bics	r3, r2
 8001a28:	0019      	movs	r1, r3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685a      	ldr	r2, [r3, #4]
 8001a2e:	4b2d      	ldr	r3, [pc, #180]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001a30:	430a      	orrs	r2, r1
 8001a32:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a34:	f7ff f9d2 	bl	8000ddc <HAL_GetTick>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a3c:	e009      	b.n	8001a52 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a3e:	f7ff f9cd 	bl	8000ddc <HAL_GetTick>
 8001a42:	0002      	movs	r2, r0
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	4a27      	ldr	r2, [pc, #156]	; (8001ae8 <HAL_RCC_ClockConfig+0x18c>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e042      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a52:	4b24      	ldr	r3, [pc, #144]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	220c      	movs	r2, #12
 8001a58:	401a      	ands	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d1ec      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a64:	4b1e      	ldr	r3, [pc, #120]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2201      	movs	r2, #1
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d211      	bcs.n	8001a96 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a72:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2201      	movs	r2, #1
 8001a78:	4393      	bics	r3, r2
 8001a7a:	0019      	movs	r1, r3
 8001a7c:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	430a      	orrs	r2, r1
 8001a82:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a84:	4b16      	ldr	r3, [pc, #88]	; (8001ae0 <HAL_RCC_ClockConfig+0x184>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	683a      	ldr	r2, [r7, #0]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d001      	beq.n	8001a96 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e020      	b.n	8001ad8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2204      	movs	r2, #4
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d009      	beq.n	8001ab4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001aa0:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	4a11      	ldr	r2, [pc, #68]	; (8001aec <HAL_RCC_ClockConfig+0x190>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	4b0d      	ldr	r3, [pc, #52]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ab4:	f000 f820 	bl	8001af8 <HAL_RCC_GetSysClockFreq>
 8001ab8:	0001      	movs	r1, r0
 8001aba:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <HAL_RCC_ClockConfig+0x188>)
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	091b      	lsrs	r3, r3, #4
 8001ac0:	220f      	movs	r2, #15
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	4a0a      	ldr	r2, [pc, #40]	; (8001af0 <HAL_RCC_ClockConfig+0x194>)
 8001ac6:	5cd3      	ldrb	r3, [r2, r3]
 8001ac8:	000a      	movs	r2, r1
 8001aca:	40da      	lsrs	r2, r3
 8001acc:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <HAL_RCC_ClockConfig+0x198>)
 8001ace:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ad0:	2003      	movs	r0, #3
 8001ad2:	f7ff f93d 	bl	8000d50 <HAL_InitTick>
  
  return HAL_OK;
 8001ad6:	2300      	movs	r3, #0
}
 8001ad8:	0018      	movs	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	b004      	add	sp, #16
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	40022000 	.word	0x40022000
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	00001388 	.word	0x00001388
 8001aec:	fffff8ff 	.word	0xfffff8ff
 8001af0:	080020e4 	.word	0x080020e4
 8001af4:	2000001c 	.word	0x2000001c

08001af8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	2300      	movs	r3, #0
 8001b04:	60bb      	str	r3, [r7, #8]
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001b12:	4b20      	ldr	r3, [pc, #128]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	220c      	movs	r2, #12
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d002      	beq.n	8001b28 <HAL_RCC_GetSysClockFreq+0x30>
 8001b22:	2b08      	cmp	r3, #8
 8001b24:	d003      	beq.n	8001b2e <HAL_RCC_GetSysClockFreq+0x36>
 8001b26:	e02c      	b.n	8001b82 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b28:	4b1b      	ldr	r3, [pc, #108]	; (8001b98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b2a:	613b      	str	r3, [r7, #16]
      break;
 8001b2c:	e02c      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	0c9b      	lsrs	r3, r3, #18
 8001b32:	220f      	movs	r2, #15
 8001b34:	4013      	ands	r3, r2
 8001b36:	4a19      	ldr	r2, [pc, #100]	; (8001b9c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b38:	5cd3      	ldrb	r3, [r2, r3]
 8001b3a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001b3c:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b40:	220f      	movs	r2, #15
 8001b42:	4013      	ands	r3, r2
 8001b44:	4a16      	ldr	r2, [pc, #88]	; (8001ba0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001b46:	5cd3      	ldrb	r3, [r2, r3]
 8001b48:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	025b      	lsls	r3, r3, #9
 8001b50:	4013      	ands	r3, r2
 8001b52:	d009      	beq.n	8001b68 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001b54:	68b9      	ldr	r1, [r7, #8]
 8001b56:	4810      	ldr	r0, [pc, #64]	; (8001b98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b58:	f7fe fad6 	bl	8000108 <__udivsi3>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	001a      	movs	r2, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4353      	muls	r3, r2
 8001b64:	617b      	str	r3, [r7, #20]
 8001b66:	e009      	b.n	8001b7c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	000a      	movs	r2, r1
 8001b6c:	0152      	lsls	r2, r2, #5
 8001b6e:	1a52      	subs	r2, r2, r1
 8001b70:	0193      	lsls	r3, r2, #6
 8001b72:	1a9b      	subs	r3, r3, r2
 8001b74:	00db      	lsls	r3, r3, #3
 8001b76:	185b      	adds	r3, r3, r1
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	613b      	str	r3, [r7, #16]
      break;
 8001b80:	e002      	b.n	8001b88 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b84:	613b      	str	r3, [r7, #16]
      break;
 8001b86:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001b88:	693b      	ldr	r3, [r7, #16]
}
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b006      	add	sp, #24
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	40021000 	.word	0x40021000
 8001b98:	007a1200 	.word	0x007a1200
 8001b9c:	080020f4 	.word	0x080020f4
 8001ba0:	08002104 	.word	0x08002104

08001ba4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d101      	bne.n	8001bb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	e042      	b.n	8001c3c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	223d      	movs	r2, #61	; 0x3d
 8001bba:	5c9b      	ldrb	r3, [r3, r2]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d107      	bne.n	8001bd2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	223c      	movs	r2, #60	; 0x3c
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f7ff f82f 	bl	8000c30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	223d      	movs	r2, #61	; 0x3d
 8001bd6:	2102      	movs	r1, #2
 8001bd8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681a      	ldr	r2, [r3, #0]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	3304      	adds	r3, #4
 8001be2:	0019      	movs	r1, r3
 8001be4:	0010      	movs	r0, r2
 8001be6:	f000 f9af 	bl	8001f48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2246      	movs	r2, #70	; 0x46
 8001bee:	2101      	movs	r1, #1
 8001bf0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	223e      	movs	r2, #62	; 0x3e
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	5499      	strb	r1, [r3, r2]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	223f      	movs	r2, #63	; 0x3f
 8001bfe:	2101      	movs	r1, #1
 8001c00:	5499      	strb	r1, [r3, r2]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2240      	movs	r2, #64	; 0x40
 8001c06:	2101      	movs	r1, #1
 8001c08:	5499      	strb	r1, [r3, r2]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2241      	movs	r2, #65	; 0x41
 8001c0e:	2101      	movs	r1, #1
 8001c10:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2242      	movs	r2, #66	; 0x42
 8001c16:	2101      	movs	r1, #1
 8001c18:	5499      	strb	r1, [r3, r2]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2243      	movs	r2, #67	; 0x43
 8001c1e:	2101      	movs	r1, #1
 8001c20:	5499      	strb	r1, [r3, r2]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2244      	movs	r2, #68	; 0x44
 8001c26:	2101      	movs	r1, #1
 8001c28:	5499      	strb	r1, [r3, r2]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2245      	movs	r2, #69	; 0x45
 8001c2e:	2101      	movs	r1, #1
 8001c30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	223d      	movs	r2, #61	; 0x3d
 8001c36:	2101      	movs	r1, #1
 8001c38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	b002      	add	sp, #8
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	223d      	movs	r2, #61	; 0x3d
 8001c50:	5c9b      	ldrb	r3, [r3, r2]
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d001      	beq.n	8001c5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e036      	b.n	8001cca <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	223d      	movs	r2, #61	; 0x3d
 8001c60:	2102      	movs	r1, #2
 8001c62:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2101      	movs	r1, #1
 8001c70:	430a      	orrs	r2, r1
 8001c72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a16      	ldr	r2, [pc, #88]	; (8001cd4 <HAL_TIM_Base_Start_IT+0x90>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d00a      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x50>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	05db      	lsls	r3, r3, #23
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d004      	beq.n	8001c94 <HAL_TIM_Base_Start_IT+0x50>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a12      	ldr	r2, [pc, #72]	; (8001cd8 <HAL_TIM_Base_Start_IT+0x94>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d111      	bne.n	8001cb8 <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	2207      	movs	r2, #7
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	2b06      	cmp	r3, #6
 8001ca4:	d010      	beq.n	8001cc8 <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	430a      	orrs	r2, r1
 8001cb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cb6:	e007      	b.n	8001cc8 <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2101      	movs	r1, #1
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	0018      	movs	r0, r3
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	b004      	add	sp, #16
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	46c0      	nop			; (mov r8, r8)
 8001cd4:	40012c00 	.word	0x40012c00
 8001cd8:	40000400 	.word	0x40000400

08001cdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b082      	sub	sp, #8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	2202      	movs	r2, #2
 8001cec:	4013      	ands	r3, r2
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d124      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d11d      	bne.n	8001d3c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2203      	movs	r2, #3
 8001d06:	4252      	negs	r2, r2
 8001d08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	2203      	movs	r2, #3
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d004      	beq.n	8001d26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	0018      	movs	r0, r3
 8001d20:	f000 f8fa 	bl	8001f18 <HAL_TIM_IC_CaptureCallback>
 8001d24:	e007      	b.n	8001d36 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f000 f8ed 	bl	8001f08 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	0018      	movs	r0, r3
 8001d32:	f000 f8f9 	bl	8001f28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	691b      	ldr	r3, [r3, #16]
 8001d42:	2204      	movs	r2, #4
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d125      	bne.n	8001d96 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	2204      	movs	r2, #4
 8001d52:	4013      	ands	r3, r2
 8001d54:	2b04      	cmp	r3, #4
 8001d56:	d11e      	bne.n	8001d96 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2205      	movs	r2, #5
 8001d5e:	4252      	negs	r2, r2
 8001d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2202      	movs	r2, #2
 8001d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	699a      	ldr	r2, [r3, #24]
 8001d6e:	23c0      	movs	r3, #192	; 0xc0
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4013      	ands	r3, r2
 8001d74:	d004      	beq.n	8001d80 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f000 f8cd 	bl	8001f18 <HAL_TIM_IC_CaptureCallback>
 8001d7e:	e007      	b.n	8001d90 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	0018      	movs	r0, r3
 8001d84:	f000 f8c0 	bl	8001f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	f000 f8cc 	bl	8001f28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2208      	movs	r2, #8
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2b08      	cmp	r3, #8
 8001da2:	d124      	bne.n	8001dee <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	2208      	movs	r2, #8
 8001dac:	4013      	ands	r3, r2
 8001dae:	2b08      	cmp	r3, #8
 8001db0:	d11d      	bne.n	8001dee <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2209      	movs	r2, #9
 8001db8:	4252      	negs	r2, r2
 8001dba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2204      	movs	r2, #4
 8001dc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	69db      	ldr	r3, [r3, #28]
 8001dc8:	2203      	movs	r2, #3
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d004      	beq.n	8001dd8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	f000 f8a1 	bl	8001f18 <HAL_TIM_IC_CaptureCallback>
 8001dd6:	e007      	b.n	8001de8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	0018      	movs	r0, r3
 8001ddc:	f000 f894 	bl	8001f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	0018      	movs	r0, r3
 8001de4:	f000 f8a0 	bl	8001f28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2200      	movs	r2, #0
 8001dec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	2210      	movs	r2, #16
 8001df6:	4013      	ands	r3, r2
 8001df8:	2b10      	cmp	r3, #16
 8001dfa:	d125      	bne.n	8001e48 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	2210      	movs	r2, #16
 8001e04:	4013      	ands	r3, r2
 8001e06:	2b10      	cmp	r3, #16
 8001e08:	d11e      	bne.n	8001e48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2211      	movs	r2, #17
 8001e10:	4252      	negs	r2, r2
 8001e12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2208      	movs	r2, #8
 8001e18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	69da      	ldr	r2, [r3, #28]
 8001e20:	23c0      	movs	r3, #192	; 0xc0
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d004      	beq.n	8001e32 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	f000 f874 	bl	8001f18 <HAL_TIM_IC_CaptureCallback>
 8001e30:	e007      	b.n	8001e42 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	0018      	movs	r0, r3
 8001e36:	f000 f867 	bl	8001f08 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	f000 f873 	bl	8001f28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	2201      	movs	r2, #1
 8001e50:	4013      	ands	r3, r2
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d10f      	bne.n	8001e76 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	4013      	ands	r3, r2
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d108      	bne.n	8001e76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2202      	movs	r2, #2
 8001e6a:	4252      	negs	r2, r2
 8001e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	0018      	movs	r0, r3
 8001e72:	f7fe fa9f 	bl	80003b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	2280      	movs	r2, #128	; 0x80
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b80      	cmp	r3, #128	; 0x80
 8001e82:	d10f      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	2280      	movs	r2, #128	; 0x80
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	2b80      	cmp	r3, #128	; 0x80
 8001e90:	d108      	bne.n	8001ea4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2281      	movs	r2, #129	; 0x81
 8001e98:	4252      	negs	r2, r2
 8001e9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	f000 f8d0 	bl	8002044 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	2240      	movs	r2, #64	; 0x40
 8001eac:	4013      	ands	r3, r2
 8001eae:	2b40      	cmp	r3, #64	; 0x40
 8001eb0:	d10f      	bne.n	8001ed2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	2240      	movs	r2, #64	; 0x40
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b40      	cmp	r3, #64	; 0x40
 8001ebe:	d108      	bne.n	8001ed2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2241      	movs	r2, #65	; 0x41
 8001ec6:	4252      	negs	r2, r2
 8001ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f000 f833 	bl	8001f38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	2220      	movs	r2, #32
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b20      	cmp	r3, #32
 8001ede:	d10f      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	4013      	ands	r3, r2
 8001eea:	2b20      	cmp	r3, #32
 8001eec:	d108      	bne.n	8001f00 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2221      	movs	r2, #33	; 0x21
 8001ef4:	4252      	negs	r2, r2
 8001ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	0018      	movs	r0, r3
 8001efc:	f000 f89a 	bl	8002034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f00:	46c0      	nop			; (mov r8, r8)
 8001f02:	46bd      	mov	sp, r7
 8001f04:	b002      	add	sp, #8
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f10:	46c0      	nop			; (mov r8, r8)
 8001f12:	46bd      	mov	sp, r7
 8001f14:	b002      	add	sp, #8
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f20:	46c0      	nop			; (mov r8, r8)
 8001f22:	46bd      	mov	sp, r7
 8001f24:	b002      	add	sp, #8
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f30:	46c0      	nop			; (mov r8, r8)
 8001f32:	46bd      	mov	sp, r7
 8001f34:	b002      	add	sp, #8
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f40:	46c0      	nop			; (mov r8, r8)
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b002      	add	sp, #8
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a30      	ldr	r2, [pc, #192]	; (800201c <TIM_Base_SetConfig+0xd4>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d008      	beq.n	8001f72 <TIM_Base_SetConfig+0x2a>
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	2380      	movs	r3, #128	; 0x80
 8001f64:	05db      	lsls	r3, r3, #23
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d003      	beq.n	8001f72 <TIM_Base_SetConfig+0x2a>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a2c      	ldr	r2, [pc, #176]	; (8002020 <TIM_Base_SetConfig+0xd8>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d108      	bne.n	8001f84 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2270      	movs	r2, #112	; 0x70
 8001f76:	4393      	bics	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a25      	ldr	r2, [pc, #148]	; (800201c <TIM_Base_SetConfig+0xd4>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d014      	beq.n	8001fb6 <TIM_Base_SetConfig+0x6e>
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	2380      	movs	r3, #128	; 0x80
 8001f90:	05db      	lsls	r3, r3, #23
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d00f      	beq.n	8001fb6 <TIM_Base_SetConfig+0x6e>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a21      	ldr	r2, [pc, #132]	; (8002020 <TIM_Base_SetConfig+0xd8>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00b      	beq.n	8001fb6 <TIM_Base_SetConfig+0x6e>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a20      	ldr	r2, [pc, #128]	; (8002024 <TIM_Base_SetConfig+0xdc>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d007      	beq.n	8001fb6 <TIM_Base_SetConfig+0x6e>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a1f      	ldr	r2, [pc, #124]	; (8002028 <TIM_Base_SetConfig+0xe0>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d003      	beq.n	8001fb6 <TIM_Base_SetConfig+0x6e>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a1e      	ldr	r2, [pc, #120]	; (800202c <TIM_Base_SetConfig+0xe4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d108      	bne.n	8001fc8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4a1d      	ldr	r2, [pc, #116]	; (8002030 <TIM_Base_SetConfig+0xe8>)
 8001fba:	4013      	ands	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2280      	movs	r2, #128	; 0x80
 8001fcc:	4393      	bics	r3, r2
 8001fce:	001a      	movs	r2, r3
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68fa      	ldr	r2, [r7, #12]
 8001fdc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	689a      	ldr	r2, [r3, #8]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a0a      	ldr	r2, [pc, #40]	; (800201c <TIM_Base_SetConfig+0xd4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d007      	beq.n	8002006 <TIM_Base_SetConfig+0xbe>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a0b      	ldr	r2, [pc, #44]	; (8002028 <TIM_Base_SetConfig+0xe0>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d003      	beq.n	8002006 <TIM_Base_SetConfig+0xbe>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a0a      	ldr	r2, [pc, #40]	; (800202c <TIM_Base_SetConfig+0xe4>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d103      	bne.n	800200e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	691a      	ldr	r2, [r3, #16]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	615a      	str	r2, [r3, #20]
}
 8002014:	46c0      	nop			; (mov r8, r8)
 8002016:	46bd      	mov	sp, r7
 8002018:	b004      	add	sp, #16
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40012c00 	.word	0x40012c00
 8002020:	40000400 	.word	0x40000400
 8002024:	40002000 	.word	0x40002000
 8002028:	40014400 	.word	0x40014400
 800202c:	40014800 	.word	0x40014800
 8002030:	fffffcff 	.word	0xfffffcff

08002034 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800203c:	46c0      	nop			; (mov r8, r8)
 800203e:	46bd      	mov	sp, r7
 8002040:	b002      	add	sp, #8
 8002042:	bd80      	pop	{r7, pc}

08002044 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800204c:	46c0      	nop			; (mov r8, r8)
 800204e:	46bd      	mov	sp, r7
 8002050:	b002      	add	sp, #8
 8002052:	bd80      	pop	{r7, pc}

08002054 <__libc_init_array>:
 8002054:	b570      	push	{r4, r5, r6, lr}
 8002056:	2600      	movs	r6, #0
 8002058:	4d0c      	ldr	r5, [pc, #48]	; (800208c <__libc_init_array+0x38>)
 800205a:	4c0d      	ldr	r4, [pc, #52]	; (8002090 <__libc_init_array+0x3c>)
 800205c:	1b64      	subs	r4, r4, r5
 800205e:	10a4      	asrs	r4, r4, #2
 8002060:	42a6      	cmp	r6, r4
 8002062:	d109      	bne.n	8002078 <__libc_init_array+0x24>
 8002064:	2600      	movs	r6, #0
 8002066:	f000 f821 	bl	80020ac <_init>
 800206a:	4d0a      	ldr	r5, [pc, #40]	; (8002094 <__libc_init_array+0x40>)
 800206c:	4c0a      	ldr	r4, [pc, #40]	; (8002098 <__libc_init_array+0x44>)
 800206e:	1b64      	subs	r4, r4, r5
 8002070:	10a4      	asrs	r4, r4, #2
 8002072:	42a6      	cmp	r6, r4
 8002074:	d105      	bne.n	8002082 <__libc_init_array+0x2e>
 8002076:	bd70      	pop	{r4, r5, r6, pc}
 8002078:	00b3      	lsls	r3, r6, #2
 800207a:	58eb      	ldr	r3, [r5, r3]
 800207c:	4798      	blx	r3
 800207e:	3601      	adds	r6, #1
 8002080:	e7ee      	b.n	8002060 <__libc_init_array+0xc>
 8002082:	00b3      	lsls	r3, r6, #2
 8002084:	58eb      	ldr	r3, [r5, r3]
 8002086:	4798      	blx	r3
 8002088:	3601      	adds	r6, #1
 800208a:	e7f2      	b.n	8002072 <__libc_init_array+0x1e>
 800208c:	08002114 	.word	0x08002114
 8002090:	08002114 	.word	0x08002114
 8002094:	08002114 	.word	0x08002114
 8002098:	08002118 	.word	0x08002118

0800209c <memset>:
 800209c:	0003      	movs	r3, r0
 800209e:	1882      	adds	r2, r0, r2
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d100      	bne.n	80020a6 <memset+0xa>
 80020a4:	4770      	bx	lr
 80020a6:	7019      	strb	r1, [r3, #0]
 80020a8:	3301      	adds	r3, #1
 80020aa:	e7f9      	b.n	80020a0 <memset+0x4>

080020ac <_init>:
 80020ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020b2:	bc08      	pop	{r3}
 80020b4:	469e      	mov	lr, r3
 80020b6:	4770      	bx	lr

080020b8 <_fini>:
 80020b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ba:	46c0      	nop			; (mov r8, r8)
 80020bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020be:	bc08      	pop	{r3}
 80020c0:	469e      	mov	lr, r3
 80020c2:	4770      	bx	lr
