{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491355494051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491355494052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 18:24:53 2017 " "Processing started: Tue Apr 04 18:24:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491355494052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491355494052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491355494052 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491355495800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "C:/CPEN_311/Lab5/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355495967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355495967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveform_gen-rtl " "Found design unit 1: waveform_gen-rtl" {  } { { "waveform_gen.vhd" "" { Text "C:/CPEN_311/Lab5/waveform_gen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496680 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveform_gen " "Found entity 1: waveform_gen" {  } { { "waveform_gen.vhd" "" { Text "C:/CPEN_311/Lab5/waveform_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_lut-rtl " "Found design unit 1: sincos_lut-rtl" {  } { { "sincos_lut.vhd" "" { Text "C:/CPEN_311/Lab5/sincos_lut.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496690 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_lut " "Found entity 1: sincos_lut" {  } { { "sincos_lut.vhd" "" { Text "C:/CPEN_311/Lab5/sincos_lut.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram1.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram1 " "Found entity 1: sdram1" {  } { { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file plot_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_graph " "Found entity 1: plot_graph" {  } { { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496701 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frecGen.v " "Can't analyze file -- file frecGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1491355496707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor2.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor2 " "Found entity 1: FFXII_LB_Cursor2" {  } { { "FFXII_LB_Cursor2.v" "" { Text "C:/CPEN_311/Lab5/FFXII_LB_Cursor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor " "Found entity 1: FFXII_LB_Cursor" {  } { { "FFXII_LB_Cursor.v" "" { Text "C:/CPEN_311/Lab5/FFXII_LB_Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_ltm_sincronization.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_ltm_sincronization " "Found entity 1: hack_ltm_sincronization" {  } { { "hack_ltm_sincronization.v" "" { Text "C:/CPEN_311/Lab5/hack_ltm_sincronization.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancodetoevent.v 1 1 " "Found 1 design units, including 1 entities, in source file scancodetoevent.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScanCodeToEvent " "Found entity 1: ScanCodeToEvent" {  } { { "ScanCodeToEvent.v" "" { Text "C:/CPEN_311/Lab5/ScanCodeToEvent.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_scancodereader.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_scancodereader.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ScanCodeReader " "Found entity 1: PS2_ScanCodeReader" {  } { { "PS2_ScanCodeReader.v" "" { Text "C:/CPEN_311/Lab5/PS2_ScanCodeReader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Controller " "Found entity 1: Keyboard_Controller" {  } { { "Keyboard_Controller.v" "" { Text "C:/CPEN_311/Lab5/Keyboard_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_w_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_w_histogram " "Found entity 1: audio_subsystem_w_histogram" {  } { { "audio_subsystem_w_histogram.qxp" "" { Text "C:/CPEN_311/Lab5/audio_subsystem_w_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355496894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355496894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_no_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_no_histogram " "Found entity 1: audio_subsystem_no_histogram" {  } { { "audio_subsystem_no_histogram.qxp" "" { Text "C:/CPEN_311/Lab5/audio_subsystem_no_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/CPEN_311/Lab5/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/de2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/de2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS " "Found entity 1: DE2_QSYS" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_irq_mapper " "Found entity 1: DE2_QSYS_irq_mapper" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_irq_mapper.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497838 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE2_QSYS_rsp_xbar_mux_002" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_rsp_xbar_mux " "Found entity 1: DE2_QSYS_rsp_xbar_mux" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_demux_021.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_demux_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_rsp_xbar_demux_021 " "Found entity 1: DE2_QSYS_rsp_xbar_demux_021" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_demux_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_demux_021.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_021.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_mux_021 " "Found entity 1: DE2_QSYS_cmd_xbar_mux_021" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_mux_006 " "Found entity 1: DE2_QSYS_cmd_xbar_mux_006" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE2_QSYS_cmd_xbar_demux_002" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE2_QSYS_cmd_xbar_demux_001" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_demux " "Found entity 1: DE2_QSYS_cmd_xbar_demux" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_id_router_021.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_id_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_id_router_021.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_id_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_id_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_id_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_id_router_021_default_decode " "Found entity 1: DE2_QSYS_id_router_021_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497921 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_id_router_021 " "Found entity 2: DE2_QSYS_id_router_021" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_id_router_006.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_id_router_006.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_id_router_006_default_decode " "Found entity 1: DE2_QSYS_id_router_006_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497928 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_id_router_006 " "Found entity 2: DE2_QSYS_id_router_006" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_id_router_default_decode " "Found entity 1: DE2_QSYS_id_router_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497934 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_id_router " "Found entity 2: DE2_QSYS_id_router" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_addr_router_002.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_addr_router_002.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_addr_router_002_default_decode " "Found entity 1: DE2_QSYS_addr_router_002_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497940 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_addr_router_002 " "Found entity 2: DE2_QSYS_addr_router_002" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_addr_router_001_default_decode " "Found entity 1: DE2_QSYS_addr_router_001_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497948 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_addr_router_001 " "Found entity 2: DE2_QSYS_addr_router_001" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355497954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_addr_router_default_decode " "Found entity 1: DE2_QSYS_addr_router_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497956 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_addr_router " "Found entity 2: DE2_QSYS_addr_router" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355497996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355497996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_lfsr_val.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_lfsr_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_lfsr_val " "Found entity 1: DE2_QSYS_lfsr_val" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_val.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_val.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_lfsr_clk_interrupt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_lfsr_clk_interrupt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_lfsr_clk_interrupt_gen " "Found entity 1: DE2_QSYS_lfsr_clk_interrupt_gen" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_vga " "Found entity 1: DE2_QSYS_vga" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr " "Found entity 1: alt_vipvfr130_vfr" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_controller " "Found entity 1: alt_vipvfr130_vfr_controller" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_controller.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr130_vfr_control_packet_encoder" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc " "Found entity 1: alt_vipvfr130_prc" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_core " "Found entity 1: alt_vipvfr130_prc_core" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498057 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr130_prc_read_master alt_vipvfr130_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr130_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr130_prc_read_master\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355498066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_read_master " "Found entity 1: alt_vipvfr130_prc_read_master" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_package " "Found design unit 1: alt_vipvfr130_common_package" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498089 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr130_common_package-body " "Found design unit 2: alt_vipvfr130_common_package-body" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498097 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_master " "Found entity 1: alt_vipvfr130_common_avalon_mm_master" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_unpack_data " "Found entity 1: alt_vipvfr130_common_unpack_data" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_slave " "Found entity 1: alt_vipvfr130_common_avalon_mm_slave" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_stream_output " "Found entity 1: alt_vipvfr130_common_stream_output" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr130_common_pulling_width_adapter-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498125 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_pulling_width_adapter " "Found entity 1: alt_vipvfr130_common_pulling_width_adapter" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_general_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498129 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_general_fifo " "Found entity 1: alt_vipvfr130_common_general_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr130_common_fifo_usedw_calculator-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498135 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr130_common_fifo_usedw_calculator" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr130_common_gray_clock_crosser-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498141 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_gray_clock_crosser " "Found entity 1: alt_vipvfr130_common_gray_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr130_common_std_logic_vector_delay-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498147 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr130_common_std_logic_vector_delay" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr130_common_one_bit_delay-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498152 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_one_bit_delay " "Found entity 1: alt_vipvfr130_common_one_bit_delay" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_logic_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498159 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_logic_fifo " "Found entity 1: alt_vipvfr130_common_logic_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_ram_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_ram_fifo " "Found entity 1: alt_vipvfr130_common_ram_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc130_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc130_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid " "Found entity 1: alt_vipitc130_IS2Vid" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_sync_compare " "Found entity 1: alt_vipitc130_IS2Vid_sync_compare" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc130_IS2Vid_calculate_mode" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_control " "Found entity 1: alt_vipitc130_IS2Vid_control" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc130_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1491355498209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_mode_banks " "Found entity 1: alt_vipitc130_IS2Vid_mode_banks" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_statemachine " "Found entity 1: alt_vipitc130_IS2Vid_statemachine" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_fifo " "Found entity 1: alt_vipitc130_common_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc130_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc130_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355498228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_generic_count " "Found entity 1: alt_vipitc130_common_generic_count" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_to_binary " "Found entity 1: alt_vipitc130_common_to_binary" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_to_binary.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync " "Found entity 1: alt_vipitc130_common_sync" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_trigger_sync " "Found entity 1: alt_vipitc130_common_trigger_sync" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498245 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc130_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1491355498252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync_generation " "Found entity 1: alt_vipitc130_common_sync_generation" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_frame_counter " "Found entity 1: alt_vipitc130_common_frame_counter" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_frame_counter.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sample_counter " "Found entity 1: alt_vipitc130_common_sample_counter" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sample_counter.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_timer " "Found entity 1: DE2_QSYS_timer" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_timer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_sysid_qsys " "Found entity 1: DE2_QSYS_sysid_qsys" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sysid_qsys.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_signal_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_signal_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_signal_selector " "Found entity 1: DE2_QSYS_signal_selector" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_signal_selector.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_signal_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_sdram_input_efifo_module " "Found entity 1: DE2_QSYS_sdram_input_efifo_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498298 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_sdram " "Found entity 2: DE2_QSYS_sdram" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498298 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE2_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1491355498303 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE2_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1491355498303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_sdram_test_component_ram_module " "Found entity 1: DE2_QSYS_sdram_test_component_ram_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498305 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_sdram_test_component " "Found entity 2: DE2_QSYS_sdram_test_component" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_mouse_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_mouse_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_mouse_pos " "Found entity 1: DE2_QSYS_mouse_pos" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_mouse_pos.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_mouse_pos.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_modulation_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_modulation_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_modulation_selector " "Found entity 1: DE2_QSYS_modulation_selector" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_modulation_selector.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_modulation_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_keyboard_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_keyboard_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_keyboard_keys " "Found entity 1: DE2_QSYS_keyboard_keys" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_keyboard_keys.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_keyboard_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_key " "Found entity 1: DE2_QSYS_key" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_key.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498340 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE2_QSYS_jtag_uart_scfifo_w" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498340 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498340 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE2_QSYS_jtag_uart_scfifo_r" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498340 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_QSYS_jtag_uart " "Found entity 5: DE2_QSYS_jtag_uart" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_div_freq " "Found entity 1: DE2_QSYS_div_freq" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_div_freq.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_div_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355498346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355498346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_ic_data_module " "Found entity 1: DE2_QSYS_cpu_ic_data_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_cpu_ic_tag_module " "Found entity 2: DE2_QSYS_cpu_ic_tag_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_QSYS_cpu_bht_module " "Found entity 3: DE2_QSYS_cpu_bht_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_QSYS_cpu_register_bank_a_module " "Found entity 4: DE2_QSYS_cpu_register_bank_a_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_QSYS_cpu_register_bank_b_module " "Found entity 5: DE2_QSYS_cpu_register_bank_b_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_QSYS_cpu_nios2_oci_debug " "Found entity 6: DE2_QSYS_cpu_nios2_oci_debug" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_QSYS_cpu_ociram_sp_ram_module " "Found entity 7: DE2_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_QSYS_cpu_nios2_ocimem " "Found entity 8: DE2_QSYS_cpu_nios2_ocimem" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_QSYS_cpu_nios2_avalon_reg " "Found entity 9: DE2_QSYS_cpu_nios2_avalon_reg" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_QSYS_cpu_nios2_oci_break " "Found entity 10: DE2_QSYS_cpu_nios2_oci_break" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_QSYS_cpu_nios2_oci_xbrk " "Found entity 11: DE2_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_QSYS_cpu_nios2_oci_dbrk " "Found entity 12: DE2_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_QSYS_cpu_nios2_oci_itrace " "Found entity 13: DE2_QSYS_cpu_nios2_oci_itrace" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_QSYS_cpu_nios2_oci_td_mode " "Found entity 14: DE2_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_QSYS_cpu_nios2_oci_dtrace " "Found entity 15: DE2_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_QSYS_cpu_nios2_oci_compute_tm_count " "Found entity 16: DE2_QSYS_cpu_nios2_oci_compute_tm_count" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_QSYS_cpu_nios2_oci_fifowp_inc " "Found entity 17: DE2_QSYS_cpu_nios2_oci_fifowp_inc" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_QSYS_cpu_nios2_oci_fifocount_inc " "Found entity 18: DE2_QSYS_cpu_nios2_oci_fifocount_inc" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_QSYS_cpu_nios2_oci_fifo " "Found entity 19: DE2_QSYS_cpu_nios2_oci_fifo" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_QSYS_cpu_nios2_oci_pib " "Found entity 20: DE2_QSYS_cpu_nios2_oci_pib" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_QSYS_cpu_nios2_oci_im " "Found entity 21: DE2_QSYS_cpu_nios2_oci_im" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_QSYS_cpu_nios2_performance_monitors " "Found entity 22: DE2_QSYS_cpu_nios2_performance_monitors" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_QSYS_cpu_nios2_oci " "Found entity 23: DE2_QSYS_cpu_nios2_oci" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_QSYS_cpu " "Found entity 24: DE2_QSYS_cpu" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE2_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE2_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE2_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_mult_cell " "Found entity 1: DE2_QSYS_cpu_mult_cell" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_oci_test_bench " "Found entity 1: DE2_QSYS_cpu_oci_test_bench" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_oci_test_bench.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_test_bench " "Found entity 1: DE2_QSYS_cpu_test_bench" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_test_bench.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio_sel " "Found entity 1: DE2_QSYS_audio_sel" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_sel.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio " "Found entity 1: DE2_QSYS_audio" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio_fifo_used.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio_fifo_used.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio_fifo_used " "Found entity 1: DE2_QSYS_audio_fifo_used" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_fifo_used.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_fifo_used.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio_EMPTY " "Found entity 1: DE2_QSYS_audio_EMPTY" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_EMPTY.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/CPEN_311/Lab5/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "counter.v" "" { Text "C:/CPEN_311/Lab5/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/CPEN_311/Lab5/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/CPEN_311/Lab5/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499643 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "sync_fast2slow.v(17) " "Verilog HDL Event Control warning at sync_fast2slow.v(17): Event Control contains a complex event expression" {  } { { "sync_fast2slow.v" "" { Text "C:/CPEN_311/Lab5/sync_fast2slow.v" 17 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1491355499647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fast2slow.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_fast2slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fast2slow " "Found entity 1: sync_fast2slow" {  } { { "sync_fast2slow.v" "" { Text "C:/CPEN_311/Lab5/sync_fast2slow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_selector " "Found entity 1: wave_selector" {  } { { "wave_selector.v" "" { Text "C:/CPEN_311/Lab5/wave_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355499653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355499653 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr130_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355499716 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr130_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355499716 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(1886) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(1886): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1886 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499884 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(1888) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(1888): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1888 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499884 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(2044) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(2044): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2044 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499885 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(2872) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(2872): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2872 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499905 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499905 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499906 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355499909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "dds_and_nios_lab.v(540) " "Verilog HDL Module Instantiation warning at dds_and_nios_lab.v(540): ignored dangling comma in List of Port Connections" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 540 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1491355500446 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "dds_and_nios_lab.v(548) " "Verilog HDL Module Instantiation warning at dds_and_nios_lab.v(548): ignored dangling comma in List of Port Connections" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 548 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1491355500446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \".\", or \"(\" dds_and_nios_lab.v(553) " "Verilog HDL syntax error at dds_and_nios_lab.v(553) near text \"always\";  expecting \".\", or \"(\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 553 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1491355500446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier dds_and_nios_lab.v(558) " "Verilog HDL syntax error at dds_and_nios_lab.v(558) near text \"==\";  expecting \".\", or an identifier" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 558 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1491355500446 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier dds_and_nios_lab.v(562) " "Verilog HDL syntax error at dds_and_nios_lab.v(562) near text \"==\";  expecting \".\", or an identifier" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 562 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1491355500446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_R dds_and_nios_lab.v(218) " "Verilog HDL Declaration information at dds_and_nios_lab.v(218): object \"VGA_R\" differs only in case from object \"vga_R\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 218 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355500448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_G dds_and_nios_lab.v(219) " "Verilog HDL Declaration information at dds_and_nios_lab.v(219): object \"VGA_G\" differs only in case from object \"vga_G\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355500448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_B dds_and_nios_lab.v(220) " "Verilog HDL Declaration information at dds_and_nios_lab.v(220): object \"VGA_B\" differs only in case from object \"vga_B\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 220 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355500448 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dds_and_nios_lab dds_and_nios_lab.v(4) " "Ignored design unit \"dds_and_nios_lab\" at dds_and_nios_lab.v(4) due to previous errors" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1491355500448 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CPEN_311/Lab5/dds_and_nios_lab.map.smsg " "Generated suppressed messages file C:/CPEN_311/Lab5/dds_and_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1491355500725 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491355501902 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 04 18:25:01 2017 " "Processing ended: Tue Apr 04 18:25:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491355501902 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491355501902 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491355501902 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491355501902 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 16 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491355502619 ""}
