<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL</name><vendor/><library/><version/><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/><requireUniquify/></vendorExtensions></file><file fileid="1"><name>../../../Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AHBL_Slave.v</name><logicalName>COREAXITOAHBL_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>../../../Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AXI_Master.v</name><logicalName>COREAXITOAHBL_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl/vlog/test/user/testbench.v</name><logicalName>COREAXITOAHBL_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="4"><name>rtl/vlog/core/CoreAXItoAHBL.v</name><logicalName>COREAXITOAHBL_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>