/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [2:0] _03_;
  reg [4:0] _04_;
  wire [7:0] _05_;
  reg [3:0] _06_;
  reg [3:0] _07_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [18:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [21:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [18:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [7:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [4:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_69z;
  wire [26:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [21:0] celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_65z = ~(celloutsig_0_19z & celloutsig_0_2z);
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_0_43z = ~((celloutsig_0_33z[3] | celloutsig_0_8z) & (celloutsig_0_3z | _01_));
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_2z[4]) & (celloutsig_1_0z | celloutsig_1_7z));
  assign celloutsig_1_18z = ~((celloutsig_1_0z | celloutsig_1_6z) & (celloutsig_1_14z | celloutsig_1_12z[15]));
  assign celloutsig_0_34z = celloutsig_0_17z | celloutsig_0_11z;
  assign celloutsig_0_37z = celloutsig_0_12z | celloutsig_0_9z;
  assign celloutsig_0_7z = celloutsig_0_2z | celloutsig_0_3z;
  assign celloutsig_0_8z = celloutsig_0_4z[2] | celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[145] | in_data[154];
  assign celloutsig_1_6z = celloutsig_1_5z[5] | celloutsig_1_4z;
  assign celloutsig_1_7z = celloutsig_1_1z | celloutsig_1_2z[0];
  assign celloutsig_0_21z = in_data[90] | celloutsig_0_7z;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 4'h0;
    else _06_ <= in_data[55:52];
  reg [3:0] _22_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 4'h0;
    else _22_ <= in_data[88:85];
  assign { _01_, _02_[2:0] } = _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_16z[3], celloutsig_0_14z, celloutsig_0_19z };
  reg [2:0] _24_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_65z, celloutsig_0_78z, celloutsig_0_56z };
  assign out_data[2:0] = _24_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _04_ <= 5'h00;
    else _04_ <= { celloutsig_1_2z[8:5], celloutsig_1_0z };
  reg [7:0] _26_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _26_ <= 8'h00;
    else _26_ <= celloutsig_0_6z[24:17];
  assign { _05_[7:2], _00_, _05_[0] } = _26_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 4'h0;
    else _07_ <= celloutsig_0_1z;
  assign celloutsig_0_14z = { celloutsig_0_9z, _06_, celloutsig_0_4z } > celloutsig_0_13z[13:4];
  assign celloutsig_0_2z = celloutsig_0_1z[2:0] > _06_[3:1];
  assign celloutsig_0_38z = { celloutsig_0_16z[0], celloutsig_0_11z, celloutsig_0_9z } && { celloutsig_0_22z[17:16], celloutsig_0_37z };
  assign celloutsig_0_40z = celloutsig_0_13z[15:6] && { celloutsig_0_18z[2:0], celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_9z = { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_8z } && celloutsig_0_6z[11:4];
  assign celloutsig_1_15z = in_data[143:117] && { celloutsig_1_5z[4], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_12z = { _05_[6:3], celloutsig_0_1z, celloutsig_0_4z } && { _05_[7:2], _00_, _05_[0], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_14z } && { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_16z[1], celloutsig_0_9z, _05_[7:2], _00_, _05_[0], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_7z } && { celloutsig_0_6z[14:0], celloutsig_0_19z };
  assign celloutsig_0_24z = { _05_[4:2], _00_, celloutsig_0_18z } && { celloutsig_0_15z[2:1], celloutsig_0_20z, _07_, celloutsig_0_14z };
  assign celloutsig_0_51z = { celloutsig_0_28z[4], _01_, _02_[2:0], celloutsig_0_49z, celloutsig_0_31z } || { celloutsig_0_50z[8:2], celloutsig_0_38z, celloutsig_0_40z };
  assign celloutsig_0_3z = in_data[15:11] < { _06_[0], _06_ };
  assign celloutsig_0_48z = { in_data[72:71], celloutsig_0_33z, celloutsig_0_43z, celloutsig_0_11z, celloutsig_0_25z } < celloutsig_0_22z[16:5];
  assign celloutsig_0_49z = celloutsig_0_31z < { celloutsig_0_5z[3:2], celloutsig_0_21z };
  assign celloutsig_0_78z = { celloutsig_0_69z, celloutsig_0_65z, celloutsig_0_24z } < { celloutsig_0_16z[2:0], celloutsig_0_21z, celloutsig_0_55z };
  assign celloutsig_1_1z = { in_data[113:108], celloutsig_1_0z } < in_data[140:134];
  assign celloutsig_0_55z = { celloutsig_0_6z[0], celloutsig_0_48z, celloutsig_0_47z, celloutsig_0_51z } % { 1'h1, _02_[2:0] };
  assign celloutsig_1_2z = { in_data[106:97], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[166:152] };
  assign celloutsig_1_5z = celloutsig_1_2z[11:4] % { 1'h1, in_data[182:178], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_2z[9:8], celloutsig_1_8z, celloutsig_1_14z } % { 1'h1, celloutsig_1_13z[4:1], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_0_42z = { celloutsig_0_17z, celloutsig_0_40z, celloutsig_0_28z, celloutsig_0_38z, celloutsig_0_25z, celloutsig_0_1z } % { 1'h1, celloutsig_0_34z, _05_[7:2], _00_, _05_[0], celloutsig_0_27z };
  assign celloutsig_0_4z = { in_data[67:65], celloutsig_0_3z, celloutsig_0_2z } % { 1'h1, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_2z[3:1] % { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_0_1z = in_data[55:52] % { 1'h1, in_data[6:4] };
  assign celloutsig_1_8z = celloutsig_1_5z[4:0] * celloutsig_1_5z[5:1];
  assign celloutsig_0_13z = in_data[35:17] * { celloutsig_0_6z[20:9], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_47z = { celloutsig_0_5z[3:2], celloutsig_0_25z } !== { celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_40z };
  assign celloutsig_0_56z = celloutsig_0_42z[15:0] !== { celloutsig_0_29z[3], celloutsig_0_46z, celloutsig_0_29z };
  assign celloutsig_0_11z = celloutsig_0_6z[14] & in_data[13];
  assign celloutsig_0_18z = _05_[6:3] >> { _05_[6:4], celloutsig_0_14z };
  assign celloutsig_0_33z = celloutsig_0_6z[14:11] << _07_;
  assign celloutsig_0_16z = { celloutsig_0_1z[2:0], celloutsig_0_9z } << { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_11z } << { celloutsig_0_6z[14:13], celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_27z = { celloutsig_0_21z, _05_[7:2], _00_, _05_[0] } << { in_data[67:60], celloutsig_0_14z };
  assign celloutsig_0_46z = { celloutsig_0_22z[13:8], celloutsig_0_9z, celloutsig_0_12z } >> { celloutsig_0_5z[5:0], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_50z = { celloutsig_0_27z[8:3], celloutsig_0_2z, celloutsig_0_16z } >> { _07_[2:0], _05_[7:2], _00_, _05_[0] };
  assign celloutsig_0_5z = { _06_, celloutsig_0_1z } >> { celloutsig_0_4z[3:0], celloutsig_0_1z };
  assign celloutsig_0_29z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_19z } >> { celloutsig_0_27z[5:0], celloutsig_0_21z };
  assign celloutsig_0_31z = celloutsig_0_4z[4:2] >>> { celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_6z = in_data[67:41] >>> in_data[47:21];
  assign celloutsig_0_69z = { _03_[2:1], _01_, _02_[2:0] } >>> { _06_[3:2], celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_3z };
  assign celloutsig_1_10z = celloutsig_1_2z[15:1] >>> { in_data[128:120], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_12z = { celloutsig_1_2z[15:11], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z } >>> { celloutsig_1_2z[12:8], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_13z = { in_data[138:126], celloutsig_1_7z, _04_ } >>> { in_data[114:97], celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[68:66], celloutsig_0_12z } >>> { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_28z = { celloutsig_0_15z[2:1], celloutsig_0_21z, celloutsig_0_9z, _07_ } >>> { in_data[9:7], celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_22z = { celloutsig_0_6z[17:10], celloutsig_0_18z, celloutsig_0_1z, _06_, celloutsig_0_17z, celloutsig_0_2z } ~^ celloutsig_0_6z[26:5];
  assign celloutsig_1_14z = ~((celloutsig_1_0z & _04_[0]) | celloutsig_1_13z[14]);
  assign celloutsig_0_26z = ~((celloutsig_0_17z & celloutsig_0_16z[2]) | celloutsig_0_24z);
  assign celloutsig_0_83z = ~((_06_[2] & celloutsig_0_65z) | (celloutsig_0_25z[3] & celloutsig_0_13z[7]));
  assign celloutsig_0_17z = ~((_06_[2] & celloutsig_0_1z[3]) | (celloutsig_0_5z[7] & celloutsig_0_6z[22]));
  assign _02_[3] = _01_;
  assign _05_[1] = _00_;
  assign { out_data[128], out_data[103:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_83z };
endmodule
