// Seed: 2296942916
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  ;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3
);
  initial id_0 <= 1;
  logic id_5;
  wire  id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  buf primCall (id_1, id_3);
  output wire id_2;
  inout reg id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_2
  );
  always id_1 <= id_3;
endmodule
