m255
K4
z0
13
cModel Technology
Eadd_sub
Z0 w1506341306
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 d/home/guillaume/ArchOrd/Lab01/modelsim
Z7 8/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd
Z8 F/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd
l0
L6
VK[VOI42lFRjca1iX;BGaA0
!s100 E3LNL28]k_lVW[45B2oe<3
Z9 OV;C;10.4d;61
32
Z10 !s110 1506500921
!i10b 1
Z11 !s108 1506500921.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd|
Z13 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/add_sub.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1
Asynth
R1
R2
R3
R4
R5
DEx4 work 7 add_sub 0 22 K[VOI42lFRjca1iX;BGaA0
l21
L17
V[oi[cAE3:jcf=T`DLhLba3
!s100 CzO1;IC4jGfPl>m@KBiER3
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ealu
Z16 w1476133812
R4
R5
R6
Z17 8/home/guillaume/ArchOrd/Lab01/vhdl/ALU.vhd
Z18 F/home/guillaume/ArchOrd/Lab01/vhdl/ALU.vhd
l0
L24
V8<glFz8kcJeba`X[DIBDZ2
!s100 O`l`Xc5c_V9`dzon<W_fQ2
R9
32
R10
!i10b 1
R11
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/vhdl/ALU.vhd|
Z20 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/ALU.vhd|
!i113 1
R14
R15
Abdf_type
R4
R5
DEx4 work 3 alu 0 22 8<glFz8kcJeba`X[DIBDZ2
l91
L34
VU9E`_SDlfczQ`b4gOL<zg1
!s100 ao^@A8=RSg[FW?jY:[EXI0
R9
32
R10
!i10b 1
R11
R19
R20
!i113 1
R14
R15
Ecomparator
Z21 w1506339975
R4
R5
R6
Z22 8/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd
Z23 F/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd
l0
L4
VXoW@XPARkkA_@WZF0O4AH2
!s100 XTWoF>RX1>LcmLLBBo;N:0
R9
32
R10
!i10b 1
R11
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd|
Z25 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/comparator.vhd|
!i113 1
R14
R15
Asynth
R4
R5
DEx4 work 10 comparator 0 22 XoW@XPARkkA_@WZF0O4AH2
l17
L16
V^HPAz>=FRU9RoD3jz;oG02
!s100 @olghneck4;h]Hc^YfF>d1
R9
32
R10
!i10b 1
R11
R24
R25
!i113 1
R14
R15
Elogic_unit
Z26 w1506334137
R4
R5
R6
Z27 8/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd
Z28 F/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd
l0
L4
V=9JZBX<Y1WVVb@j10:Izl1
!s100 UJioXKUg8XUULGTSe2WE20
R9
32
R10
!i10b 1
R11
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd|
Z30 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/logic_unit.vhd|
!i113 1
R14
R15
Asynth
R4
R5
DEx4 work 10 logic_unit 0 22 =9JZBX<Y1WVVb@j10:Izl1
l14
L13
VeAk;UWOSH<ecJ1DOFi:X60
!s100 =U`18jb>XgRWR]@KNKb6R1
R9
32
R10
!i10b 1
R11
R29
R30
!i113 1
R14
R15
Emultiplexer
Z31 w1506500211
R4
R5
R6
Z32 8/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd
Z33 F/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd
l0
L4
VD]4`eUA@LQVl]dPV?H7LA0
!s100 UDM^5ga=kb9Z[=K^]bghV0
R9
32
R10
!i10b 1
R11
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd|
Z35 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/multiplexer.vhd|
!i113 1
R14
R15
Asynth
R4
R5
DEx4 work 11 multiplexer 0 22 D]4`eUA@LQVl]dPV?H7LA0
l16
L15
VTJ=RzI3G><?VlUT;1<izd3
!s100 oj8@8W`_CEP8S_<H=DfEO3
R9
32
R10
!i10b 1
R11
R34
R35
!i113 1
R14
R15
Eshift_unit
Z36 w1506206628
R3
R4
R5
R6
Z37 8/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd
Z38 F/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd
l0
L5
Vo?fcYD=jmkbNm<ezbP6bN2
!s100 C4@E7NN0:UB89P^MW405S0
R9
32
R10
!i10b 1
R11
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd|
Z40 !s107 /home/guillaume/ArchOrd/Lab01/vhdl/shift_unit.vhd|
!i113 1
R14
R15
Asynth
R3
R4
R5
DEx4 work 10 shift_unit 0 22 o?fcYD=jmkbNm<ezbP6bN2
l15
L14
V8Z0?<Z?ahj7NV4eck4fPb0
!s100 [321mfnCdb31EL<HVmGPL3
R9
32
R10
!i10b 1
R11
R39
R40
!i113 1
R14
R15
Etb_alu
w1506500879
R3
R4
R5
R6
8/home/guillaume/ArchOrd/Lab01/testbench/tb_ALU.vhd
F/home/guillaume/ArchOrd/Lab01/testbench/tb_ALU.vhd
l0
L5
VgPIIB3K2D5kfngBUCTBLP1
!s100 h4gR^9UUSFUJBW2hl@TTO2
R9
32
R10
!i10b 1
R11
!s90 -reportprogress|300|-work|work|-2002|-explicit|-cover|s|-stats=none|/home/guillaume/ArchOrd/Lab01/testbench/tb_ALU.vhd|
!s107 /home/guillaume/ArchOrd/Lab01/testbench/tb_ALU.vhd|
!i113 1
Z41 !s102 -cover s
Z42 o-work work -2002 -explicit -cover s
R15
Abench
DEx4 work 3 alu 0 22 LIV0?b]kCZ40<iPbTC=4:2
R3
R4
R5
DEx4 work 6 tb_alu 0 22 T@^:2]h1P<eK[1@Zc>8Nz2
l12
L8
V9T;G7lh1fXemjEJCZ5C=E0
!s100 a_YPDh`0bQGE]Sh_f[D]j0
OV;C;10.5b;63
32
!s110 1506499733
!i10b 1
!s108 1506499733.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-cover|s|-stats=none|C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/testbench/tb_ALU.vhd|
!s107 C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/testbench/tb_ALU.vhd|
!i113 1
R41
R42
tExplicit 1 CvgOpt 0
dC:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/modelsim
FC:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/testbench/tb_ALU.vhd
w1506425506
8C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/testbench/tb_ALU.vhd
Etb_logic_unit
R31
R4
R5
R6
Z43 8/home/guillaume/ArchOrd/Lab01/testbench/tb_logic_unit.vhd
Z44 F/home/guillaume/ArchOrd/Lab01/testbench/tb_logic_unit.vhd
l0
L4
VEgSTI:=LV<gWZI;^WB1H10
!s100 I0S6Z^F^OTJKf4O?Ic>222
R9
32
R10
!i10b 1
R11
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/guillaume/ArchOrd/Lab01/testbench/tb_logic_unit.vhd|
Z46 !s107 /home/guillaume/ArchOrd/Lab01/testbench/tb_logic_unit.vhd|
!i113 1
R14
R15
Atestbench
R4
R5
DEx4 work 13 tb_logic_unit 0 22 EgSTI:=LV<gWZI;^WB1H10
l21
L7
VcU6bE=4njKn]T;MN6:=Pc1
!s100 e_Bn]>_izgKz:8<2z5eWV3
R9
32
R10
!i10b 1
R11
R45
R46
!i113 1
R14
R15
