{"Source Block": ["hdl/library/axi_ad7616/axi_ad7616.v@372:413@HdlStmIf", "    );\n\n  end\n  endgenerate\n\n  generate if (IF_TYPE == PARALLEL) begin\n\n    assign rx_sclk = 1'h0;\n    assign rx_sdo = 1'h0;\n    assign irq = 1'h0;\n\n    assign up_wack_if_s = 1'h0;\n    assign up_rack_if_s = 1'h0;\n    assign up_rdata_if_s = 1'h0;\n\n    axi_ad7616_pif i_ad7616_parallel_interface (\n      .cs_n (rx_cs_n),\n      .db_o (rx_db_o),\n      .db_i (rx_db_i),\n      .db_t (rx_db_t),\n      .rd_n (rx_rd_n),\n      .wr_n (rx_wr_n),\n      .adc_data (adc_data),\n      .adc_valid (adc_valid),\n      .adc_sync (adc_sync),\n      .end_of_conv (trigger_s),\n      .burst_length(burst_length_s),\n      .clk (up_clk),\n      .rstn (up_rstn),\n      .rd_req (rd_req_s),\n      .wr_req (wr_req_s),\n      .wr_data (wr_data_s),\n      .rd_data (rd_data_s),\n      .rd_valid (rd_valid_s)\n    );\n\n  end\n  endgenerate\n\n  axi_ad7616_control #(\n    .ID(ID),\n    .IF_TYPE(IF_TYPE)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[405, "      .rd_valid (rd_valid_s)\n"], [406, "    );\n"]], "Add": [[406, "      .rd_valid (rd_valid_s));\n"]]}}