#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c2ca90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c1cf20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1c3f040 .functor NOT 1, L_0x1c68400, C4<0>, C4<0>, C4<0>;
L_0x1c68190 .functor XOR 1, L_0x1c68030, L_0x1c680f0, C4<0>, C4<0>;
L_0x1c682f0 .functor XOR 1, L_0x1c68190, L_0x1c68250, C4<0>, C4<0>;
v0x1c64f20_0 .net *"_ivl_10", 0 0, L_0x1c68250;  1 drivers
v0x1c65020_0 .net *"_ivl_12", 0 0, L_0x1c682f0;  1 drivers
v0x1c65100_0 .net *"_ivl_2", 0 0, L_0x1c67c70;  1 drivers
v0x1c651c0_0 .net *"_ivl_4", 0 0, L_0x1c68030;  1 drivers
v0x1c652a0_0 .net *"_ivl_6", 0 0, L_0x1c680f0;  1 drivers
v0x1c653d0_0 .net *"_ivl_8", 0 0, L_0x1c68190;  1 drivers
v0x1c654b0_0 .net "a", 0 0, v0x1c62e10_0;  1 drivers
v0x1c65550_0 .net "b", 0 0, v0x1c62eb0_0;  1 drivers
v0x1c655f0_0 .net "c", 0 0, v0x1c62f50_0;  1 drivers
v0x1c65690_0 .var "clk", 0 0;
v0x1c65730_0 .net "d", 0 0, v0x1c630c0_0;  1 drivers
v0x1c657d0_0 .net "out_dut", 0 0, L_0x1c67e20;  1 drivers
v0x1c65870_0 .net "out_ref", 0 0, L_0x1c66840;  1 drivers
v0x1c65910_0 .var/2u "stats1", 159 0;
v0x1c659b0_0 .var/2u "strobe", 0 0;
v0x1c65a50_0 .net "tb_match", 0 0, L_0x1c68400;  1 drivers
v0x1c65b10_0 .net "tb_mismatch", 0 0, L_0x1c3f040;  1 drivers
v0x1c65ce0_0 .net "wavedrom_enable", 0 0, v0x1c631b0_0;  1 drivers
v0x1c65d80_0 .net "wavedrom_title", 511 0, v0x1c63250_0;  1 drivers
L_0x1c67c70 .concat [ 1 0 0 0], L_0x1c66840;
L_0x1c68030 .concat [ 1 0 0 0], L_0x1c66840;
L_0x1c680f0 .concat [ 1 0 0 0], L_0x1c67e20;
L_0x1c68250 .concat [ 1 0 0 0], L_0x1c66840;
L_0x1c68400 .cmp/eeq 1, L_0x1c67c70, L_0x1c682f0;
S_0x1c34cc0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1c1cf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c35760 .functor NOT 1, v0x1c62f50_0, C4<0>, C4<0>, C4<0>;
L_0x1c3f8e0 .functor NOT 1, v0x1c62eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c65f90 .functor AND 1, L_0x1c35760, L_0x1c3f8e0, C4<1>, C4<1>;
L_0x1c66030 .functor NOT 1, v0x1c630c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c66160 .functor NOT 1, v0x1c62e10_0, C4<0>, C4<0>, C4<0>;
L_0x1c66260 .functor AND 1, L_0x1c66030, L_0x1c66160, C4<1>, C4<1>;
L_0x1c66340 .functor OR 1, L_0x1c65f90, L_0x1c66260, C4<0>, C4<0>;
L_0x1c66400 .functor AND 1, v0x1c62e10_0, v0x1c62f50_0, C4<1>, C4<1>;
L_0x1c664c0 .functor AND 1, L_0x1c66400, v0x1c630c0_0, C4<1>, C4<1>;
L_0x1c66580 .functor OR 1, L_0x1c66340, L_0x1c664c0, C4<0>, C4<0>;
L_0x1c666f0 .functor AND 1, v0x1c62eb0_0, v0x1c62f50_0, C4<1>, C4<1>;
L_0x1c66760 .functor AND 1, L_0x1c666f0, v0x1c630c0_0, C4<1>, C4<1>;
L_0x1c66840 .functor OR 1, L_0x1c66580, L_0x1c66760, C4<0>, C4<0>;
v0x1c3f2b0_0 .net *"_ivl_0", 0 0, L_0x1c35760;  1 drivers
v0x1c3f350_0 .net *"_ivl_10", 0 0, L_0x1c66260;  1 drivers
v0x1c61600_0 .net *"_ivl_12", 0 0, L_0x1c66340;  1 drivers
v0x1c616c0_0 .net *"_ivl_14", 0 0, L_0x1c66400;  1 drivers
v0x1c617a0_0 .net *"_ivl_16", 0 0, L_0x1c664c0;  1 drivers
v0x1c618d0_0 .net *"_ivl_18", 0 0, L_0x1c66580;  1 drivers
v0x1c619b0_0 .net *"_ivl_2", 0 0, L_0x1c3f8e0;  1 drivers
v0x1c61a90_0 .net *"_ivl_20", 0 0, L_0x1c666f0;  1 drivers
v0x1c61b70_0 .net *"_ivl_22", 0 0, L_0x1c66760;  1 drivers
v0x1c61c50_0 .net *"_ivl_4", 0 0, L_0x1c65f90;  1 drivers
v0x1c61d30_0 .net *"_ivl_6", 0 0, L_0x1c66030;  1 drivers
v0x1c61e10_0 .net *"_ivl_8", 0 0, L_0x1c66160;  1 drivers
v0x1c61ef0_0 .net "a", 0 0, v0x1c62e10_0;  alias, 1 drivers
v0x1c61fb0_0 .net "b", 0 0, v0x1c62eb0_0;  alias, 1 drivers
v0x1c62070_0 .net "c", 0 0, v0x1c62f50_0;  alias, 1 drivers
v0x1c62130_0 .net "d", 0 0, v0x1c630c0_0;  alias, 1 drivers
v0x1c621f0_0 .net "out", 0 0, L_0x1c66840;  alias, 1 drivers
S_0x1c62350 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1c1cf20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c62e10_0 .var "a", 0 0;
v0x1c62eb0_0 .var "b", 0 0;
v0x1c62f50_0 .var "c", 0 0;
v0x1c63020_0 .net "clk", 0 0, v0x1c65690_0;  1 drivers
v0x1c630c0_0 .var "d", 0 0;
v0x1c631b0_0 .var "wavedrom_enable", 0 0;
v0x1c63250_0 .var "wavedrom_title", 511 0;
S_0x1c625f0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1c62350;
 .timescale -12 -12;
v0x1c62850_0 .var/2s "count", 31 0;
E_0x1c2fba0/0 .event negedge, v0x1c63020_0;
E_0x1c2fba0/1 .event posedge, v0x1c63020_0;
E_0x1c2fba0 .event/or E_0x1c2fba0/0, E_0x1c2fba0/1;
E_0x1c2fdf0 .event negedge, v0x1c63020_0;
E_0x1c199f0 .event posedge, v0x1c63020_0;
S_0x1c62950 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c62350;
 .timescale -12 -12;
v0x1c62b50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c62c30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c62350;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c633b0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1c1cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1c669a0 .functor NOT 1, v0x1c62e10_0, C4<0>, C4<0>, C4<0>;
L_0x1c66a10 .functor NOT 1, v0x1c62eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c66aa0 .functor AND 1, L_0x1c669a0, L_0x1c66a10, C4<1>, C4<1>;
L_0x1c66bb0 .functor AND 1, L_0x1c66aa0, v0x1c62f50_0, C4<1>, C4<1>;
L_0x1c66ca0 .functor AND 1, L_0x1c66bb0, v0x1c630c0_0, C4<1>, C4<1>;
L_0x1c66d60 .functor NOT 1, v0x1c62e10_0, C4<0>, C4<0>, C4<0>;
L_0x1c66e10 .functor AND 1, L_0x1c66d60, v0x1c62eb0_0, C4<1>, C4<1>;
L_0x1c66ed0 .functor NOT 1, v0x1c62f50_0, C4<0>, C4<0>, C4<0>;
L_0x1c670a0 .functor AND 1, L_0x1c66e10, L_0x1c66ed0, C4<1>, C4<1>;
L_0x1c671b0 .functor AND 1, L_0x1c670a0, v0x1c630c0_0, C4<1>, C4<1>;
L_0x1c673e0 .functor AND 1, v0x1c62e10_0, v0x1c62eb0_0, C4<1>, C4<1>;
L_0x1c67670 .functor AND 1, L_0x1c673e0, v0x1c62f50_0, C4<1>, C4<1>;
L_0x1c67750 .functor NOT 1, v0x1c62eb0_0, C4<0>, C4<0>, C4<0>;
L_0x1c677c0 .functor AND 1, v0x1c62e10_0, L_0x1c67750, C4<1>, C4<1>;
L_0x1c676e0 .functor AND 1, L_0x1c677c0, v0x1c62f50_0, C4<1>, C4<1>;
L_0x1c67950 .functor NOT 1, v0x1c630c0_0, C4<0>, C4<0>, C4<0>;
L_0x1c67a50 .functor AND 1, L_0x1c676e0, L_0x1c67950, C4<1>, C4<1>;
L_0x1c67b60 .functor OR 1, L_0x1c66ca0, L_0x1c671b0, C4<0>, C4<0>;
L_0x1c67d10 .functor OR 1, L_0x1c67b60, L_0x1c67670, C4<0>, C4<0>;
L_0x1c67e20 .functor OR 1, L_0x1c67d10, L_0x1c67a50, C4<0>, C4<0>;
v0x1c636a0_0 .net *"_ivl_0", 0 0, L_0x1c669a0;  1 drivers
v0x1c63780_0 .net *"_ivl_10", 0 0, L_0x1c66d60;  1 drivers
v0x1c63860_0 .net *"_ivl_12", 0 0, L_0x1c66e10;  1 drivers
v0x1c63950_0 .net *"_ivl_14", 0 0, L_0x1c66ed0;  1 drivers
v0x1c63a30_0 .net *"_ivl_16", 0 0, L_0x1c670a0;  1 drivers
v0x1c63b60_0 .net *"_ivl_2", 0 0, L_0x1c66a10;  1 drivers
v0x1c63c40_0 .net *"_ivl_20", 0 0, L_0x1c673e0;  1 drivers
v0x1c63d20_0 .net *"_ivl_24", 0 0, L_0x1c67750;  1 drivers
v0x1c63e00_0 .net *"_ivl_26", 0 0, L_0x1c677c0;  1 drivers
v0x1c63ee0_0 .net *"_ivl_28", 0 0, L_0x1c676e0;  1 drivers
v0x1c63fc0_0 .net *"_ivl_30", 0 0, L_0x1c67950;  1 drivers
v0x1c640a0_0 .net *"_ivl_34", 0 0, L_0x1c67b60;  1 drivers
v0x1c64180_0 .net *"_ivl_36", 0 0, L_0x1c67d10;  1 drivers
v0x1c64260_0 .net *"_ivl_4", 0 0, L_0x1c66aa0;  1 drivers
v0x1c64340_0 .net *"_ivl_6", 0 0, L_0x1c66bb0;  1 drivers
v0x1c64420_0 .net "a", 0 0, v0x1c62e10_0;  alias, 1 drivers
v0x1c644c0_0 .net "b", 0 0, v0x1c62eb0_0;  alias, 1 drivers
v0x1c646c0_0 .net "c", 0 0, v0x1c62f50_0;  alias, 1 drivers
v0x1c647b0_0 .net "d", 0 0, v0x1c630c0_0;  alias, 1 drivers
v0x1c648a0_0 .net "out", 0 0, L_0x1c67e20;  alias, 1 drivers
v0x1c64960_0 .net "term1", 0 0, L_0x1c66ca0;  1 drivers
v0x1c64a20_0 .net "term2", 0 0, L_0x1c671b0;  1 drivers
v0x1c64ae0_0 .net "term3", 0 0, L_0x1c67670;  1 drivers
v0x1c64ba0_0 .net "term4", 0 0, L_0x1c67a50;  1 drivers
S_0x1c64d00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1c1cf20;
 .timescale -12 -12;
E_0x1c2f940 .event anyedge, v0x1c659b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c659b0_0;
    %nor/r;
    %assign/vec4 v0x1c659b0_0, 0;
    %wait E_0x1c2f940;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c62350;
T_3 ;
    %fork t_1, S_0x1c625f0;
    %jmp t_0;
    .scope S_0x1c625f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c62850_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c630c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c62f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c62eb0_0, 0;
    %assign/vec4 v0x1c62e10_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c199f0;
    %load/vec4 v0x1c62850_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1c62850_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c630c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c62f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c62eb0_0, 0;
    %assign/vec4 v0x1c62e10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1c2fdf0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c62c30;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c2fba0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c62e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c62eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c62f50_0, 0;
    %assign/vec4 v0x1c630c0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1c62350;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1c1cf20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c65690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c659b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c1cf20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c65690_0;
    %inv;
    %store/vec4 v0x1c65690_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c1cf20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c63020_0, v0x1c65b10_0, v0x1c654b0_0, v0x1c65550_0, v0x1c655f0_0, v0x1c65730_0, v0x1c65870_0, v0x1c657d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c1cf20;
T_7 ;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c1cf20;
T_8 ;
    %wait E_0x1c2fba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c65910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c65910_0, 4, 32;
    %load/vec4 v0x1c65a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c65910_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c65910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c65910_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c65870_0;
    %load/vec4 v0x1c65870_0;
    %load/vec4 v0x1c657d0_0;
    %xor;
    %load/vec4 v0x1c65870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c65910_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c65910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c65910_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/kmap2/iter0/response16/top_module.sv";
