$date
	Thu Jun 01 13:21:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_adder_subtractor_4bit $end
$var wire 4 ! sum_diff [3:0] $end
$var wire 1 " carry_borrow_out $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % sel_add1_sub0 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b100 $
b100 #
1"
b0 !
$end
#10
b110 !
b1010 #
#20
b10 !
1"
b110 #
#30
0"
b1100 !
b111 $
b11 #
#40
b1000 !
1%
b100 $
b100 #
#50
b1110 !
0"
b1010 #
#60
b1010 !
b110 #
#70
b1010 !
b111 $
b11 #
#80
