# Video Lecture Production Scaffold

## Accelerated HDL for Digital System Design — Pre-Class Videos

**Production scope:** 14 pre-class video lectures (Days 1–14)
**Target format:** reveal.js slides + narration script + live-coding segments
**Recording style:** Mix of slides and live coding (OBS or similar)
**Total target duration:** ~660 minutes (~11 hours of recording)

---

## Key Finding: We're Closer Than You Think

The daily plan files already contain ~80% of the narration content. Each day's "Pre-Class Material" section reads like a detailed lecture script — complete with code examples, analogies, and explanations written in an instructor voice.

What we actually need to produce for each lecture:

| Deliverable | Status | Work Remaining |
|---|---|---|
| Narration content | ~80% done | Polish, add transitions, timing marks, live-coding cues |
| Slide decks | Generators complete | Run `generate_week*.py` to produce reveal.js HTML |
| Standalone code files | ~60% (in markdown) | Extract, add comments, make buildable |
| Timing/block diagrams | ~20% (ASCII art) | Convert to WaveDrom/Mermaid/SVG |
| Pre-class quiz | ~90% done | Already at bottom of each day file |

**Bottom line:** This is a *transformation* task, not a *creation* task.

---

## Production Architecture

### Per-Lecture Deliverable Set

```
lectures/weekN/dayNN_topic/
├── seg1_*.html              # reveal.js slide deck (segment 1)
├── seg2_*.html              # reveal.js slide deck (segment 2)
├── seg3_*.html              # reveal.js slide deck (segment 3)
├── seg4_*.html              # reveal.js slide deck (segment 4)
├── quiz.md                  # Pre-class comprehension check
├── code/                    # Verilog examples from the lecture
├── diagrams/                # WaveDrom, Mermaid, SVG
└── README.md                # Segment guide with durations
```

### Slide Generation

Slide decks are generated by Python scripts in `scripts/`:

```bash
python3 scripts/generate_week1.py   # Days 1-4: 16 segments + 3 quizzes
python3 scripts/generate_week2.py   # Days 5-8: 16 segments + 4 quizzes
python3 scripts/generate_week3.py   # Days 9-12: 16 segments + 4 quizzes
python3 scripts/generate_week4.py   # Days 13-14: 8 segments + 2 quizzes
```

Total: 56 video segments + 13 quizzes.

### reveal.js Slide Design Principles

1. **Code slides use syntax-highlighted `<pre><code>`** — not screenshots
2. **Progressive builds** via reveal.js fragments — code appears line-by-line
3. **"Switch to editor" cue slides** for live-demo transitions
4. **Minimal text per slide** — narration carries the explanation
5. **Consistent visual language:**
   - Dark theme (code-friendly, reduces eye strain for video)
   - Left-aligned code, centered diagrams
   - Color coding: green = synthesizable, orange = simulation-only, red = common mistake

---

## Per-Day Video Breakdown

| Day | Duration | Segments | Key Visual Elements |
|-----|----------|----------|---------------------|
| 1 | ~40 min | HDL Mindset / Synth vs Sim / Module Anatomy / Logic Refresher | River vs recipe analogy; synthesis flow diagram |
| 2 | ~45 min | Data Types / Operators / Sized Literals / 7-Segment | Wire/reg diagram; operator truth tables; segment map |
| 3 | ~45 min | always @(*) / if-else & case / Latch Problem / Blocking vs NB | Sensitivity list diagram; latch inference warning |
| 4 | ~50 min | Clocks & Edges / Nonblocking / FF Variants / Counters | WaveDrom timing; shift register disaster demo |
| 5 | ~45 min | Counter Variations / Shift Registers / Metastability / Debounce | Bounce waveform; synchronizer chain diagram |
| 6 | ~50 min | TB Anatomy / Self-Checking / Tasks / File-Driven | Testbench architecture diagram; simulate-first workflow |
| 7 | ~50 min | FSM Theory / 3-Block Template / State Encoding / Methodology | Moore/Mealy block diagrams; state diagram notation |
| 8 | ~45 min | Hierarchy / Parameters / Generate / Design Reuse | Module tree diagram; library table |
| 9 | ~45 min | ROM Modeling / RAM Modeling / Block RAM / readmemh | Memory architecture; EBR inference patterns |
| 10 | ~50 min | Timing Physics / Reports / PLL / CDC | Timing diagram; slack calculation; PLL block |
| 11 | ~50 min | UART Protocol / TX Architecture / Implementation / Handshake | Frame format diagram; FSM state diagram |
| 12 | ~50 min | UART RX / Oversampling / SPI / IP Integration | Oversampling diagram; protocol comparison table |
| 13 | ~45 min | logic Type / always_ff/comb / enum & struct / Packages | Side-by-side Verilog vs SV |
| 14 | ~50 min | Assertions / Coverage / Interfaces / OOP Preview | Assertion flow; coverage visualization |

---

## Recording Workflow

1. **Prepare:** Review daily plan + generated slides for the day
2. **Test code:** Verify all Verilog examples compile and produce expected output
3. **Record:** OBS Studio with slide deck + terminal split view
4. **Post-production:** Add chapter markers, export at 1080p
5. **Upload:** Course LMS with embedded quiz checkpoint
