# LLM-Generated Triton Implementation for s4113
# Generated: 2025-11-17 17:41:56
# Model: claude-sonnet-4-20250514
# Stop Reason: end_turn
# Input Tokens: 493
# Output Tokens: 501

================================================================================
PROMPT:
================================================================================
I have a PyTorch/Python baseline implementation that I want to optimize using Triton for GPU acceleration.

Baseline Implementation:
```python
import torch

def s4113_pytorch(a, b, c, ip):
    """
    PyTorch implementation of TSVC s4113 - indirect addressing.
    
    Original C code:
    for (int nl = 0; nl < iterations; nl++) {
        for (int i = 0; i < LEN_1D; i++) {
            a[ip[i]] = b[ip[i]] + c[i];
        }
    }
    
    Arrays: a (r), b (r), c (r), ip (r)
    """
    a = a.contiguous()
    b = b.contiguous()
    c = c.contiguous()
    ip = ip.contiguous()
    
    # Indirect addressing: a[ip[i]] = b[ip[i]] + c[i]
    indices = ip.long()
    a[indices] = b[indices] + c
    
    return a
```

Please generate a complete, optimized Triton implementation that:
1. Includes a @triton.jit kernel function named `s4113_kernel`
2. Includes a Python wrapper function named `s4113_triton` (NOT `s4113_pytorch`)
3. The wrapper function must have THE EXACT SAME function signature as the baseline (same parameter names and order)
4. Uses appropriate block sizes and memory access patterns
5. Handles edge cases with masking
6. Is functionally equivalent to the baseline (same inputs, same outputs)
7. Returns the same type as the baseline (single tensor or tuple of tensors)
8. Includes brief comments explaining key optimizations

IMPORTANT:
- Wrapper function name: `s4113_triton`
- Function signature must match the baseline exactly (same parameters in same order)
- Accept all parameters the baseline accepts, even if some are modified in-place or used only as outputs

Provide ONLY the Python code, no additional explanation.

================================================================================
RESPONSE:
================================================================================
```python
import torch
import triton
import triton.language as tl

@triton.jit
def s4113_kernel(
    a_ptr, b_ptr, c_ptr, ip_ptr,
    n_elements,
    BLOCK_SIZE: tl.constexpr,
):
    # Get program ID and compute offsets
    pid = tl.program_id(axis=0)
    block_start = pid * BLOCK_SIZE
    offsets = block_start + tl.arange(0, BLOCK_SIZE)
    
    # Mask for valid elements
    mask = offsets < n_elements
    
    # Load indices and direct values
    indices = tl.load(ip_ptr + offsets, mask=mask)
    c_vals = tl.load(c_ptr + offsets, mask=mask)
    
    # Load indirect values using gathered indices
    b_vals = tl.load(b_ptr + indices, mask=mask)
    
    # Compute result and store back to indirect locations
    result = b_vals + c_vals
    tl.store(a_ptr + indices, result, mask=mask)

def s4113_triton(a, b, c, ip):
    """
    Triton implementation of TSVC s4113 - indirect addressing.
    Optimized for GPU with coalesced memory access where possible.
    """
    # Ensure contiguous memory layout
    a = a.contiguous()
    b = b.contiguous()
    c = c.contiguous()
    ip = ip.contiguous()
    
    n_elements = c.numel()
    
    # Choose block size for optimal memory throughput
    BLOCK_SIZE = 256
    grid = (triton.cdiv(n_elements, BLOCK_SIZE),)
    
    # Launch kernel with indirect addressing pattern
    s4113_kernel[grid](
        a, b, c, ip,
        n_elements,
        BLOCK_SIZE=BLOCK_SIZE,
    )
    
    return a
```
