{
  "module_name": "mdio.h",
  "hash_id": "c3f974ce6234f2bfc099a5f44d2dc55b8f2b27b52f05baccedb60acbb1f3756d",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/mdio.h",
  "human_readable_source": " \n \n\n#ifndef _UAPI__LINUX_MDIO_H__\n#define _UAPI__LINUX_MDIO_H__\n\n#include <linux/types.h>\n#include <linux/mii.h>\n\n \n#define MDIO_MMD_PMAPMD\t\t1\t \n#define MDIO_MMD_WIS\t\t2\t \n#define MDIO_MMD_PCS\t\t3\t \n#define MDIO_MMD_PHYXS\t\t4\t \n#define MDIO_MMD_DTEXS\t\t5\t \n#define MDIO_MMD_TC\t\t6\t \n#define MDIO_MMD_AN\t\t7\t \n#define MDIO_MMD_C22EXT\t\t29\t \n#define MDIO_MMD_VEND1\t\t30\t \n#define MDIO_MMD_VEND2\t\t31\t \n\n \n#define MDIO_CTRL1\t\tMII_BMCR\n#define MDIO_STAT1\t\tMII_BMSR\n#define MDIO_DEVID1\t\tMII_PHYSID1\n#define MDIO_DEVID2\t\tMII_PHYSID2\n#define MDIO_SPEED\t\t4\t \n#define MDIO_DEVS1\t\t5\t \n#define MDIO_DEVS2\t\t6\n#define MDIO_CTRL2\t\t7\t \n#define MDIO_STAT2\t\t8\t \n#define MDIO_PMA_TXDIS\t\t9\t \n#define MDIO_PMA_RXDET\t\t10\t \n#define MDIO_PMA_EXTABLE\t11\t \n#define MDIO_PKGID1\t\t14\t \n#define MDIO_PKGID2\t\t15\n#define MDIO_AN_ADVERTISE\t16\t \n#define MDIO_AN_LPA\t\t19\t \n#define MDIO_PCS_EEE_ABLE\t20\t \n#define MDIO_PCS_EEE_ABLE2\t21\t \n#define MDIO_PMA_NG_EXTABLE\t21\t \n#define MDIO_PCS_EEE_WK_ERR\t22\t \n#define MDIO_PHYXS_LNSTAT\t24\t \n#define MDIO_AN_EEE_ADV\t\t60\t \n#define MDIO_AN_EEE_LPABLE\t61\t \n#define MDIO_AN_EEE_ADV2\t62\t \n#define MDIO_AN_EEE_LPABLE2\t63\t \n#define MDIO_AN_CTRL2\t\t64\t \n\n \n#define MDIO_PMA_10GBT_SWAPPOL\t130\t \n#define MDIO_PMA_10GBT_TXPWR\t131\t \n#define MDIO_PMA_10GBT_SNR\t133\t \n#define MDIO_PMA_10GBR_FSRT_CSR\t147\t \n#define MDIO_PMA_10GBR_FECABLE\t170\t \n#define MDIO_PCS_10GBX_STAT1\t24\t \n#define MDIO_PCS_10GBRT_STAT1\t32\t \n#define MDIO_PCS_10GBRT_STAT2\t33\t \n#define MDIO_AN_10GBT_CTRL\t32\t \n#define MDIO_AN_10GBT_STAT\t33\t \n#define MDIO_B10L_PMA_CTRL\t2294\t \n#define MDIO_PMA_10T1L_STAT\t2295\t \n#define MDIO_PCS_10T1L_CTRL\t2278\t \n#define MDIO_PMA_PMD_BT1\t18\t \n#define MDIO_AN_T1_CTRL\t\t512\t \n#define MDIO_AN_T1_STAT\t\t513\t \n#define MDIO_AN_T1_ADV_L\t514\t \n#define MDIO_AN_T1_ADV_M\t515\t \n#define MDIO_AN_T1_ADV_H\t516\t \n#define MDIO_AN_T1_LP_L\t\t517\t \n#define MDIO_AN_T1_LP_M\t\t518\t \n#define MDIO_AN_T1_LP_H\t\t519\t \n#define MDIO_AN_10BT1_AN_CTRL\t526\t \n#define MDIO_AN_10BT1_AN_STAT\t527\t \n#define MDIO_PMA_PMD_BT1_CTRL\t2100\t \n#define MDIO_PCS_1000BT1_CTRL\t2304\t \n#define MDIO_PCS_1000BT1_STAT\t2305\t \n\n \n#define MDIO_PMA_LASI_RXCTRL\t0x9000\t \n#define MDIO_PMA_LASI_TXCTRL\t0x9001\t \n#define MDIO_PMA_LASI_CTRL\t0x9002\t \n#define MDIO_PMA_LASI_RXSTAT\t0x9003\t \n#define MDIO_PMA_LASI_TXSTAT\t0x9004\t \n#define MDIO_PMA_LASI_STAT\t0x9005\t \n\n \n \n#define MDIO_CTRL1_SPEEDSELEXT\t\t(BMCR_SPEED1000 | BMCR_SPEED100)\n \n#define MDIO_CTRL1_SPEEDSEL\t\t(MDIO_CTRL1_SPEEDSELEXT | 0x003c)\n#define MDIO_CTRL1_FULLDPLX\t\tBMCR_FULLDPLX\n#define MDIO_CTRL1_LPOWER\t\tBMCR_PDOWN\n#define MDIO_CTRL1_RESET\t\tBMCR_RESET\n#define MDIO_PMA_CTRL1_LOOPBACK\t\t0x0001\n#define MDIO_PMA_CTRL1_SPEED1000\tBMCR_SPEED1000\n#define MDIO_PMA_CTRL1_SPEED100\t\tBMCR_SPEED100\n#define MDIO_PCS_CTRL1_LOOPBACK\t\tBMCR_LOOPBACK\n#define MDIO_PHYXS_CTRL1_LOOPBACK\tBMCR_LOOPBACK\n#define MDIO_AN_CTRL1_RESTART\t\tBMCR_ANRESTART\n#define MDIO_AN_CTRL1_ENABLE\t\tBMCR_ANENABLE\n#define MDIO_AN_CTRL1_XNP\t\t0x2000\t \n#define MDIO_PCS_CTRL1_CLKSTOP_EN\t0x400\t \n\n \n#define MDIO_CTRL1_SPEED10G\t\t(MDIO_CTRL1_SPEEDSELEXT | 0x00)\n \n#define MDIO_CTRL1_SPEED10P2B\t\t(MDIO_CTRL1_SPEEDSELEXT | 0x04)\n \n#define MDIO_CTRL1_SPEED2_5G\t\t(MDIO_CTRL1_SPEEDSELEXT | 0x18)\n \n#define MDIO_CTRL1_SPEED5G\t\t(MDIO_CTRL1_SPEEDSELEXT | 0x1c)\n\n \n#define MDIO_STAT1_LPOWERABLE\t\t0x0002\t \n#define MDIO_STAT1_LSTATUS\t\tBMSR_LSTATUS\n#define MDIO_STAT1_FAULT\t\t0x0080\t \n#define MDIO_AN_STAT1_LPABLE\t\t0x0001\t \n#define MDIO_AN_STAT1_ABLE\t\tBMSR_ANEGCAPABLE\n#define MDIO_AN_STAT1_RFAULT\t\tBMSR_RFAULT\n#define MDIO_AN_STAT1_COMPLETE\t\tBMSR_ANEGCOMPLETE\n#define MDIO_AN_STAT1_PAGE\t\t0x0040\t \n#define MDIO_AN_STAT1_XNP\t\t0x0080\t \n\n \n#define MDIO_SPEED_10G\t\t\t0x0001\t \n#define MDIO_PMA_SPEED_2B\t\t0x0002\t \n#define MDIO_PMA_SPEED_10P\t\t0x0004\t \n#define MDIO_PMA_SPEED_1000\t\t0x0010\t \n#define MDIO_PMA_SPEED_100\t\t0x0020\t \n#define MDIO_PMA_SPEED_10\t\t0x0040\t \n#define MDIO_PCS_SPEED_10P2B\t\t0x0002\t \n#define MDIO_PCS_SPEED_2_5G\t\t0x0040\t \n#define MDIO_PCS_SPEED_5G\t\t0x0080\t \n\n \n#define MDIO_DEVS_PRESENT(devad)\t(1 << (devad))\n#define MDIO_DEVS_C22PRESENT\t\tMDIO_DEVS_PRESENT(0)\n#define MDIO_DEVS_PMAPMD\t\tMDIO_DEVS_PRESENT(MDIO_MMD_PMAPMD)\n#define MDIO_DEVS_WIS\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_WIS)\n#define MDIO_DEVS_PCS\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_PCS)\n#define MDIO_DEVS_PHYXS\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_PHYXS)\n#define MDIO_DEVS_DTEXS\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_DTEXS)\n#define MDIO_DEVS_TC\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_TC)\n#define MDIO_DEVS_AN\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_AN)\n#define MDIO_DEVS_C22EXT\t\tMDIO_DEVS_PRESENT(MDIO_MMD_C22EXT)\n#define MDIO_DEVS_VEND1\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_VEND1)\n#define MDIO_DEVS_VEND2\t\t\tMDIO_DEVS_PRESENT(MDIO_MMD_VEND2)\n\n \n#define MDIO_PMA_CTRL2_TYPE\t\t0x000f\t \n#define MDIO_PMA_CTRL2_10GBCX4\t\t0x0000\t \n#define MDIO_PMA_CTRL2_10GBEW\t\t0x0001\t \n#define MDIO_PMA_CTRL2_10GBLW\t\t0x0002\t \n#define MDIO_PMA_CTRL2_10GBSW\t\t0x0003\t \n#define MDIO_PMA_CTRL2_10GBLX4\t\t0x0004\t \n#define MDIO_PMA_CTRL2_10GBER\t\t0x0005\t \n#define MDIO_PMA_CTRL2_10GBLR\t\t0x0006\t \n#define MDIO_PMA_CTRL2_10GBSR\t\t0x0007\t \n#define MDIO_PMA_CTRL2_10GBLRM\t\t0x0008\t \n#define MDIO_PMA_CTRL2_10GBT\t\t0x0009\t \n#define MDIO_PMA_CTRL2_10GBKX4\t\t0x000a\t \n#define MDIO_PMA_CTRL2_10GBKR\t\t0x000b\t \n#define MDIO_PMA_CTRL2_1000BT\t\t0x000c\t \n#define MDIO_PMA_CTRL2_1000BKX\t\t0x000d\t \n#define MDIO_PMA_CTRL2_100BTX\t\t0x000e\t \n#define MDIO_PMA_CTRL2_10BT\t\t0x000f\t \n#define MDIO_PMA_CTRL2_2_5GBT\t\t0x0030   \n#define MDIO_PMA_CTRL2_5GBT\t\t0x0031   \n#define MDIO_PMA_CTRL2_BASET1\t\t0x003D   \n#define MDIO_PCS_CTRL2_TYPE\t\t0x0003\t \n#define MDIO_PCS_CTRL2_10GBR\t\t0x0000\t \n#define MDIO_PCS_CTRL2_10GBX\t\t0x0001\t \n#define MDIO_PCS_CTRL2_10GBW\t\t0x0002\t \n#define MDIO_PCS_CTRL2_10GBT\t\t0x0003\t \n\n \n#define MDIO_STAT2_RXFAULT\t\t0x0400\t \n#define MDIO_STAT2_TXFAULT\t\t0x0800\t \n#define MDIO_STAT2_DEVPRST\t\t0xc000\t \n#define MDIO_STAT2_DEVPRST_VAL\t\t0x8000\t \n#define MDIO_PMA_STAT2_LBABLE\t\t0x0001\t \n#define MDIO_PMA_STAT2_10GBEW\t\t0x0002\t \n#define MDIO_PMA_STAT2_10GBLW\t\t0x0004\t \n#define MDIO_PMA_STAT2_10GBSW\t\t0x0008\t \n#define MDIO_PMA_STAT2_10GBLX4\t\t0x0010\t \n#define MDIO_PMA_STAT2_10GBER\t\t0x0020\t \n#define MDIO_PMA_STAT2_10GBLR\t\t0x0040\t \n#define MDIO_PMA_STAT2_10GBSR\t\t0x0080\t \n#define MDIO_PMD_STAT2_TXDISAB\t\t0x0100\t \n#define MDIO_PMA_STAT2_EXTABLE\t\t0x0200\t \n#define MDIO_PMA_STAT2_RXFLTABLE\t0x1000\t \n#define MDIO_PMA_STAT2_TXFLTABLE\t0x2000\t \n#define MDIO_PCS_STAT2_10GBR\t\t0x0001\t \n#define MDIO_PCS_STAT2_10GBX\t\t0x0002\t \n#define MDIO_PCS_STAT2_10GBW\t\t0x0004\t \n#define MDIO_PCS_STAT2_RXFLTABLE\t0x1000\t \n#define MDIO_PCS_STAT2_TXFLTABLE\t0x2000\t \n\n \n#define MDIO_PMD_TXDIS_GLOBAL\t\t0x0001\t \n#define MDIO_PMD_TXDIS_0\t\t0x0002\t \n#define MDIO_PMD_TXDIS_1\t\t0x0004\t \n#define MDIO_PMD_TXDIS_2\t\t0x0008\t \n#define MDIO_PMD_TXDIS_3\t\t0x0010\t \n\n \n#define MDIO_PMD_RXDET_GLOBAL\t\t0x0001\t \n#define MDIO_PMD_RXDET_0\t\t0x0002\t \n#define MDIO_PMD_RXDET_1\t\t0x0004\t \n#define MDIO_PMD_RXDET_2\t\t0x0008\t \n#define MDIO_PMD_RXDET_3\t\t0x0010\t \n\n \n#define MDIO_PMA_EXTABLE_10GCX4\t\t0x0001\t \n#define MDIO_PMA_EXTABLE_10GBLRM\t0x0002\t \n#define MDIO_PMA_EXTABLE_10GBT\t\t0x0004\t \n#define MDIO_PMA_EXTABLE_10GBKX4\t0x0008\t \n#define MDIO_PMA_EXTABLE_10GBKR\t\t0x0010\t \n#define MDIO_PMA_EXTABLE_1000BT\t\t0x0020\t \n#define MDIO_PMA_EXTABLE_1000BKX\t0x0040\t \n#define MDIO_PMA_EXTABLE_100BTX\t\t0x0080\t \n#define MDIO_PMA_EXTABLE_10BT\t\t0x0100\t \n#define MDIO_PMA_EXTABLE_BT1\t\t0x0800\t \n#define MDIO_PMA_EXTABLE_NBT\t\t0x4000   \n\n \n#define MDIO_AN_C73_0_S_MASK\t\tGENMASK(4, 0)\n#define MDIO_AN_C73_0_E_MASK\t\tGENMASK(9, 5)\n#define MDIO_AN_C73_0_PAUSE\t\tBIT(10)\n#define MDIO_AN_C73_0_ASM_DIR\t\tBIT(11)\n#define MDIO_AN_C73_0_C2\t\tBIT(12)\n#define MDIO_AN_C73_0_RF\t\tBIT(13)\n#define MDIO_AN_C73_0_ACK\t\tBIT(14)\n#define MDIO_AN_C73_0_NP\t\tBIT(15)\n#define MDIO_AN_C73_1_T_MASK\t\tGENMASK(4, 0)\n#define MDIO_AN_C73_1_1000BASE_KX\tBIT(5)\n#define MDIO_AN_C73_1_10GBASE_KX4\tBIT(6)\n#define MDIO_AN_C73_1_10GBASE_KR\tBIT(7)\n#define MDIO_AN_C73_1_40GBASE_KR4\tBIT(8)\n#define MDIO_AN_C73_1_40GBASE_CR4\tBIT(9)\n#define MDIO_AN_C73_1_100GBASE_CR10\tBIT(10)\n#define MDIO_AN_C73_1_100GBASE_KP4\tBIT(11)\n#define MDIO_AN_C73_1_100GBASE_KR4\tBIT(12)\n#define MDIO_AN_C73_1_100GBASE_CR4\tBIT(13)\n#define MDIO_AN_C73_1_25GBASE_R_S\tBIT(14)\n#define MDIO_AN_C73_1_25GBASE_R\t\tBIT(15)\n#define MDIO_AN_C73_2_2500BASE_KX\tBIT(0)\n#define MDIO_AN_C73_2_5GBASE_KR\t\tBIT(1)\n\n \n#define MDIO_PHYXS_LNSTAT_SYNC0\t\t0x0001\n#define MDIO_PHYXS_LNSTAT_SYNC1\t\t0x0002\n#define MDIO_PHYXS_LNSTAT_SYNC2\t\t0x0004\n#define MDIO_PHYXS_LNSTAT_SYNC3\t\t0x0008\n#define MDIO_PHYXS_LNSTAT_ALIGN\t\t0x1000\n\n \n#define MDIO_PMA_10GBT_SWAPPOL_ABNX\t0x0001\t \n#define MDIO_PMA_10GBT_SWAPPOL_CDNX\t0x0002\t \n#define MDIO_PMA_10GBT_SWAPPOL_AREV\t0x0100\t \n#define MDIO_PMA_10GBT_SWAPPOL_BREV\t0x0200\t \n#define MDIO_PMA_10GBT_SWAPPOL_CREV\t0x0400\t \n#define MDIO_PMA_10GBT_SWAPPOL_DREV\t0x0800\t \n\n \n#define MDIO_PMA_10GBT_TXPWR_SHORT\t0x0001\t \n\n \n \n#define MDIO_PMA_10GBT_SNR_BIAS\t\t0x8000\n#define MDIO_PMA_10GBT_SNR_MAX\t\t127\n\n \n#define MDIO_PMA_10GBR_FECABLE_ABLE\t0x0001\t \n#define MDIO_PMA_10GBR_FECABLE_ERRABLE\t0x0002\t \n\n \n#define MDIO_PMA_10GBR_FSRT_ENABLE\t0x0001\t \n\n \n#define MDIO_PCS_10GBRT_STAT1_BLKLK\t0x0001\t \n\n \n#define MDIO_PCS_10GBRT_STAT2_ERR\t0x00ff\n#define MDIO_PCS_10GBRT_STAT2_BER\t0x3f00\n\n \n#define MDIO_AN_10GBT_CTRL_ADVFSRT2_5G\t0x0020\t \n#define MDIO_AN_10GBT_CTRL_ADV2_5G\t0x0080\t \n#define MDIO_AN_10GBT_CTRL_ADV5G\t0x0100\t \n#define MDIO_AN_10GBT_CTRL_ADV10G\t0x1000\t \n\n \n#define MDIO_AN_10GBT_STAT_LP2_5G\t0x0020   \n#define MDIO_AN_10GBT_STAT_LP5G\t\t0x0040   \n#define MDIO_AN_10GBT_STAT_LPTRR\t0x0200\t \n#define MDIO_AN_10GBT_STAT_LPLTABLE\t0x0400\t \n#define MDIO_AN_10GBT_STAT_LP10G\t0x0800\t \n#define MDIO_AN_10GBT_STAT_REMOK\t0x1000\t \n#define MDIO_AN_10GBT_STAT_LOCOK\t0x2000\t \n#define MDIO_AN_10GBT_STAT_MS\t\t0x4000\t \n#define MDIO_AN_10GBT_STAT_MSFLT\t0x8000\t \n\n \n#define MDIO_PMA_10T1L_CTRL_LB_EN\t0x0001\t \n#define MDIO_PMA_10T1L_CTRL_EEE_EN\t0x0400\t \n#define MDIO_PMA_10T1L_CTRL_LOW_POWER\t0x0800\t \n#define MDIO_PMA_10T1L_CTRL_2V4_EN\t0x1000\t \n#define MDIO_PMA_10T1L_CTRL_TX_DIS\t0x4000\t \n#define MDIO_PMA_10T1L_CTRL_PMA_RST\t0x8000\t \n\n \n#define MDIO_PMA_10T1L_STAT_LINK\t0x0001\t \n#define MDIO_PMA_10T1L_STAT_FAULT\t0x0002\t \n#define MDIO_PMA_10T1L_STAT_POLARITY\t0x0004\t \n#define MDIO_PMA_10T1L_STAT_RECV_FAULT\t0x0200\t \n#define MDIO_PMA_10T1L_STAT_EEE\t\t0x0400\t \n#define MDIO_PMA_10T1L_STAT_LOW_POWER\t0x0800\t \n#define MDIO_PMA_10T1L_STAT_2V4_ABLE\t0x1000\t \n#define MDIO_PMA_10T1L_STAT_LB_ABLE\t0x2000\t \n\n \n#define MDIO_PCS_10T1L_CTRL_LB\t\t0x4000\t \n#define MDIO_PCS_10T1L_CTRL_RESET\t0x8000\t \n\n \n#define MDIO_PMA_PMD_BT1_B100_ABLE\t0x0001\t \n#define MDIO_PMA_PMD_BT1_B1000_ABLE\t0x0002\t \n#define MDIO_PMA_PMD_BT1_B10L_ABLE\t0x0004\t \n\n \n#define MDIO_AN_T1_ADV_L_PAUSE_CAP\tADVERTISE_PAUSE_CAP\n#define MDIO_AN_T1_ADV_L_PAUSE_ASYM\tADVERTISE_PAUSE_ASYM\n#define MDIO_AN_T1_ADV_L_FORCE_MS\t0x1000\t \n#define MDIO_AN_T1_ADV_L_REMOTE_FAULT\tADVERTISE_RFAULT\n#define MDIO_AN_T1_ADV_L_ACK\t\tADVERTISE_LPACK\n#define MDIO_AN_T1_ADV_L_NEXT_PAGE_REQ\tADVERTISE_NPAGE\n\n \n#define MDIO_AN_T1_ADV_M_B10L\t\t0x4000\t \n#define MDIO_AN_T1_ADV_M_MST\t\t0x0010\t \n\n \n#define MDIO_AN_T1_ADV_H_10L_TX_HI_REQ\t0x1000\t \n#define MDIO_AN_T1_ADV_H_10L_TX_HI\t0x2000\t \n\n \n#define MDIO_AN_T1_LP_L_PAUSE_CAP\tLPA_PAUSE_CAP\n#define MDIO_AN_T1_LP_L_PAUSE_ASYM\tLPA_PAUSE_ASYM\n#define MDIO_AN_T1_LP_L_FORCE_MS\t0x1000\t \n#define MDIO_AN_T1_LP_L_REMOTE_FAULT\tLPA_RFAULT\n#define MDIO_AN_T1_LP_L_ACK\t\tLPA_LPACK\n#define MDIO_AN_T1_LP_L_NEXT_PAGE_REQ\tLPA_NPAGE\n\n \n#define MDIO_AN_T1_LP_M_MST\t\t0x0010\t \n#define MDIO_AN_T1_LP_M_B10L\t\t0x4000\t \n\n \n#define MDIO_AN_T1_LP_H_10L_TX_HI_REQ\t0x1000\t \n#define MDIO_AN_T1_LP_H_10L_TX_HI\t0x2000\t \n\n \n#define MDIO_AN_10BT1_AN_CTRL_ADV_EEE_T1L\t0x4000  \n\n \n#define MDIO_AN_10BT1_AN_STAT_LPA_EEE_T1L\t0x4000  \n\n \n#define MDIO_PMA_PMD_BT1_CTRL_STRAP\t\t0x000F  \n#define MDIO_PMA_PMD_BT1_CTRL_STRAP_B1000\t0x0001  \n#define MDIO_PMA_PMD_BT1_CTRL_CFG_MST\t\t0x4000  \n\n \n#define MDIO_PCS_1000BT1_CTRL_LOW_POWER\t\t0x0800  \n#define MDIO_PCS_1000BT1_CTRL_DISABLE_TX\t0x4000  \n#define MDIO_PCS_1000BT1_CTRL_RESET\t\t0x8000  \n\n \n#define MDIO_PCS_1000BT1_STAT_LINK\t0x0004  \n#define MDIO_PCS_1000BT1_STAT_FAULT\t0x0080  \n\n\n \n#define MDIO_AN_EEE_ADV_100TX\t0x0002\t \n#define MDIO_AN_EEE_ADV_1000T\t0x0004\t \n \n#define MDIO_EEE_100TX\t\tMDIO_AN_EEE_ADV_100TX\t \n#define MDIO_EEE_1000T\t\tMDIO_AN_EEE_ADV_1000T\t \n#define MDIO_EEE_10GT\t\t0x0008\t \n#define MDIO_EEE_1000KX\t\t0x0010\t \n#define MDIO_EEE_10GKX4\t\t0x0020\t \n#define MDIO_EEE_10GKR\t\t0x0040\t \n#define MDIO_EEE_40GR_FW\t0x0100\t \n#define MDIO_EEE_40GR_DS\t0x0200\t \n#define MDIO_EEE_100GR_FW\t0x1000\t \n#define MDIO_EEE_100GR_DS\t0x2000\t \n\n#define MDIO_EEE_2_5GT\t\t0x0001\t \n#define MDIO_EEE_5GT\t\t0x0002\t \n\n \n#define MDIO_AN_THP_BP2_5GT\t0x0008\t \n\n \n#define MDIO_PMA_NG_EXTABLE_2_5GBT\t0x0001\t \n#define MDIO_PMA_NG_EXTABLE_5GBT\t0x0002\t \n\n \n#define MDIO_PMA_LASI_RX_PHYXSLFLT\t0x0001\t \n#define MDIO_PMA_LASI_RX_PCSLFLT\t0x0008\t \n#define MDIO_PMA_LASI_RX_PMALFLT\t0x0010\t \n#define MDIO_PMA_LASI_RX_OPTICPOWERFLT\t0x0020\t \n#define MDIO_PMA_LASI_RX_WISLFLT\t0x0200\t \n\n \n#define MDIO_PMA_LASI_TX_PHYXSLFLT\t0x0001\t \n#define MDIO_PMA_LASI_TX_PCSLFLT\t0x0008\t \n#define MDIO_PMA_LASI_TX_PMALFLT\t0x0010\t \n#define MDIO_PMA_LASI_TX_LASERPOWERFLT\t0x0080\t \n#define MDIO_PMA_LASI_TX_LASERTEMPFLT\t0x0100\t \n#define MDIO_PMA_LASI_TX_LASERBICURRFLT\t0x0200\t \n\n \n#define MDIO_PMA_LASI_LSALARM\t\t0x0001\t \n#define MDIO_PMA_LASI_TXALARM\t\t0x0002\t \n#define MDIO_PMA_LASI_RXALARM\t\t0x0004\t \n\n \n\n#define MDIO_PHY_ID_C45\t\t\t0x8000\n#define MDIO_PHY_ID_PRTAD\t\t0x03e0\n#define MDIO_PHY_ID_DEVAD\t\t0x001f\n#define MDIO_PHY_ID_C45_MASK\t\t\t\t\t\t\\\n\t(MDIO_PHY_ID_C45 | MDIO_PHY_ID_PRTAD | MDIO_PHY_ID_DEVAD)\n\nstatic inline __u16 mdio_phy_id_c45(int prtad, int devad)\n{\n\treturn MDIO_PHY_ID_C45 | (prtad << 5) | devad;\n}\n\n \n#define MDIO_USXGMII_EEE_CLK_STP\t0x0080\t \n#define MDIO_USXGMII_EEE\t\t0x0100\t \n#define MDIO_USXGMII_SPD_MASK\t\t0x0e00\t \n#define MDIO_USXGMII_FULL_DUPLEX\t0x1000\t \n#define MDIO_USXGMII_DPX_SPD_MASK\t0x1e00\t \n#define MDIO_USXGMII_10\t\t\t0x0000\t \n#define MDIO_USXGMII_10HALF\t\t0x0000\t \n#define MDIO_USXGMII_10FULL\t\t0x1000\t \n#define MDIO_USXGMII_100\t\t0x0200\t \n#define MDIO_USXGMII_100HALF\t\t0x0200\t \n#define MDIO_USXGMII_100FULL\t\t0x1200\t \n#define MDIO_USXGMII_1000\t\t0x0400\t \n#define MDIO_USXGMII_1000HALF\t\t0x0400\t \n#define MDIO_USXGMII_1000FULL\t\t0x1400\t \n#define MDIO_USXGMII_10G\t\t0x0600\t \n#define MDIO_USXGMII_10GHALF\t\t0x0600\t \n#define MDIO_USXGMII_10GFULL\t\t0x1600\t \n#define MDIO_USXGMII_2500\t\t0x0800\t \n#define MDIO_USXGMII_2500HALF\t\t0x0800\t \n#define MDIO_USXGMII_2500FULL\t\t0x1800\t \n#define MDIO_USXGMII_5000\t\t0x0a00\t \n#define MDIO_USXGMII_5000HALF\t\t0x0a00\t \n#define MDIO_USXGMII_5000FULL\t\t0x1a00\t \n#define MDIO_USXGMII_LINK\t\t0x8000\t \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}