<profile>

<section name = "Vitis HLS Report for 'top_entry39'" level="0">
<item name = "Date">Wed Feb 24 15:50:07 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">batch</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 1.095 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 315, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="D_out1_blk_n">9, 2, 1, 2</column>
<column name="D_out2_blk_n">9, 2, 1, 2</column>
<column name="D_out_blk_n">9, 2, 1, 2</column>
<column name="IC_out3_blk_n">9, 2, 1, 2</column>
<column name="IC_out_blk_n">9, 2, 1, 2</column>
<column name="OC_out4_blk_n">9, 2, 1, 2</column>
<column name="OC_out5_blk_n">9, 2, 1, 2</column>
<column name="OC_out_blk_n">9, 2, 1, 2</column>
<column name="STRIDE_2_out10_blk_n">9, 2, 1, 2</column>
<column name="STRIDE_2_out9_blk_n">9, 2, 1, 2</column>
<column name="STRIDE_2_out_blk_n">9, 2, 1, 2</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="batch_out6_blk_n">9, 2, 1, 2</column>
<column name="batch_out7_blk_n">9, 2, 1, 2</column>
<column name="batch_out8_blk_n">9, 2, 1, 2</column>
<column name="batch_out_blk_n">9, 2, 1, 2</column>
<column name="deform_out17_blk_n">9, 2, 1, 2</column>
<column name="deform_out_blk_n">9, 2, 1, 2</column>
<column name="fmap_out_blk_n">9, 2, 1, 2</column>
<column name="k0_1_out_blk_n">9, 2, 1, 2</column>
<column name="k0_3_out_blk_n">9, 2, 1, 2</column>
<column name="offsets_out_blk_n">9, 2, 1, 2</column>
<column name="out_out_blk_n">9, 2, 1, 2</column>
<column name="quant_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="relu1_out_blk_n">9, 2, 1, 2</column>
<column name="relu3_out_blk_n">9, 2, 1, 2</column>
<column name="skip1_out16_blk_n">9, 2, 1, 2</column>
<column name="skip1_out_blk_n">9, 2, 1, 2</column>
<column name="skip3_out11_blk_n">9, 2, 1, 2</column>
<column name="skip3_out12_blk_n">9, 2, 1, 2</column>
<column name="skip3_out13_blk_n">9, 2, 1, 2</column>
<column name="skip3_out14_blk_n">9, 2, 1, 2</column>
<column name="skip3_out15_blk_n">9, 2, 1, 2</column>
<column name="skip3_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, top.entry39, return value</column>
<column name="fmap">in, 64, ap_none, fmap, scalar</column>
<column name="out_r">in, 64, ap_none, out_r, scalar</column>
<column name="k0_1">in, 64, ap_none, k0_1, scalar</column>
<column name="k0_3">in, 64, ap_none, k0_3, scalar</column>
<column name="quant">in, 64, ap_none, quant, scalar</column>
<column name="offsets">in, 64, ap_none, offsets, scalar</column>
<column name="D">in, 32, ap_none, D, scalar</column>
<column name="IC">in, 32, ap_none, IC, scalar</column>
<column name="OC">in, 32, ap_none, OC, scalar</column>
<column name="batch">in, 32, ap_none, batch, scalar</column>
<column name="STRIDE_2">in, 1, ap_none, STRIDE_2, scalar</column>
<column name="skip3">in, 1, ap_none, skip3, scalar</column>
<column name="skip1">in, 1, ap_none, skip1, scalar</column>
<column name="deform">in, 1, ap_none, deform, scalar</column>
<column name="relu1">in, 1, ap_none, relu1, scalar</column>
<column name="relu3">in, 1, ap_none, relu3, scalar</column>
<column name="fmap_out_din">out, 64, ap_fifo, fmap_out, pointer</column>
<column name="fmap_out_full_n">in, 1, ap_fifo, fmap_out, pointer</column>
<column name="fmap_out_write">out, 1, ap_fifo, fmap_out, pointer</column>
<column name="out_out_din">out, 64, ap_fifo, out_out, pointer</column>
<column name="out_out_full_n">in, 1, ap_fifo, out_out, pointer</column>
<column name="out_out_write">out, 1, ap_fifo, out_out, pointer</column>
<column name="k0_1_out_din">out, 64, ap_fifo, k0_1_out, pointer</column>
<column name="k0_1_out_full_n">in, 1, ap_fifo, k0_1_out, pointer</column>
<column name="k0_1_out_write">out, 1, ap_fifo, k0_1_out, pointer</column>
<column name="k0_3_out_din">out, 64, ap_fifo, k0_3_out, pointer</column>
<column name="k0_3_out_full_n">in, 1, ap_fifo, k0_3_out, pointer</column>
<column name="k0_3_out_write">out, 1, ap_fifo, k0_3_out, pointer</column>
<column name="quant_out_din">out, 64, ap_fifo, quant_out, pointer</column>
<column name="quant_out_full_n">in, 1, ap_fifo, quant_out, pointer</column>
<column name="quant_out_write">out, 1, ap_fifo, quant_out, pointer</column>
<column name="offsets_out_din">out, 64, ap_fifo, offsets_out, pointer</column>
<column name="offsets_out_full_n">in, 1, ap_fifo, offsets_out, pointer</column>
<column name="offsets_out_write">out, 1, ap_fifo, offsets_out, pointer</column>
<column name="D_out_din">out, 32, ap_fifo, D_out, pointer</column>
<column name="D_out_full_n">in, 1, ap_fifo, D_out, pointer</column>
<column name="D_out_write">out, 1, ap_fifo, D_out, pointer</column>
<column name="D_out1_din">out, 32, ap_fifo, D_out1, pointer</column>
<column name="D_out1_full_n">in, 1, ap_fifo, D_out1, pointer</column>
<column name="D_out1_write">out, 1, ap_fifo, D_out1, pointer</column>
<column name="D_out2_din">out, 32, ap_fifo, D_out2, pointer</column>
<column name="D_out2_full_n">in, 1, ap_fifo, D_out2, pointer</column>
<column name="D_out2_write">out, 1, ap_fifo, D_out2, pointer</column>
<column name="IC_out_din">out, 32, ap_fifo, IC_out, pointer</column>
<column name="IC_out_full_n">in, 1, ap_fifo, IC_out, pointer</column>
<column name="IC_out_write">out, 1, ap_fifo, IC_out, pointer</column>
<column name="IC_out3_din">out, 32, ap_fifo, IC_out3, pointer</column>
<column name="IC_out3_full_n">in, 1, ap_fifo, IC_out3, pointer</column>
<column name="IC_out3_write">out, 1, ap_fifo, IC_out3, pointer</column>
<column name="OC_out_din">out, 32, ap_fifo, OC_out, pointer</column>
<column name="OC_out_full_n">in, 1, ap_fifo, OC_out, pointer</column>
<column name="OC_out_write">out, 1, ap_fifo, OC_out, pointer</column>
<column name="OC_out4_din">out, 32, ap_fifo, OC_out4, pointer</column>
<column name="OC_out4_full_n">in, 1, ap_fifo, OC_out4, pointer</column>
<column name="OC_out4_write">out, 1, ap_fifo, OC_out4, pointer</column>
<column name="OC_out5_din">out, 32, ap_fifo, OC_out5, pointer</column>
<column name="OC_out5_full_n">in, 1, ap_fifo, OC_out5, pointer</column>
<column name="OC_out5_write">out, 1, ap_fifo, OC_out5, pointer</column>
<column name="batch_out_din">out, 32, ap_fifo, batch_out, pointer</column>
<column name="batch_out_full_n">in, 1, ap_fifo, batch_out, pointer</column>
<column name="batch_out_write">out, 1, ap_fifo, batch_out, pointer</column>
<column name="batch_out6_din">out, 32, ap_fifo, batch_out6, pointer</column>
<column name="batch_out6_full_n">in, 1, ap_fifo, batch_out6, pointer</column>
<column name="batch_out6_write">out, 1, ap_fifo, batch_out6, pointer</column>
<column name="batch_out7_din">out, 32, ap_fifo, batch_out7, pointer</column>
<column name="batch_out7_full_n">in, 1, ap_fifo, batch_out7, pointer</column>
<column name="batch_out7_write">out, 1, ap_fifo, batch_out7, pointer</column>
<column name="batch_out8_din">out, 32, ap_fifo, batch_out8, pointer</column>
<column name="batch_out8_full_n">in, 1, ap_fifo, batch_out8, pointer</column>
<column name="batch_out8_write">out, 1, ap_fifo, batch_out8, pointer</column>
<column name="STRIDE_2_out_din">out, 1, ap_fifo, STRIDE_2_out, pointer</column>
<column name="STRIDE_2_out_full_n">in, 1, ap_fifo, STRIDE_2_out, pointer</column>
<column name="STRIDE_2_out_write">out, 1, ap_fifo, STRIDE_2_out, pointer</column>
<column name="STRIDE_2_out9_din">out, 1, ap_fifo, STRIDE_2_out9, pointer</column>
<column name="STRIDE_2_out9_full_n">in, 1, ap_fifo, STRIDE_2_out9, pointer</column>
<column name="STRIDE_2_out9_write">out, 1, ap_fifo, STRIDE_2_out9, pointer</column>
<column name="STRIDE_2_out10_din">out, 1, ap_fifo, STRIDE_2_out10, pointer</column>
<column name="STRIDE_2_out10_full_n">in, 1, ap_fifo, STRIDE_2_out10, pointer</column>
<column name="STRIDE_2_out10_write">out, 1, ap_fifo, STRIDE_2_out10, pointer</column>
<column name="skip3_out_din">out, 1, ap_fifo, skip3_out, pointer</column>
<column name="skip3_out_full_n">in, 1, ap_fifo, skip3_out, pointer</column>
<column name="skip3_out_write">out, 1, ap_fifo, skip3_out, pointer</column>
<column name="skip3_out11_din">out, 1, ap_fifo, skip3_out11, pointer</column>
<column name="skip3_out11_full_n">in, 1, ap_fifo, skip3_out11, pointer</column>
<column name="skip3_out11_write">out, 1, ap_fifo, skip3_out11, pointer</column>
<column name="skip3_out12_din">out, 1, ap_fifo, skip3_out12, pointer</column>
<column name="skip3_out12_full_n">in, 1, ap_fifo, skip3_out12, pointer</column>
<column name="skip3_out12_write">out, 1, ap_fifo, skip3_out12, pointer</column>
<column name="skip3_out13_din">out, 1, ap_fifo, skip3_out13, pointer</column>
<column name="skip3_out13_full_n">in, 1, ap_fifo, skip3_out13, pointer</column>
<column name="skip3_out13_write">out, 1, ap_fifo, skip3_out13, pointer</column>
<column name="skip3_out14_din">out, 1, ap_fifo, skip3_out14, pointer</column>
<column name="skip3_out14_full_n">in, 1, ap_fifo, skip3_out14, pointer</column>
<column name="skip3_out14_write">out, 1, ap_fifo, skip3_out14, pointer</column>
<column name="skip3_out15_din">out, 1, ap_fifo, skip3_out15, pointer</column>
<column name="skip3_out15_full_n">in, 1, ap_fifo, skip3_out15, pointer</column>
<column name="skip3_out15_write">out, 1, ap_fifo, skip3_out15, pointer</column>
<column name="skip1_out_din">out, 1, ap_fifo, skip1_out, pointer</column>
<column name="skip1_out_full_n">in, 1, ap_fifo, skip1_out, pointer</column>
<column name="skip1_out_write">out, 1, ap_fifo, skip1_out, pointer</column>
<column name="skip1_out16_din">out, 1, ap_fifo, skip1_out16, pointer</column>
<column name="skip1_out16_full_n">in, 1, ap_fifo, skip1_out16, pointer</column>
<column name="skip1_out16_write">out, 1, ap_fifo, skip1_out16, pointer</column>
<column name="deform_out_din">out, 1, ap_fifo, deform_out, pointer</column>
<column name="deform_out_full_n">in, 1, ap_fifo, deform_out, pointer</column>
<column name="deform_out_write">out, 1, ap_fifo, deform_out, pointer</column>
<column name="deform_out17_din">out, 1, ap_fifo, deform_out17, pointer</column>
<column name="deform_out17_full_n">in, 1, ap_fifo, deform_out17, pointer</column>
<column name="deform_out17_write">out, 1, ap_fifo, deform_out17, pointer</column>
<column name="relu1_out_din">out, 1, ap_fifo, relu1_out, pointer</column>
<column name="relu1_out_full_n">in, 1, ap_fifo, relu1_out, pointer</column>
<column name="relu1_out_write">out, 1, ap_fifo, relu1_out, pointer</column>
<column name="relu3_out_din">out, 1, ap_fifo, relu3_out, pointer</column>
<column name="relu3_out_full_n">in, 1, ap_fifo, relu3_out, pointer</column>
<column name="relu3_out_write">out, 1, ap_fifo, relu3_out, pointer</column>
</table>
</item>
</section>
</profile>
