# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do alu_rf_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU {C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:11 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU" C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 16:54:12 on Nov 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU {C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:12 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU" C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 16:54:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU {C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:12 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU" C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v 
# -- Compiling module BitGen
# 
# Top level modules:
# 	BitGen
# End time: 16:54:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU {C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:12 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU" C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 16:54:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU {C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:12 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU" C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 16:54:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU {C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:12 on Nov 14,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Bananachine/ALU" C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v 
# -- Compiling module Bananachine_tb
# 
# Top level modules:
# 	Bananachine_tb
# End time: 16:54:12 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Bananachine_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Bananachine_tb 
# Start time: 16:54:14 on Nov 14,2023
# Loading work.Bananachine_tb
# ** Error: (vsim-3033) C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v(4): Instantiation of 'Bananachine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Bananachine_tb File: C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/intelFPGA_lite/18.1/Bananachine/ALU/simulation/modelsim/rtl_work
#             C:/intelFPGA_lite/18.1/Bananachine/ALU/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./alu_rf_run_msim_rtl_verilog.do PAUSED at line 16
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:55 on Nov 14,2023
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v 
# -- Compiling module sprite
# 
# Top level modules:
# 	sprite
# End time: 16:54:55 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:55 on Nov 14,2023
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v 
# -- Compiling module rom_async
# 
# Top level modules:
# 	rom_async
# End time: 16:54:55 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:55 on Nov 14,2023
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 16:54:55 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:55 on Nov 14,2023
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/vga_tb.v 
# -- Compiling module vga_tb
# 
# Top level modules:
# 	vga_tb
# End time: 16:54:55 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:55 on Nov 14,2023
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v 
# -- Compiling module vga_control
# 
# Top level modules:
# 	vga_control
# End time: 16:54:55 on Nov 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.vga_tb
# vsim work.vga_tb 
# Start time: 16:54:14 on Nov 14,2023
# Loading work.vga_tb
# Loading work.vga
# Loading work.BitGen
# Loading work.vga_control
# Loading work.sprite
# Loading work.rom_async
run -all
# Creating rom_async from init file 'letter_f.mem'.
add wave -position insertpoint sim:/vga_tb/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Luci  Hostname: PLOPTOP  ProcessID: 8216
#           Attempting to use alternate WLF file "./wlft7kjzk5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7kjzk5
restart
run -all
# Creating rom_async from init file 'letter_f.mem'.
add wave -position insertpoint sim:/vga_tb/dut/*
add wave -position insertpoint sim:/vga_tb/dut/bits/*
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Creating rom_async from init file 'letter_f.mem'.
run -all
# End time: 17:20:45 on Nov 14,2023, Elapsed time: 0:26:31
# Errors: 1, Warnings: 2
