

================================================================
== Vitis HLS Report for 'divide_Pipeline_COMPARE'
================================================================
* Date:           Thu Dec 19 08:55:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.124 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|      104|  0.111 us|  0.884 us|   13|  104|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- COMPARE  |       11|      101|         6|          6|          1|  1 ~ 16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 9 10 11 12 2 
8 --> 
9 --> 8 
10 --> 8 
11 --> 8 
12 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 13 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 14 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln143_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %sext_ln143"   --->   Operation 15 'read' 'sext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln110_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln110"   --->   Operation 16 'read' 'zext_ln110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln143_cast = sext i7 %sext_ln143_read"   --->   Operation 17 'sext' 'sext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln110_cast = zext i6 %zext_ln110_read"   --->   Operation 18 'zext' 'zext_ln110_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 %zext_ln110_cast, i7 %i_4"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %y"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%y_2 = load i6 %y" [./bignum.h:165]   --->   Operation 22 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %y_2, i32 5" [./bignum.h:165]   --->   Operation 24 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp, void %.split8, void %..loopexit98_ifconv.loopexit_crit_edge.exitStub" [./bignum.h:165]   --->   Operation 26 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_4_load = load i7 %i_4"   --->   Operation 27 'load' 'i_4_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_45 = trunc i7 %i_4_load"   --->   Operation 28 'trunc' 'empty_45' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln167_cast27 = zext i7 %i_4_load"   --->   Operation 29 'zext' 'trunc_ln167_cast27' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln167_cast = sext i7 %i_4_load"   --->   Operation 30 'sext' 'trunc_ln167_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [./bignum.h:163]   --->   Operation 31 'specloopname' 'specloopname_ln163' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.48ns)   --->   "%icmp_ln167 = icmp_eq  i7 %i_4_load, i7 0" [./bignum.h:167]   --->   Operation 32 'icmp' 'icmp_ln167' <Predicate = (!tmp)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void, void %.split8..loopexit98_ifconv.loopexit_crit_edge.exitStub" [./bignum.h:167]   --->   Operation 33 'br' 'br_ln167' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.87ns)   --->   "%add_ln167 = add i8 %trunc_ln167_cast, i8 %sext_ln143_cast" [./bignum.h:167]   --->   Operation 34 'add' 'add_ln167' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i8 %add_ln167" [./bignum.h:0]   --->   Operation 35 'zext' 'zext_ln0' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %add_ln167, i32 5, i32 7" [./bignum.h:66]   --->   Operation 36 'partselect' 'tmp_12' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln66 = icmp_slt  i3 %tmp_12, i3 1" [./bignum.h:66]   --->   Operation 37 'icmp' 'icmp_ln66' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %_ZNK6BignumILi32ELi64EE5blockEi.exit189, void" [./bignum.h:66]   --->   Operation 38 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 39 'getelementptr' 'r_addr' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 40 'load' 'r_load' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_4_load_2 = load i7 %i_4" [./bignum.h:66]   --->   Operation 41 'load' 'i_4_load_2' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i_4_load_2, i32 5, i32 6" [./bignum.h:66]   --->   Operation 42 'partselect' 'tmp_13' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln66_2 = icmp_eq  i2 %tmp_13, i2 1" [./bignum.h:66]   --->   Operation 43 'icmp' 'icmp_ln66_2' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %trunc_ln167_cast27" [./bignum.h:67]   --->   Operation 44 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 45 'load' 'w_digits_data_V_load' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%r_load = load i5 %r_addr" [./bignum.h:67]   --->   Operation 46 'load' 'r_load' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%br_ln67 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit189" [./bignum.h:67]   --->   Operation 47 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln167 & icmp_ln66)> <Delay = 1.58>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr" [./bignum.h:67]   --->   Operation 48 'load' 'w_digits_data_V_load' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln67 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit184" [./bignum.h:67]   --->   Operation 49 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln167 & !icmp_ln66_2)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_0 = phi i64 %r_load, void, i64 0, void" [./bignum.h:67]   --->   Operation 50 'phi' 'tmp_0' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66_2, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit184" [./bignum.h:66]   --->   Operation 51 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln167)> <Delay = 1.58>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1068)   --->   "%ref_tmp44_0 = phi i64 %w_digits_data_V_load, void, i64 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit189" [./bignum.h:67]   --->   Operation 52 'phi' 'ref_tmp44_0' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln1068 = icmp_eq  i64 %tmp_0, i64 %ref_tmp44_0"   --->   Operation 53 'icmp' 'icmp_ln1068' <Predicate = (!tmp & !icmp_ln167)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln1068, void %_ZNK6BignumILi32ELi64EE5blockEi.exit184..loopexit98_ifconv.loopexit_crit_edge.exitStub, void" [./bignum.h:167]   --->   Operation 54 'br' 'br_ln167' <Predicate = (!tmp & !icmp_ln167)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%i_4_load_3 = load i7 %i_4" [./bignum.h:167]   --->   Operation 55 'load' 'i_4_load_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln170 = add i6 %empty_45, i6 63" [./bignum.h:170]   --->   Operation 56 'add' 'add_ln170' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i6 %add_ln170" [./bignum.h:165]   --->   Operation 57 'zext' 'zext_ln165' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i6 %add_ln170" [./bignum.h:165]   --->   Operation 58 'sext' 'sext_ln165' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.48ns)   --->   "%icmp_ln167_1 = icmp_eq  i7 %i_4_load_3, i7 1" [./bignum.h:167]   --->   Operation 59 'icmp' 'icmp_ln167_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167_1, void, void %..loopexit98_ifconv.loopexit_crit_edge4.exitStub" [./bignum.h:167]   --->   Operation 60 'br' 'br_ln167' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.87ns)   --->   "%add_ln167_1 = add i8 %sext_ln165, i8 %sext_ln143_cast" [./bignum.h:167]   --->   Operation 61 'add' 'add_ln167_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %add_ln167_1, i32 5, i32 7" [./bignum.h:66]   --->   Operation 62 'partselect' 'tmp_14' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.13ns)   --->   "%icmp_ln66_3 = icmp_slt  i3 %tmp_14, i3 1" [./bignum.h:66]   --->   Operation 63 'icmp' 'icmp_ln66_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_3 = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln165" [./bignum.h:67]   --->   Operation 64 'getelementptr' 'w_digits_data_V_addr_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_3" [./bignum.h:67]   --->   Operation 65 'load' 'w_digits_data_V_load_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln0_32 = zext i8 %add_ln167_1" [./bignum.h:0]   --->   Operation 66 'zext' 'zext_ln0_32' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln66 = br i1 %icmp_ln66_3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit189.1, void" [./bignum.h:66]   --->   Operation 67 'br' 'br_ln66' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.58>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr i64 %r, i64 0, i64 %zext_ln0_32" [./bignum.h:67]   --->   Operation 68 'getelementptr' 'r_addr_4' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%r_load_3 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 69 'load' 'r_load_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/2] (3.25ns)   --->   "%w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_3" [./bignum.h:67]   --->   Operation 70 'load' 'w_digits_data_V_load_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%r_load_3 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 71 'load' 'r_load_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln67 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit189.1" [./bignum.h:67]   --->   Operation 72 'br' 'br_ln67' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln66_3)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.36>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1068_92)   --->   "%tmp_0_1 = phi i64 %r_load_3, void, i64 0, void" [./bignum.h:67]   --->   Operation 73 'phi' 'tmp_0_1' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln1068_92 = icmp_eq  i64 %tmp_0_1, i64 %w_digits_data_V_load_1"   --->   Operation 74 'icmp' 'icmp_ln1068_92' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln1068_92, void %.loopexit98.split.loop.exit261.exitStub, void" [./bignum.h:167]   --->   Operation 75 'br' 'br_ln167' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_4_load13 = load i7 %i_4" [./bignum.h:170]   --->   Operation 76 'load' 'i_4_load13' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.87ns)   --->   "%i = add i7 %i_4_load13, i7 126" [./bignum.h:170]   --->   Operation 77 'add' 'i' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (1.82ns)   --->   "%y_3 = add i6 %y_2, i6 2" [./bignum.h:165]   --->   Operation 78 'add' 'y_3' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln170 = store i7 %i, i7 %i_4" [./bignum.h:170]   --->   Operation 79 'store' 'store_ln170' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.58>
ST_7 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln165 = store i6 %y_3, i6 %y" [./bignum.h:165]   --->   Operation 80 'store' 'store_ln165' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 1.58>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1 & icmp_ln1068_92)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.94>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%i_4_load_5 = load i7 %i_4"   --->   Operation 82 'load' 'i_4_load_5' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 %i_4_load_5"   --->   Operation 83 'write' 'write_ln0' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln167 & icmp_ln1068 & !icmp_ln167_1)> <Delay = 1.94>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i3 0, void %..loopexit98_ifconv.loopexit_crit_edge.exitStub, i3 1, void %.loopexit98.split.loop.exit261.exitStub, i3 2, void %..loopexit98_ifconv.loopexit_crit_edge4.exitStub, i3 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit184..loopexit98_ifconv.loopexit_crit_edge.exitStub, i3 4, void %.split8..loopexit98_ifconv.loopexit_crit_edge.exitStub"   --->   Operation 85 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i3 %UnifiedRetVal"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.94>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 1"   --->   Operation 87 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>

State 10 <SV = 4> <Delay = 1.94>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%i_4_load_4 = load i7 %i_4"   --->   Operation 89 'load' 'i_4_load_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 %i_4_load_4"   --->   Operation 90 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>

State 11 <SV = 2> <Delay = 1.94>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 0"   --->   Operation 92 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>

State 12 <SV = 2> <Delay = 1.94>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%i_4_load_1 = load i7 %i_4"   --->   Operation 94 'load' 'i_4_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %i_4_out, i7 %i_4_load_1"   --->   Operation 95 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.94ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 1.94>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln0') of variable 'zext_ln110_cast' on local variable 'i' [12]  (1.59 ns)

 <State 2>: 5.12ns
The critical path consists of the following:
	'load' operation ('i_4_load') on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln167', ./bignum.h:167) [30]  (1.87 ns)
	'getelementptr' operation ('r_addr', ./bignum.h:67) [36]  (0 ns)
	'load' operation ('r_load', ./bignum.h:67) on array 'r' [37]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load', ./bignum.h:67) on array 'r' [37]  (3.25 ns)

 <State 4>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln170', ./bignum.h:170) [55]  (1.83 ns)
	'getelementptr' operation ('w_digits_data_V_addr_3', ./bignum.h:67) [72]  (0 ns)
	'load' operation ('w_digits_data_V_load_1', ./bignum.h:67) on array 'w_digits_data_V' [73]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('r_addr_4', ./bignum.h:67) [67]  (0 ns)
	'load' operation ('r_load_3', ./bignum.h:67) on array 'r' [68]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_3', ./bignum.h:67) on array 'r' [68]  (3.25 ns)

 <State 7>: 4.36ns
The critical path consists of the following:
	'load' operation ('i_4_load13', ./bignum.h:170) on local variable 'i' [77]  (0 ns)
	'add' operation ('i', ./bignum.h:170) [78]  (1.87 ns)
	'store' operation ('store_ln170', ./bignum.h:170) of variable 'i', ./bignum.h:170 on local variable 'i' [80]  (1.59 ns)
	blocking operation 0.906 ns on control path)

 <State 8>: 1.95ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [102]  (1.95 ns)
	'phi' operation ('UnifiedRetVal') [102]  (0 ns)

 <State 9>: 1.95ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [102]  (1.95 ns)

 <State 10>: 1.95ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [102]  (1.95 ns)

 <State 11>: 1.95ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [102]  (1.95 ns)

 <State 12>: 1.95ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [102]  (1.95 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
