{
  "module_name": "goya_masks.h",
  "hash_id": "8cbd4b0e34bf6b4a5900d1a922b5cee9d8c873cec4c0f392002a3ddeb6176899",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/goya_masks.h",
  "human_readable_source": " \n\n#ifndef ASIC_REG_GOYA_MASKS_H_\n#define ASIC_REG_GOYA_MASKS_H_\n\n#include \"goya_regs.h\"\n\n \n#define QMAN_DMA_ENABLE\t\t(\\\n\t(1 << DMA_QM_0_GLBL_CFG0_PQF_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_CFG0_CP_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_CFG0_DMA_EN_SHIFT))\n\n#define QMAN_DMA_FULLY_TRUSTED\t(\\\n\t(1 << DMA_QM_0_GLBL_PROT_PQF_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CQF_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CP_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_DMA_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CP_ERR_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_DMA_ERR_PROT_SHIFT))\n\n#define QMAN_DMA_PARTLY_TRUSTED\t(\\\n\t(1 << DMA_QM_0_GLBL_PROT_PQF_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CQF_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CP_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_CP_ERR_PROT_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_PROT_DMA_ERR_PROT_SHIFT))\n\n#define QMAN_DMA_STOP\t\t(\\\n\t(1 << DMA_QM_0_GLBL_CFG1_PQF_STOP_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_CFG1_CQF_STOP_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_CFG1_CP_STOP_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT))\n\n#define QMAN_DMA_IS_STOPPED\t\t(\\\n\t(1 << DMA_QM_0_GLBL_STS0_PQF_IS_STOP_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_STS0_CQF_IS_STOP_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_STS0_CP_IS_STOP_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_STS0_DMA_IS_STOP_SHIFT))\n\n#define QMAN_DMA_ERR_MSG_EN\t(\\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << DMA_QM_0_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT))\n\n#define QMAN_MME_ENABLE\t\t(\\\n\t(1 << MME_QM_GLBL_CFG0_PQF_EN_SHIFT) | \\\n\t(1 << MME_QM_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(1 << MME_QM_GLBL_CFG0_CP_EN_SHIFT))\n\n#define CMDQ_MME_ENABLE\t\t(\\\n\t(1 << MME_CMDQ_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_CFG0_CP_EN_SHIFT))\n\n#define QMAN_MME_STOP\t\t(\\\n\t(1 << MME_QM_GLBL_CFG1_PQF_STOP_SHIFT) | \\\n\t(1 << MME_QM_GLBL_CFG1_CQF_STOP_SHIFT) | \\\n\t(1 << MME_QM_GLBL_CFG1_CP_STOP_SHIFT))\n\n#define CMDQ_MME_STOP\t\t(\\\n\t(1 << MME_CMDQ_GLBL_CFG1_CQF_STOP_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_CFG1_CP_STOP_SHIFT))\n\n#define QMAN_MME_ERR_MSG_EN\t(\\\n\t(1 << MME_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \\\n\t(1 << MME_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT))\n\n#define CMDQ_MME_ERR_MSG_EN\t(\\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT))\n\n#define QMAN_MME_ERR_PROT\t(\\\n\t(1 << MME_QM_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \\\n\t(1 << MME_QM_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \\\n\t(1 << MME_QM_GLBL_PROT_CP_ERR_PROT_SHIFT) | \\\n\t(1 << MME_QM_GLBL_PROT_DMA_ERR_PROT_SHIFT))\n\n#define CMDQ_MME_ERR_PROT\t(\\\n\t(1 << MME_CMDQ_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_PROT_CP_ERR_PROT_SHIFT) | \\\n\t(1 << MME_CMDQ_GLBL_PROT_DMA_ERR_PROT_SHIFT))\n\n#define QMAN_TPC_ENABLE\t\t(\\\n\t(1 << TPC0_QM_GLBL_CFG0_PQF_EN_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_CFG0_CP_EN_SHIFT))\n\n#define CMDQ_TPC_ENABLE\t\t(\\\n\t(1 << TPC0_CMDQ_GLBL_CFG0_CQF_EN_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_CFG0_CP_EN_SHIFT))\n\n#define QMAN_TPC_STOP\t\t(\\\n\t(1 << TPC0_QM_GLBL_CFG1_PQF_STOP_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_CFG1_CQF_STOP_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_CFG1_CP_STOP_SHIFT))\n\n#define CMDQ_TPC_STOP\t\t(\\\n\t(1 << TPC0_CMDQ_GLBL_CFG1_CQF_STOP_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_CFG1_CP_STOP_SHIFT))\n\n#define QMAN_TPC_ERR_MSG_EN\t(\\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT))\n\n#define CMDQ_TPC_ERR_MSG_EN\t(\\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_PQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_CQF_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_CP_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_DMA_ERR_MSG_EN_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_PQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_CQF_STOP_ON_ERR_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_CP_STOP_ON_ERR_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_ERR_CFG_DMA_STOP_ON_ERR_SHIFT))\n\n#define QMAN_TPC_ERR_PROT\t(\\\n\t(1 << TPC0_QM_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_PROT_CP_ERR_PROT_SHIFT) | \\\n\t(1 << TPC0_QM_GLBL_PROT_DMA_ERR_PROT_SHIFT))\n\n#define CMDQ_TPC_ERR_PROT\t(\\\n\t(1 << TPC0_CMDQ_GLBL_PROT_PQF_ERR_PROT_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_PROT_CQF_ERR_PROT_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_PROT_CP_ERR_PROT_SHIFT) | \\\n\t(1 << TPC0_CMDQ_GLBL_PROT_DMA_ERR_PROT_SHIFT))\n\n \n#define DMA_MME_TPC_RESET\t(\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_TPC_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MME_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_SHIFT)\n\n#define RESET_ALL\t(\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_TPC_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MME_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_MC_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_CPU_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_PSOC_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_IC_IF_SHIFT |\\\n\t\t\tPSOC_GLOBAL_CONF_SW_ALL_RST_CFG_SRAM_MASK |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_SHIFT |\\\n\t\t\t1 << PSOC_GLOBAL_CONF_SW_ALL_RST_CFG_DMA_IF_SHIFT)\n\n#define CA53_RESET\t\t(\\\n\t\t\t(~\\\n\t\t\t(1 << PSOC_GLOBAL_CONF_UNIT_RST_N_CPU_SHIFT)\\\n\t\t\t) & 0x7FFFFF)\n\n#define CPU_RESET_ASSERT\t(\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT)\n\n#define CPU_RESET_CORE0_DEASSERT\t(\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NCPUPORESET_SHIFT |\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NCORERESET_SHIFT |\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NL2RESET_SHIFT |\\\n\t\t\t1 << CPU_CA53_CFG_ARM_RST_CONTROL_NMBISTRESET_SHIFT)\n\n#define GOYA_IRQ_HBW_ID_MASK\t\t\t0x1FFF\n#define GOYA_IRQ_HBW_ID_SHIFT\t\t\t0\n#define GOYA_IRQ_HBW_INTERNAL_ID_MASK\t\t0xE000\n#define GOYA_IRQ_HBW_INTERNAL_ID_SHIFT\t\t13\n#define GOYA_IRQ_HBW_AGENT_ID_MASK\t\t0x1F0000\n#define GOYA_IRQ_HBW_AGENT_ID_SHIFT\t\t16\n#define GOYA_IRQ_HBW_Y_MASK\t\t\t0xE00000\n#define GOYA_IRQ_HBW_Y_SHIFT\t\t\t21\n#define GOYA_IRQ_HBW_X_MASK\t\t\t0x7000000\n#define GOYA_IRQ_HBW_X_SHIFT\t\t\t24\n#define GOYA_IRQ_LBW_ID_MASK\t\t\t0xFF\n#define GOYA_IRQ_LBW_ID_SHIFT\t\t\t0\n#define GOYA_IRQ_LBW_INTERNAL_ID_MASK\t\t0x700\n#define GOYA_IRQ_LBW_INTERNAL_ID_SHIFT\t\t8\n#define GOYA_IRQ_LBW_AGENT_ID_MASK\t\t0xF800\n#define GOYA_IRQ_LBW_AGENT_ID_SHIFT\t\t11\n#define GOYA_IRQ_LBW_Y_MASK\t\t\t0x70000\n#define GOYA_IRQ_LBW_Y_SHIFT\t\t\t16\n#define GOYA_IRQ_LBW_X_MASK\t\t\t0x380000\n#define GOYA_IRQ_LBW_X_SHIFT\t\t\t19\n\n#define DMA_QM_IDLE_MASK\t(DMA_QM_0_GLBL_STS0_PQF_IDLE_MASK | \\\n\t\t\t\tDMA_QM_0_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\t\tDMA_QM_0_GLBL_STS0_CP_IDLE_MASK | \\\n\t\t\t\tDMA_QM_0_GLBL_STS0_DMA_IDLE_MASK)\n\n#define TPC_QM_IDLE_MASK\t(TPC0_QM_GLBL_STS0_PQF_IDLE_MASK | \\\n\t\t\t\tTPC0_QM_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\t\tTPC0_QM_GLBL_STS0_CP_IDLE_MASK)\n\n#define TPC_CMDQ_IDLE_MASK\t(TPC0_CMDQ_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\t\tTPC0_CMDQ_GLBL_STS0_CP_IDLE_MASK)\n\n#define TPC_CFG_IDLE_MASK\t(TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK | \\\n\t\t\t\tTPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK | \\\n\t\t\t\tTPC0_CFG_STATUS_IQ_EMPTY_MASK | \\\n\t\t\t\tTPC0_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK)\n\n#define MME_QM_IDLE_MASK\t(MME_QM_GLBL_STS0_PQF_IDLE_MASK | \\\n\t\t\t\tMME_QM_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\t\tMME_QM_GLBL_STS0_CP_IDLE_MASK)\n\n#define MME_CMDQ_IDLE_MASK\t(MME_CMDQ_GLBL_STS0_CQF_IDLE_MASK | \\\n\t\t\t\tMME_CMDQ_GLBL_STS0_CP_IDLE_MASK)\n\n#define MME_ARCH_IDLE_MASK\t(MME_ARCH_STATUS_SB_A_EMPTY_MASK | \\\n\t\t\t\tMME_ARCH_STATUS_SB_B_EMPTY_MASK | \\\n\t\t\t\tMME_ARCH_STATUS_SB_CIN_EMPTY_MASK | \\\n\t\t\t\tMME_ARCH_STATUS_SB_COUT_EMPTY_MASK)\n\n#define MME_SHADOW_IDLE_MASK\t(MME_SHADOW_0_STATUS_A_MASK | \\\n\t\t\t\tMME_SHADOW_0_STATUS_B_MASK | \\\n\t\t\t\tMME_SHADOW_0_STATUS_CIN_MASK | \\\n\t\t\t\tMME_SHADOW_0_STATUS_COUT_MASK | \\\n\t\t\t\tMME_SHADOW_0_STATUS_TE_MASK | \\\n\t\t\t\tMME_SHADOW_0_STATUS_LD_MASK | \\\n\t\t\t\tMME_SHADOW_0_STATUS_ST_MASK)\n\n#define TPC1_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n#define TPC2_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n#define TPC3_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n#define TPC4_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n#define TPC5_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n#define TPC6_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n#define TPC7_CFG_TPC_STALL_V_SHIFT TPC0_CFG_TPC_STALL_V_SHIFT\n\n#define DMA_QM_1_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT\n#define DMA_QM_2_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT\n#define DMA_QM_3_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT\n#define DMA_QM_4_GLBL_CFG1_DMA_STOP_SHIFT DMA_QM_0_GLBL_CFG1_DMA_STOP_SHIFT\n\n#define PSOC_ETR_AXICTL_PROTCTRLBIT1_SHIFT\t1\n#define PSOC_ETR_AXICTL_PROTCTRLBIT0_MASK\t0x1\n#define PSOC_ETR_AXICTL_PROTCTRLBIT1_MASK\t0x2\n#define PSOC_ETR_AXICTL_WRBURSTLEN_MASK\t\t0xF00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}