// Seed: 1555556378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  output wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : 1] id_34;
endmodule
module module_1 #(
    parameter id_7 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  module_0 modCall_1 (
      id_3,
      id_17,
      id_5,
      id_3,
      id_14,
      id_14,
      id_3,
      id_11,
      id_5,
      id_18,
      id_19,
      id_16,
      id_16,
      id_13,
      id_11,
      id_8,
      id_2,
      id_11,
      id_8,
      id_3,
      id_5,
      id_8,
      id_5,
      id_13,
      id_5,
      id_16,
      id_16,
      id_11,
      id_2,
      id_13,
      id_13,
      id_17,
      id_8
  );
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_20 :
  assert property (@(posedge 1 or posedge id_16) -1)
  else;
  wire [-1 : id_7] id_21;
endmodule
