Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec  8 23:53:49 2019
| Host         : LAPTOP-9CDK2BBH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[0].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[10].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[11].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[12].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[13].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[14].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[15].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[16].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[17].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[18].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[1].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[2].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[3].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[4].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[5].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[6].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[7].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[8].inst/r_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/b_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/g_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/max_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: bin_maze_filt/genblk1[9].inst/r_reg[7]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: pclk_in_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1570 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7251 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.456        0.000                      0                16512        0.033        0.000                      0                16512        3.000        0.000                       0                  7238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.456        0.000                      0                16512        0.131        0.000                      0                16512       19.230        0.000                       0                  7234  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.459        0.000                      0                16512        0.131        0.000                      0                16512       19.230        0.000                       0                  7234  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.456        0.000                      0                16512        0.033        0.000                      0                16512  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.456        0.000                      0                16512        0.033        0.000                      0                16512  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.558ns (12.607%)  route 10.801ns (87.393%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.332    11.742    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.987 r  bin_maze_filt/genblk1[17].inst/max[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.987    bin_maze_filt/genblk1[17].inst/max[5]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.030    39.443    bin_maze_filt/genblk1[17].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.443    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.558ns (12.605%)  route 10.803ns (87.395%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.334    11.744    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.989 r  bin_maze_filt/genblk1[17].inst/max[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.989    bin_maze_filt/genblk1[17].inst/max[6]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.445    bin_maze_filt/genblk1[17].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.493ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.397ns (11.336%)  route 10.927ns (88.664%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.401    11.856    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.953 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.953    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                 27.493    

Slack (MET) :             27.498ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.397ns (11.342%)  route 10.920ns (88.658%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.394    11.849    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.946 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.946    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.030    39.444    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 27.498    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 1.558ns (12.611%)  route 10.796ns (87.389%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.327    11.737    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X34Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.982 r  bin_maze_filt/genblk1[17].inst/max[7]_i_1__16/O
                         net (fo=1, routed)           0.000    11.982    bin_maze_filt/genblk1[17].inst/max[7]_i_1__16_n_0
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.126    39.222    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X34Y113        FDRE (Setup_fdre_C_D)        0.069    39.481    bin_maze_filt/genblk1[17].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.481    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 1.397ns (11.408%)  route 10.849ns (88.592%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.323    11.778    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.875 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    11.875    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.033    39.447    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 1.397ns (11.413%)  route 10.843ns (88.587%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.317    11.772    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.869 r  bin_maze_filt/genblk1[17].inst/min[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.869    bin_maze_filt/genblk1[17].inst/min[6]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[17].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.625ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 1.275ns (10.406%)  route 10.977ns (89.594%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 39.286 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.948     2.970    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.097     3.067 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.176     4.243    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.340 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         6.107    10.447    bin_maze_filt/genblk1[3].inst/doutb[4]
    SLICE_X73Y106        LUT4 (Prop_lut4_I0_O)        0.097    10.544 r  bin_maze_filt/genblk1[3].inst/max[7]_i_14__3/O
                         net (fo=1, routed)           0.000    10.544    bin_maze_filt/genblk1[3].inst/max[7]_i_14__3_n_0
    SLICE_X73Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.886 r  bin_maze_filt/genblk1[3].inst/max_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.746    11.632    bin_maze_filt/genblk1[3].inst/max2
    SLICE_X75Y106        LUT6 (Prop_lut6_I4_O)        0.249    11.881 r  bin_maze_filt/genblk1[3].inst/max[5]_i_1__2/O
                         net (fo=1, routed)           0.000    11.881    bin_maze_filt/genblk1[3].inst/max[5]_i_1__2_n_0
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.190    39.286    bin_maze_filt/genblk1[3].inst/clk_out1
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/C
                         clock pessimism              0.287    39.573    
                         clock uncertainty           -0.098    39.476    
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.030    39.506    bin_maze_filt/genblk1[3].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.506    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 27.625    

Slack (MET) :             27.662ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 1.558ns (12.818%)  route 10.597ns (87.182%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.128    11.538    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.783 r  bin_maze_filt/genblk1[17].inst/max[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.783    bin_maze_filt/genblk1[17].inst/max[4]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.445    bin_maze_filt/genblk1[17].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                 27.662    

Slack (MET) :             27.690ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 1.397ns (11.527%)  route 10.723ns (88.473%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 39.216 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.761     9.876    bin_maze_filt/genblk1[0].inst/doutb[6]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.097     9.973 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000     9.973    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.340 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.211    10.551    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.249    10.800 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.851    11.651    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X57Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.120    39.216    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.287    39.503    
                         clock uncertainty           -0.098    39.406    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.032    39.438    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.438    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[57][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[56][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X15Y136        FDRE                                         r  maze_solver/queue_reg[57][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[57][1]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[57]_6[1]
    SLICE_X14Y136        LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  maze_solver/queue[56][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[56][1]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.465    maze_solver/queue_reg[56][1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.559    -0.605    maze_solver/clk_out1
    SLICE_X43Y137        FDRE                                         r  maze_solver/queue_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  maze_solver/queue_reg[5][12]/Q
                         net (fo=1, routed)           0.079    -0.385    maze_solver/queue_reg[5]_58[12]
    SLICE_X42Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  maze_solver/queue[4][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    maze_solver/queue[4][12]_i_1_n_0
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.827    -0.845    maze_solver/clk_out1
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.471    maze_solver/queue_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1091/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.593    -0.571    bin_maze_filt/clk_out1
    SLICE_X79Y109        FDRE                                         r  bin_maze_filt/genblk1_r_1091/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bin_maze_filt/genblk1_r_1091/Q
                         net (fo=1, routed)           0.086    -0.344    bin_maze_filt/genblk1_r_1091_n_0
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.045    -0.299 r  bin_maze_filt/genblk1_gate__23/O
                         net (fo=1, routed)           0.000    -0.299    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1091_0
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.865    -0.808    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.250    -0.558    
    SLICE_X78Y109        FDRE (Hold_fdre_C_D)         0.120    -0.438    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.560    -0.604    maze_solver/clk_out1
    SLICE_X43Y138        FDRE                                         r  maze_solver/queue_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  maze_solver/queue_reg[7][12]/Q
                         net (fo=1, routed)           0.086    -0.377    maze_solver/queue_reg[7]_56[12]
    SLICE_X42Y138        LUT3 (Prop_lut3_I0_O)        0.045    -0.332 r  maze_solver/queue[6][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    maze_solver/queue[6][12]_i_1_n_0
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X42Y138        FDRE (Hold_fdre_C_D)         0.120    -0.471    maze_solver/queue_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[54][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.566    -0.598    maze_solver/clk_out1
    SLICE_X13Y137        FDRE                                         r  maze_solver/queue_reg[54][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  maze_solver/queue_reg[54][1]/Q
                         net (fo=1, routed)           0.088    -0.369    maze_solver/queue_reg[54]_9[1]
    SLICE_X12Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  maze_solver/queue[53][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    maze_solver/queue[53][1]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.121    -0.464    maze_solver/queue_reg[53][1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[49][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[48][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.568    -0.596    maze_solver/clk_out1
    SLICE_X15Y140        FDRE                                         r  maze_solver/queue_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  maze_solver/queue_reg[49][3]/Q
                         net (fo=1, routed)           0.090    -0.365    maze_solver/queue_reg[49]_14[3]
    SLICE_X14Y140        LUT3 (Prop_lut3_I0_O)        0.045    -0.320 r  maze_solver/queue[48][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    maze_solver/queue[48][3]_i_1_n_0
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.839    -0.834    maze_solver/clk_out1
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X14Y140        FDRE (Hold_fdre_C_D)         0.121    -0.462    maze_solver/queue_reg[48][3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[33][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X35Y148        FDRE                                         r  maze_solver/queue_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[33][3]/Q
                         net (fo=1, routed)           0.090    -0.368    maze_solver/queue_reg[33]_30[3]
    SLICE_X34Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  maze_solver/queue[32][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    maze_solver/queue[32][3]_i_1_n_0
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X34Y148        FDRE (Hold_fdre_C_D)         0.121    -0.465    maze_solver/queue_reg[32][3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.359ns (69.651%)  route 0.156ns (30.349%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.607    -0.557    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X82Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.156    -0.261    bin_maze_filt/genblk1[12].inst/divider_copy_1[5]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.216    bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.097 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.042 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.042    bin_maze_filt/genblk1[12].inst/v_div1/out[8]
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.873    -0.800    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105    -0.186    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.359ns (69.250%)  route 0.159ns (30.750%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.569    -0.595    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X69Y99         FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/Q
                         net (fo=4, routed)           0.159    -0.296    bin_maze_filt/genblk1[13].inst/divider_copy_1[13]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.251    bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.132 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.131    bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.077 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[19]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.077    bin_maze_filt/genblk1[13].inst/v_div1/out[16]
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.373ns (71.811%)  route 0.146ns (28.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.596    -0.568    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X72Y99         FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.282    bin_maze_filt/genblk1[15].inst/divider_copy_1[4]
    SLICE_X73Y99         LUT2 (Prop_lut2_I0_O)        0.046    -0.236 r  bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.236    bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.104 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.049    bin_maze_filt/genblk1[15].inst/v_div1/out[8]
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.862    -0.811    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y12     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y13     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y18     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y24     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y24     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y25     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y25     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y15     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y16     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[868]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[900]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[932]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[958]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[996]_srl32___bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[160]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[192]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[224]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[256]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y119    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1188]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1220]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1252]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1278]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.459ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.558ns (12.607%)  route 10.801ns (87.393%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.332    11.742    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.987 r  bin_maze_filt/genblk1[17].inst/max[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.987    bin_maze_filt/genblk1[17].inst/max[5]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.094    39.416    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.030    39.446    bin_maze_filt/genblk1[17].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                 27.459    

Slack (MET) :             27.459ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.558ns (12.605%)  route 10.803ns (87.395%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.334    11.744    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.989 r  bin_maze_filt/genblk1[17].inst/max[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.989    bin_maze_filt/genblk1[17].inst/max[6]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.094    39.416    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[17].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 27.459    

Slack (MET) :             27.496ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.397ns (11.336%)  route 10.927ns (88.664%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.401    11.856    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.953 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.953    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.449    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                 27.496    

Slack (MET) :             27.501ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.397ns (11.342%)  route 10.920ns (88.658%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.394    11.849    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.946 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.946    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.030    39.447    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 27.501    

Slack (MET) :             27.502ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 1.558ns (12.611%)  route 10.796ns (87.389%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.327    11.737    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X34Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.982 r  bin_maze_filt/genblk1[17].inst/max[7]_i_1__16/O
                         net (fo=1, routed)           0.000    11.982    bin_maze_filt/genblk1[17].inst/max[7]_i_1__16_n_0
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.126    39.222    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.094    39.415    
    SLICE_X34Y113        FDRE (Setup_fdre_C_D)        0.069    39.484    bin_maze_filt/genblk1[17].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.484    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 27.502    

Slack (MET) :             27.575ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 1.397ns (11.408%)  route 10.849ns (88.592%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.323    11.778    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.875 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    11.875    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.033    39.450    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.450    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 27.575    

Slack (MET) :             27.580ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 1.397ns (11.413%)  route 10.843ns (88.587%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.317    11.772    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.869 r  bin_maze_filt/genblk1[17].inst/min[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.869    bin_maze_filt/genblk1[17].inst/min[6]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.094    39.417    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.449    bin_maze_filt/genblk1[17].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.449    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                 27.580    

Slack (MET) :             27.628ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 1.275ns (10.406%)  route 10.977ns (89.594%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 39.286 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.948     2.970    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.097     3.067 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.176     4.243    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.340 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         6.107    10.447    bin_maze_filt/genblk1[3].inst/doutb[4]
    SLICE_X73Y106        LUT4 (Prop_lut4_I0_O)        0.097    10.544 r  bin_maze_filt/genblk1[3].inst/max[7]_i_14__3/O
                         net (fo=1, routed)           0.000    10.544    bin_maze_filt/genblk1[3].inst/max[7]_i_14__3_n_0
    SLICE_X73Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.886 r  bin_maze_filt/genblk1[3].inst/max_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.746    11.632    bin_maze_filt/genblk1[3].inst/max2
    SLICE_X75Y106        LUT6 (Prop_lut6_I4_O)        0.249    11.881 r  bin_maze_filt/genblk1[3].inst/max[5]_i_1__2/O
                         net (fo=1, routed)           0.000    11.881    bin_maze_filt/genblk1[3].inst/max[5]_i_1__2_n_0
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.190    39.286    bin_maze_filt/genblk1[3].inst/clk_out1
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/C
                         clock pessimism              0.287    39.573    
                         clock uncertainty           -0.094    39.479    
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.030    39.509    bin_maze_filt/genblk1[3].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 27.628    

Slack (MET) :             27.665ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 1.558ns (12.818%)  route 10.597ns (87.182%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.128    11.538    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.783 r  bin_maze_filt/genblk1[17].inst/max[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.783    bin_maze_filt/genblk1[17].inst/max[4]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.094    39.416    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.448    bin_maze_filt/genblk1[17].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.448    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                 27.665    

Slack (MET) :             27.693ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 1.397ns (11.527%)  route 10.723ns (88.473%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 39.216 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.761     9.876    bin_maze_filt/genblk1[0].inst/doutb[6]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.097     9.973 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000     9.973    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.340 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.211    10.551    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.249    10.800 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.851    11.651    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X57Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.120    39.216    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.287    39.503    
                         clock uncertainty           -0.094    39.409    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.032    39.441    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.441    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[57][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[56][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X15Y136        FDRE                                         r  maze_solver/queue_reg[57][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[57][1]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[57]_6[1]
    SLICE_X14Y136        LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  maze_solver/queue[56][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[56][1]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.465    maze_solver/queue_reg[56][1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.559    -0.605    maze_solver/clk_out1
    SLICE_X43Y137        FDRE                                         r  maze_solver/queue_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  maze_solver/queue_reg[5][12]/Q
                         net (fo=1, routed)           0.079    -0.385    maze_solver/queue_reg[5]_58[12]
    SLICE_X42Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  maze_solver/queue[4][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    maze_solver/queue[4][12]_i_1_n_0
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.827    -0.845    maze_solver/clk_out1
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.471    maze_solver/queue_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1091/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.593    -0.571    bin_maze_filt/clk_out1
    SLICE_X79Y109        FDRE                                         r  bin_maze_filt/genblk1_r_1091/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bin_maze_filt/genblk1_r_1091/Q
                         net (fo=1, routed)           0.086    -0.344    bin_maze_filt/genblk1_r_1091_n_0
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.045    -0.299 r  bin_maze_filt/genblk1_gate__23/O
                         net (fo=1, routed)           0.000    -0.299    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1091_0
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.865    -0.808    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.250    -0.558    
    SLICE_X78Y109        FDRE (Hold_fdre_C_D)         0.120    -0.438    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.560    -0.604    maze_solver/clk_out1
    SLICE_X43Y138        FDRE                                         r  maze_solver/queue_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  maze_solver/queue_reg[7][12]/Q
                         net (fo=1, routed)           0.086    -0.377    maze_solver/queue_reg[7]_56[12]
    SLICE_X42Y138        LUT3 (Prop_lut3_I0_O)        0.045    -0.332 r  maze_solver/queue[6][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    maze_solver/queue[6][12]_i_1_n_0
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/C
                         clock pessimism              0.252    -0.591    
    SLICE_X42Y138        FDRE (Hold_fdre_C_D)         0.120    -0.471    maze_solver/queue_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[54][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.566    -0.598    maze_solver/clk_out1
    SLICE_X13Y137        FDRE                                         r  maze_solver/queue_reg[54][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  maze_solver/queue_reg[54][1]/Q
                         net (fo=1, routed)           0.088    -0.369    maze_solver/queue_reg[54]_9[1]
    SLICE_X12Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  maze_solver/queue[53][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    maze_solver/queue[53][1]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.121    -0.464    maze_solver/queue_reg[53][1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[49][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[48][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.568    -0.596    maze_solver/clk_out1
    SLICE_X15Y140        FDRE                                         r  maze_solver/queue_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  maze_solver/queue_reg[49][3]/Q
                         net (fo=1, routed)           0.090    -0.365    maze_solver/queue_reg[49]_14[3]
    SLICE_X14Y140        LUT3 (Prop_lut3_I0_O)        0.045    -0.320 r  maze_solver/queue[48][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    maze_solver/queue[48][3]_i_1_n_0
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.839    -0.834    maze_solver/clk_out1
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X14Y140        FDRE (Hold_fdre_C_D)         0.121    -0.462    maze_solver/queue_reg[48][3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[33][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X35Y148        FDRE                                         r  maze_solver/queue_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[33][3]/Q
                         net (fo=1, routed)           0.090    -0.368    maze_solver/queue_reg[33]_30[3]
    SLICE_X34Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  maze_solver/queue[32][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    maze_solver/queue[32][3]_i_1_n_0
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/C
                         clock pessimism              0.251    -0.586    
    SLICE_X34Y148        FDRE (Hold_fdre_C_D)         0.121    -0.465    maze_solver/queue_reg[32][3]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.359ns (69.651%)  route 0.156ns (30.349%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.607    -0.557    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X82Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.156    -0.261    bin_maze_filt/genblk1[12].inst/divider_copy_1[5]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.216    bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.097 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.042 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.042    bin_maze_filt/genblk1[12].inst/v_div1/out[8]
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.873    -0.800    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.291    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105    -0.186    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.359ns (69.250%)  route 0.159ns (30.750%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.569    -0.595    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X69Y99         FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/Q
                         net (fo=4, routed)           0.159    -0.296    bin_maze_filt/genblk1[13].inst/divider_copy_1[13]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.251    bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.132 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.131    bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.077 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[19]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.077    bin_maze_filt/genblk1[13].inst/v_div1/out[16]
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.373ns (71.811%)  route 0.146ns (28.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.596    -0.568    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X72Y99         FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.282    bin_maze_filt/genblk1[15].inst/divider_copy_1[4]
    SLICE_X73Y99         LUT2 (Prop_lut2_I0_O)        0.046    -0.236 r  bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.236    bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.104 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.049    bin_maze_filt/genblk1[15].inst/v_div1/out[8]
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.862    -0.811    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.302    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y12     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y13     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y17     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y18     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y24     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y24     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y25     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y25     end_color_map/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y15     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y16     cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[868]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[900]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[932]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[958]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[996]_srl32___bin_dilation_pixel_buffer_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[160]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[192]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[224]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X56Y122    bin_maze_filt/bin_dilation/pixel_buffer_reg[256]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y119    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[100]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X42Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1028]_srl32___bin_dilation_pixel_buffer_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1060]_srl32___bin_dilation_pixel_buffer_reg_r_94/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1092]_srl32___bin_dilation_pixel_buffer_reg_r_126/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1124]_srl32___bin_dilation_pixel_buffer_reg_r_158/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y125    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1156]_srl32___bin_dilation_pixel_buffer_reg_r_190/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1188]_srl32___bin_dilation_pixel_buffer_reg_r_222/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1220]_srl32___bin_dilation_pixel_buffer_reg_r_254/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1252]_srl32___bin_dilation_pixel_buffer_reg_r_286/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.770         20.000      19.230     SLICE_X46Y124    bin_maze_filt/bin_dilation/pixel_buffer_dilated_reg[1278]_srl26___bin_dilation_pixel_buffer_reg_r_312/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.558ns (12.607%)  route 10.801ns (87.393%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.332    11.742    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.987 r  bin_maze_filt/genblk1[17].inst/max[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.987    bin_maze_filt/genblk1[17].inst/max[5]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.030    39.443    bin_maze_filt/genblk1[17].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.443    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.558ns (12.605%)  route 10.803ns (87.395%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.334    11.744    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.989 r  bin_maze_filt/genblk1[17].inst/max[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.989    bin_maze_filt/genblk1[17].inst/max[6]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.445    bin_maze_filt/genblk1[17].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.493ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.397ns (11.336%)  route 10.927ns (88.664%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.401    11.856    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.953 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.953    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                 27.493    

Slack (MET) :             27.498ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.397ns (11.342%)  route 10.920ns (88.658%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.394    11.849    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.946 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.946    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.030    39.444    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 27.498    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 1.558ns (12.611%)  route 10.796ns (87.389%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.327    11.737    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X34Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.982 r  bin_maze_filt/genblk1[17].inst/max[7]_i_1__16/O
                         net (fo=1, routed)           0.000    11.982    bin_maze_filt/genblk1[17].inst/max[7]_i_1__16_n_0
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.126    39.222    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X34Y113        FDRE (Setup_fdre_C_D)        0.069    39.481    bin_maze_filt/genblk1[17].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.481    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 1.397ns (11.408%)  route 10.849ns (88.592%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.323    11.778    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.875 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    11.875    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.033    39.447    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 1.397ns (11.413%)  route 10.843ns (88.587%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.317    11.772    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.869 r  bin_maze_filt/genblk1[17].inst/min[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.869    bin_maze_filt/genblk1[17].inst/min[6]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[17].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.625ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 1.275ns (10.406%)  route 10.977ns (89.594%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 39.286 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.948     2.970    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.097     3.067 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.176     4.243    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.340 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         6.107    10.447    bin_maze_filt/genblk1[3].inst/doutb[4]
    SLICE_X73Y106        LUT4 (Prop_lut4_I0_O)        0.097    10.544 r  bin_maze_filt/genblk1[3].inst/max[7]_i_14__3/O
                         net (fo=1, routed)           0.000    10.544    bin_maze_filt/genblk1[3].inst/max[7]_i_14__3_n_0
    SLICE_X73Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.886 r  bin_maze_filt/genblk1[3].inst/max_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.746    11.632    bin_maze_filt/genblk1[3].inst/max2
    SLICE_X75Y106        LUT6 (Prop_lut6_I4_O)        0.249    11.881 r  bin_maze_filt/genblk1[3].inst/max[5]_i_1__2/O
                         net (fo=1, routed)           0.000    11.881    bin_maze_filt/genblk1[3].inst/max[5]_i_1__2_n_0
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.190    39.286    bin_maze_filt/genblk1[3].inst/clk_out1
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/C
                         clock pessimism              0.287    39.573    
                         clock uncertainty           -0.098    39.476    
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.030    39.506    bin_maze_filt/genblk1[3].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.506    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 27.625    

Slack (MET) :             27.662ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 1.558ns (12.818%)  route 10.597ns (87.182%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.128    11.538    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.783 r  bin_maze_filt/genblk1[17].inst/max[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.783    bin_maze_filt/genblk1[17].inst/max[4]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.445    bin_maze_filt/genblk1[17].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                 27.662    

Slack (MET) :             27.690ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 1.397ns (11.527%)  route 10.723ns (88.473%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 39.216 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.761     9.876    bin_maze_filt/genblk1[0].inst/doutb[6]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.097     9.973 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000     9.973    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.340 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.211    10.551    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.249    10.800 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.851    11.651    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X57Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.120    39.216    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.287    39.503    
                         clock uncertainty           -0.098    39.406    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.032    39.438    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.438    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[57][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[56][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X15Y136        FDRE                                         r  maze_solver/queue_reg[57][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[57][1]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[57]_6[1]
    SLICE_X14Y136        LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  maze_solver/queue[56][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[56][1]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.368    maze_solver/queue_reg[56][1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.559    -0.605    maze_solver/clk_out1
    SLICE_X43Y137        FDRE                                         r  maze_solver/queue_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  maze_solver/queue_reg[5][12]/Q
                         net (fo=1, routed)           0.079    -0.385    maze_solver/queue_reg[5]_58[12]
    SLICE_X42Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  maze_solver/queue[4][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    maze_solver/queue[4][12]_i_1_n_0
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.827    -0.845    maze_solver/clk_out1
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.374    maze_solver/queue_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1091/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.593    -0.571    bin_maze_filt/clk_out1
    SLICE_X79Y109        FDRE                                         r  bin_maze_filt/genblk1_r_1091/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bin_maze_filt/genblk1_r_1091/Q
                         net (fo=1, routed)           0.086    -0.344    bin_maze_filt/genblk1_r_1091_n_0
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.045    -0.299 r  bin_maze_filt/genblk1_gate__23/O
                         net (fo=1, routed)           0.000    -0.299    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1091_0
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.865    -0.808    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.250    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X78Y109        FDRE (Hold_fdre_C_D)         0.120    -0.341    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.560    -0.604    maze_solver/clk_out1
    SLICE_X43Y138        FDRE                                         r  maze_solver/queue_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  maze_solver/queue_reg[7][12]/Q
                         net (fo=1, routed)           0.086    -0.377    maze_solver/queue_reg[7]_56[12]
    SLICE_X42Y138        LUT3 (Prop_lut3_I0_O)        0.045    -0.332 r  maze_solver/queue[6][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    maze_solver/queue[6][12]_i_1_n_0
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X42Y138        FDRE (Hold_fdre_C_D)         0.120    -0.374    maze_solver/queue_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[54][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.566    -0.598    maze_solver/clk_out1
    SLICE_X13Y137        FDRE                                         r  maze_solver/queue_reg[54][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  maze_solver/queue_reg[54][1]/Q
                         net (fo=1, routed)           0.088    -0.369    maze_solver/queue_reg[54]_9[1]
    SLICE_X12Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  maze_solver/queue[53][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    maze_solver/queue[53][1]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.121    -0.367    maze_solver/queue_reg[53][1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[49][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[48][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.568    -0.596    maze_solver/clk_out1
    SLICE_X15Y140        FDRE                                         r  maze_solver/queue_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  maze_solver/queue_reg[49][3]/Q
                         net (fo=1, routed)           0.090    -0.365    maze_solver/queue_reg[49]_14[3]
    SLICE_X14Y140        LUT3 (Prop_lut3_I0_O)        0.045    -0.320 r  maze_solver/queue[48][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    maze_solver/queue[48][3]_i_1_n_0
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.839    -0.834    maze_solver/clk_out1
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X14Y140        FDRE (Hold_fdre_C_D)         0.121    -0.365    maze_solver/queue_reg[48][3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[33][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X35Y148        FDRE                                         r  maze_solver/queue_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[33][3]/Q
                         net (fo=1, routed)           0.090    -0.368    maze_solver/queue_reg[33]_30[3]
    SLICE_X34Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  maze_solver/queue[32][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    maze_solver/queue[32][3]_i_1_n_0
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X34Y148        FDRE (Hold_fdre_C_D)         0.121    -0.368    maze_solver/queue_reg[32][3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.359ns (69.651%)  route 0.156ns (30.349%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.607    -0.557    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X82Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.156    -0.261    bin_maze_filt/genblk1[12].inst/divider_copy_1[5]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.216    bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.097 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.042 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.042    bin_maze_filt/genblk1[12].inst/v_div1/out[8]
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.873    -0.800    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.098    -0.194    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105    -0.089    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.359ns (69.250%)  route 0.159ns (30.750%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.569    -0.595    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X69Y99         FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/Q
                         net (fo=4, routed)           0.159    -0.296    bin_maze_filt/genblk1[13].inst/divider_copy_1[13]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.251    bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.132 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.131    bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.077 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[19]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.077    bin_maze_filt/genblk1[13].inst/v_div1/out[16]
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.105    -0.127    bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.373ns (71.811%)  route 0.146ns (28.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.596    -0.568    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X72Y99         FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.282    bin_maze_filt/genblk1[15].inst/divider_copy_1[4]
    SLICE_X73Y99         LUT2 (Prop_lut2_I0_O)        0.046    -0.236 r  bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.236    bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.104 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.049    bin_maze_filt/genblk1[15].inst/v_div1/out[8]
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.862    -0.811    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.098    -0.205    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.100    bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.051    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.359ns  (logic 1.558ns (12.607%)  route 10.801ns (87.393%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.332    11.742    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.987 r  bin_maze_filt/genblk1[17].inst/max[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.987    bin_maze_filt/genblk1[17].inst/max[5]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[5]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.030    39.443    bin_maze_filt/genblk1[17].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.443    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.361ns  (logic 1.558ns (12.605%)  route 10.803ns (87.395%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.334    11.744    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.989 r  bin_maze_filt/genblk1[17].inst/max[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.989    bin_maze_filt/genblk1[17].inst/max[6]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[6]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.445    bin_maze_filt/genblk1[17].inst/max_reg[6]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.493ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.397ns (11.336%)  route 10.927ns (88.664%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.401    11.856    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.953 r  bin_maze_filt/genblk1[17].inst/min[5]_i_1__16/O
                         net (fo=1, routed)           0.000    11.953    bin_maze_filt/genblk1[17].inst/min[5]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[5]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[17].inst/min_reg[5]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                 27.493    

Slack (MET) :             27.498ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.397ns (11.342%)  route 10.920ns (88.658%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.394    11.849    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.946 r  bin_maze_filt/genblk1[17].inst/min[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.946    bin_maze_filt/genblk1[17].inst/min[4]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[4]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.030    39.444    bin_maze_filt/genblk1[17].inst/min_reg[4]
  -------------------------------------------------------------------
                         required time                         39.444    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                 27.498    

Slack (MET) :             27.499ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 1.558ns (12.611%)  route 10.796ns (87.389%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 39.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.327    11.737    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X34Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.982 r  bin_maze_filt/genblk1[17].inst/max[7]_i_1__16/O
                         net (fo=1, routed)           0.000    11.982    bin_maze_filt/genblk1[17].inst/max[7]_i_1__16_n_0
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.126    39.222    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X34Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[7]/C
                         clock pessimism              0.287    39.509    
                         clock uncertainty           -0.098    39.412    
    SLICE_X34Y113        FDRE (Setup_fdre_C_D)        0.069    39.481    bin_maze_filt/genblk1[17].inst/max_reg[7]
  -------------------------------------------------------------------
                         required time                         39.481    
                         arrival time                         -11.982    
  -------------------------------------------------------------------
                         slack                                 27.499    

Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.246ns  (logic 1.397ns (11.408%)  route 10.849ns (88.592%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.323    11.778    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.875 r  bin_maze_filt/genblk1[17].inst/min[7]_i_2__16/O
                         net (fo=1, routed)           0.000    11.875    bin_maze_filt/genblk1[17].inst/min[7]_i_2__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[7]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.033    39.447    bin_maze_filt/genblk1[17].inst/min_reg[7]
  -------------------------------------------------------------------
                         required time                         39.447    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.577ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/min_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 1.397ns (11.413%)  route 10.843ns (88.587%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 39.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         6.029    10.144    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X31Y107        LUT4 (Prop_lut4_I0_O)        0.097    10.241 r  bin_maze_filt/genblk1[17].inst/min[7]_i_18__17/O
                         net (fo=1, routed)           0.000    10.241    bin_maze_filt/genblk1[17].inst/min[7]_i_18__17_n_0
    SLICE_X31Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.608 r  bin_maze_filt/genblk1[17].inst/min_reg[7]_i_6/CO[1]
                         net (fo=1, routed)           0.598    11.206    bin_maze_filt/genblk1[17].inst/min24_in
    SLICE_X31Y109        LUT2 (Prop_lut2_I0_O)        0.249    11.455 r  bin_maze_filt/genblk1[17].inst/min[7]_i_3__16/O
                         net (fo=4, routed)           0.317    11.772    bin_maze_filt/genblk1[17].inst/min15_out
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.097    11.869 r  bin_maze_filt/genblk1[17].inst/min[6]_i_1__16/O
                         net (fo=1, routed)           0.000    11.869    bin_maze_filt/genblk1[17].inst/min[6]_i_1__16_n_0
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.128    39.224    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X32Y111        FDRE                                         r  bin_maze_filt/genblk1[17].inst/min_reg[6]/C
                         clock pessimism              0.287    39.511    
                         clock uncertainty           -0.098    39.414    
    SLICE_X32Y111        FDRE (Setup_fdre_C_D)        0.032    39.446    bin_maze_filt/genblk1[17].inst/min_reg[6]
  -------------------------------------------------------------------
                         required time                         39.446    
                         arrival time                         -11.869    
  -------------------------------------------------------------------
                         slack                                 27.577    

Slack (MET) :             27.625ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[3].inst/max_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 1.275ns (10.406%)  route 10.977ns (89.594%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 39.286 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.948     2.970    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y42         LUT6 (Prop_lut6_I5_O)        0.097     3.067 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.176     4.243    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.340 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=285, routed)         6.107    10.447    bin_maze_filt/genblk1[3].inst/doutb[4]
    SLICE_X73Y106        LUT4 (Prop_lut4_I0_O)        0.097    10.544 r  bin_maze_filt/genblk1[3].inst/max[7]_i_14__3/O
                         net (fo=1, routed)           0.000    10.544    bin_maze_filt/genblk1[3].inst/max[7]_i_14__3_n_0
    SLICE_X73Y106        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.342    10.886 r  bin_maze_filt/genblk1[3].inst/max_reg[7]_i_4/CO[1]
                         net (fo=4, routed)           0.746    11.632    bin_maze_filt/genblk1[3].inst/max2
    SLICE_X75Y106        LUT6 (Prop_lut6_I4_O)        0.249    11.881 r  bin_maze_filt/genblk1[3].inst/max[5]_i_1__2/O
                         net (fo=1, routed)           0.000    11.881    bin_maze_filt/genblk1[3].inst/max[5]_i_1__2_n_0
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.190    39.286    bin_maze_filt/genblk1[3].inst/clk_out1
    SLICE_X75Y106        FDRE                                         r  bin_maze_filt/genblk1[3].inst/max_reg[5]/C
                         clock pessimism              0.287    39.573    
                         clock uncertainty           -0.098    39.476    
    SLICE_X75Y106        FDRE (Setup_fdre_C_D)        0.030    39.506    bin_maze_filt/genblk1[3].inst/max_reg[5]
  -------------------------------------------------------------------
                         required time                         39.506    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 27.625    

Slack (MET) :             27.662ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[17].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 1.558ns (12.818%)  route 10.597ns (87.182%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 39.223 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.999    10.114    bin_maze_filt/genblk1[17].inst/doutb[6]
    SLICE_X28Y112        LUT4 (Prop_lut4_I1_O)        0.097    10.211 r  bin_maze_filt/genblk1[17].inst/max[7]_i_17__16/O
                         net (fo=1, routed)           0.000    10.211    bin_maze_filt/genblk1[17].inst/max[7]_i_17__16_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.578 r  bin_maze_filt/genblk1[17].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.570    11.148    bin_maze_filt/genblk1[17].inst/max28_in
    SLICE_X33Y113        LUT2 (Prop_lut2_I0_O)        0.262    11.410 r  bin_maze_filt/genblk1[17].inst/max[7]_i_2__16/O
                         net (fo=4, routed)           0.128    11.538    bin_maze_filt/genblk1[17].inst/max19_out
    SLICE_X33Y113        LUT6 (Prop_lut6_I1_O)        0.245    11.783 r  bin_maze_filt/genblk1[17].inst/max[4]_i_1__16/O
                         net (fo=1, routed)           0.000    11.783    bin_maze_filt/genblk1[17].inst/max[4]_i_1__16_n_0
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.127    39.223    bin_maze_filt/genblk1[17].inst/clk_out1
    SLICE_X33Y113        FDRE                                         r  bin_maze_filt/genblk1[17].inst/max_reg[4]/C
                         clock pessimism              0.287    39.510    
                         clock uncertainty           -0.098    39.413    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.032    39.445    bin_maze_filt/genblk1[17].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.445    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                 27.662    

Slack (MET) :             27.690ns  (required time - arrival time)
  Source:                 cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[0].inst/max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 1.397ns (11.527%)  route 10.723ns (88.473%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.784ns = ( 39.216 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.371ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.246    -0.371    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y84         FDRE                                         r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.393     0.022 f  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          3.025     3.047    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.097     3.144 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.875     4.018    cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.097     4.115 r  cam_img_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=285, routed)         5.761     9.876    bin_maze_filt/genblk1[0].inst/doutb[6]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.097     9.973 r  bin_maze_filt/genblk1[0].inst/max[7]_i_17/O
                         net (fo=1, routed)           0.000     9.973    bin_maze_filt/genblk1[0].inst/max[7]_i_17_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    10.340 r  bin_maze_filt/genblk1[0].inst/max_reg[7]_i_5/CO[1]
                         net (fo=1, routed)           0.211    10.551    bin_maze_filt/genblk1[0].inst/max28_in
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.249    10.800 r  bin_maze_filt/genblk1[0].inst/max[7]_i_2/O
                         net (fo=4, routed)           0.851    11.651    bin_maze_filt/genblk1[0].inst/max19_out
    SLICE_X57Y104        LUT6 (Prop_lut6_I1_O)        0.097    11.748 r  bin_maze_filt/genblk1[0].inst/max[4]_i_1/O
                         net (fo=1, routed)           0.000    11.748    bin_maze_filt/genblk1[0].inst/max[4]_i_1_n_0
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        1.120    39.216    bin_maze_filt/genblk1[0].inst/clk_out1
    SLICE_X57Y104        FDRE                                         r  bin_maze_filt/genblk1[0].inst/max_reg[4]/C
                         clock pessimism              0.287    39.503    
                         clock uncertainty           -0.098    39.406    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.032    39.438    bin_maze_filt/genblk1[0].inst/max_reg[4]
  -------------------------------------------------------------------
                         required time                         39.438    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 27.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[57][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[56][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X15Y136        FDRE                                         r  maze_solver/queue_reg[57][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[57][1]/Q
                         net (fo=1, routed)           0.079    -0.379    maze_solver/queue_reg[57]_6[1]
    SLICE_X14Y136        LUT3 (Prop_lut3_I0_O)        0.045    -0.334 r  maze_solver/queue[56][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    maze_solver/queue[56][1]_i_1_n_0
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    maze_solver/clk_out1
    SLICE_X14Y136        FDRE                                         r  maze_solver/queue_reg[56][1]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X14Y136        FDRE (Hold_fdre_C_D)         0.121    -0.368    maze_solver/queue_reg[56][1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[5][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.559    -0.605    maze_solver/clk_out1
    SLICE_X43Y137        FDRE                                         r  maze_solver/queue_reg[5][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  maze_solver/queue_reg[5][12]/Q
                         net (fo=1, routed)           0.079    -0.385    maze_solver/queue_reg[5]_58[12]
    SLICE_X42Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.340 r  maze_solver/queue[4][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    maze_solver/queue[4][12]_i_1_n_0
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.827    -0.845    maze_solver/clk_out1
    SLICE_X42Y137        FDRE                                         r  maze_solver/queue_reg[4][12]/C
                         clock pessimism              0.253    -0.592    
                         clock uncertainty            0.098    -0.495    
    SLICE_X42Y137        FDRE (Hold_fdre_C_D)         0.121    -0.374    maze_solver/queue_reg[4][12]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1_r_1091/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.593    -0.571    bin_maze_filt/clk_out1
    SLICE_X79Y109        FDRE                                         r  bin_maze_filt/genblk1_r_1091/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  bin_maze_filt/genblk1_r_1091/Q
                         net (fo=1, routed)           0.086    -0.344    bin_maze_filt/genblk1_r_1091_n_0
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.045    -0.299 r  bin_maze_filt/genblk1_gate__23/O
                         net (fo=1, routed)           0.000    -0.299    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[4]_bin_maze_filt_genblk1_r_1091_0
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.865    -0.808    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X78Y109        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]/C
                         clock pessimism              0.250    -0.558    
                         clock uncertainty            0.098    -0.461    
    SLICE_X78Y109        FDRE (Hold_fdre_C_D)         0.120    -0.341    bin_maze_filt/genblk1[12].inst/v_div1/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[7][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.560    -0.604    maze_solver/clk_out1
    SLICE_X43Y138        FDRE                                         r  maze_solver/queue_reg[7][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  maze_solver/queue_reg[7][12]/Q
                         net (fo=1, routed)           0.086    -0.377    maze_solver/queue_reg[7]_56[12]
    SLICE_X42Y138        LUT3 (Prop_lut3_I0_O)        0.045    -0.332 r  maze_solver/queue[6][12]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    maze_solver/queue[6][12]_i_1_n_0
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.830    -0.843    maze_solver/clk_out1
    SLICE_X42Y138        FDRE                                         r  maze_solver/queue_reg[6][12]/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.098    -0.494    
    SLICE_X42Y138        FDRE (Hold_fdre_C_D)         0.120    -0.374    maze_solver/queue_reg[6][12]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[54][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[53][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.566    -0.598    maze_solver/clk_out1
    SLICE_X13Y137        FDRE                                         r  maze_solver/queue_reg[54][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  maze_solver/queue_reg[54][1]/Q
                         net (fo=1, routed)           0.088    -0.369    maze_solver/queue_reg[54]_9[1]
    SLICE_X12Y137        LUT3 (Prop_lut3_I0_O)        0.045    -0.324 r  maze_solver/queue[53][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    maze_solver/queue[53][1]_i_1_n_0
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X12Y137        FDRE                                         r  maze_solver/queue_reg[53][1]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X12Y137        FDRE (Hold_fdre_C_D)         0.121    -0.367    maze_solver/queue_reg[53][1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[49][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[48][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.568    -0.596    maze_solver/clk_out1
    SLICE_X15Y140        FDRE                                         r  maze_solver/queue_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  maze_solver/queue_reg[49][3]/Q
                         net (fo=1, routed)           0.090    -0.365    maze_solver/queue_reg[49]_14[3]
    SLICE_X14Y140        LUT3 (Prop_lut3_I0_O)        0.045    -0.320 r  maze_solver/queue[48][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    maze_solver/queue[48][3]_i_1_n_0
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.839    -0.834    maze_solver/clk_out1
    SLICE_X14Y140        FDRE                                         r  maze_solver/queue_reg[48][3]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.098    -0.486    
    SLICE_X14Y140        FDRE (Hold_fdre_C_D)         0.121    -0.365    maze_solver/queue_reg[48][3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 maze_solver/queue_reg[33][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            maze_solver/queue_reg[32][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.565    -0.599    maze_solver/clk_out1
    SLICE_X35Y148        FDRE                                         r  maze_solver/queue_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  maze_solver/queue_reg[33][3]/Q
                         net (fo=1, routed)           0.090    -0.368    maze_solver/queue_reg[33]_30[3]
    SLICE_X34Y148        LUT3 (Prop_lut3_I0_O)        0.045    -0.323 r  maze_solver/queue[32][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    maze_solver/queue[32][3]_i_1_n_0
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.836    -0.837    maze_solver/clk_out1
    SLICE_X34Y148        FDRE                                         r  maze_solver/queue_reg[32][3]/C
                         clock pessimism              0.251    -0.586    
                         clock uncertainty            0.098    -0.489    
    SLICE_X34Y148        FDRE (Hold_fdre_C_D)         0.121    -0.368    maze_solver/queue_reg[32][3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.359ns (69.651%)  route 0.156ns (30.349%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.607    -0.557    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X82Y99         FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.416 f  bin_maze_filt/genblk1[12].inst/v_div1/divider_copy_reg[5]/Q
                         net (fo=4, routed)           0.156    -0.261    bin_maze_filt/genblk1[12].inst/divider_copy_1[5]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.216 r  bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.216    bin_maze_filt/genblk1[12].inst/dividend_copy[7]_i_4__1_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.097 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.096    bin_maze_filt/genblk1[12].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.042 r  bin_maze_filt/genblk1[12].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.042    bin_maze_filt/genblk1[12].inst/v_div1/out[8]
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.873    -0.800    bin_maze_filt/genblk1[12].inst/v_div1/clk_out1
    SLICE_X83Y100        FDRE                                         r  bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.291    
                         clock uncertainty            0.098    -0.194    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.105    -0.089    bin_maze_filt/genblk1[12].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.359ns (69.250%)  route 0.159ns (30.750%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.569    -0.595    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X69Y99         FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  bin_maze_filt/genblk1[13].inst/v_div1/divider_copy_reg[13]/Q
                         net (fo=4, routed)           0.159    -0.296    bin_maze_filt/genblk1[13].inst/divider_copy_1[13]
    SLICE_X68Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.251    bin_maze_filt/genblk1[13].inst/dividend_copy[15]_i_4__1_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119    -0.132 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.131    bin_maze_filt/genblk1[13].inst/dividend_copy_reg[15]_i_1__1_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.077 r  bin_maze_filt/genblk1[13].inst/dividend_copy_reg[19]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.077    bin_maze_filt/genblk1[13].inst/v_div1/out[16]
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.835    -0.838    bin_maze_filt/genblk1[13].inst/v_div1/clk_out1
    SLICE_X68Y100        FDRE                                         r  bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.098    -0.232    
    SLICE_X68Y100        FDRE (Hold_fdre_C_D)         0.105    -0.127    bin_maze_filt/genblk1[13].inst/v_div1/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.373ns (71.811%)  route 0.146ns (28.189%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.596    -0.568    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X72Y99         FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.427 f  bin_maze_filt/genblk1[15].inst/v_div1/divider_copy_reg[4]/Q
                         net (fo=4, routed)           0.146    -0.282    bin_maze_filt/genblk1[15].inst/divider_copy_1[4]
    SLICE_X73Y99         LUT2 (Prop_lut2_I0_O)        0.046    -0.236 r  bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.236    bin_maze_filt/genblk1[15].inst/dividend_copy[7]_i_5__1_n_0
    SLICE_X73Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.104 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.103    bin_maze_filt/genblk1[15].inst/dividend_copy_reg[7]_i_1__1_n_0
    SLICE_X73Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.049 r  bin_maze_filt/genblk1[15].inst/dividend_copy_reg[11]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.049    bin_maze_filt/genblk1[15].inst/v_div1/out[8]
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=7253, routed)        0.862    -0.811    bin_maze_filt/genblk1[15].inst/v_div1/clk_out1
    SLICE_X73Y100        FDRE                                         r  bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]/C
                         clock pessimism              0.509    -0.302    
                         clock uncertainty            0.098    -0.205    
    SLICE_X73Y100        FDRE (Hold_fdre_C_D)         0.105    -0.100    bin_maze_filt/genblk1[15].inst/v_div1/dividend_copy_reg[8]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.051    





