#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce0e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1caf320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cb6a90 .functor NOT 1, L_0x1d0cb90, C4<0>, C4<0>, C4<0>;
L_0x1d0c970 .functor XOR 2, L_0x1d0c810, L_0x1d0c8d0, C4<00>, C4<00>;
L_0x1d0ca80 .functor XOR 2, L_0x1d0c970, L_0x1d0c9e0, C4<00>, C4<00>;
v0x1d092f0_0 .net *"_ivl_10", 1 0, L_0x1d0c9e0;  1 drivers
v0x1d093f0_0 .net *"_ivl_12", 1 0, L_0x1d0ca80;  1 drivers
v0x1d094d0_0 .net *"_ivl_2", 1 0, L_0x1d0c770;  1 drivers
v0x1d09590_0 .net *"_ivl_4", 1 0, L_0x1d0c810;  1 drivers
v0x1d09670_0 .net *"_ivl_6", 1 0, L_0x1d0c8d0;  1 drivers
v0x1d097a0_0 .net *"_ivl_8", 1 0, L_0x1d0c970;  1 drivers
v0x1d09880_0 .net "a", 0 0, v0x1d07230_0;  1 drivers
v0x1d09920_0 .net "b", 0 0, v0x1d072d0_0;  1 drivers
v0x1d099c0_0 .net "c", 0 0, v0x1d07370_0;  1 drivers
v0x1d09a60_0 .var "clk", 0 0;
v0x1d09b00_0 .net "d", 0 0, v0x1d074b0_0;  1 drivers
v0x1d09ba0_0 .net "out_pos_dut", 0 0, L_0x1d0c5e0;  1 drivers
v0x1d09c40_0 .net "out_pos_ref", 0 0, L_0x1d0b280;  1 drivers
v0x1d09ce0_0 .net "out_sop_dut", 0 0, L_0x1d0baf0;  1 drivers
v0x1d09d80_0 .net "out_sop_ref", 0 0, L_0x1ce23a0;  1 drivers
v0x1d09e20_0 .var/2u "stats1", 223 0;
v0x1d09ec0_0 .var/2u "strobe", 0 0;
v0x1d0a070_0 .net "tb_match", 0 0, L_0x1d0cb90;  1 drivers
v0x1d0a140_0 .net "tb_mismatch", 0 0, L_0x1cb6a90;  1 drivers
v0x1d0a1e0_0 .net "wavedrom_enable", 0 0, v0x1d07780_0;  1 drivers
v0x1d0a2b0_0 .net "wavedrom_title", 511 0, v0x1d07820_0;  1 drivers
L_0x1d0c770 .concat [ 1 1 0 0], L_0x1d0b280, L_0x1ce23a0;
L_0x1d0c810 .concat [ 1 1 0 0], L_0x1d0b280, L_0x1ce23a0;
L_0x1d0c8d0 .concat [ 1 1 0 0], L_0x1d0c5e0, L_0x1d0baf0;
L_0x1d0c9e0 .concat [ 1 1 0 0], L_0x1d0b280, L_0x1ce23a0;
L_0x1d0cb90 .cmp/eeq 2, L_0x1d0c770, L_0x1d0ca80;
S_0x1cb37c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1caf320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cb6e70 .functor AND 1, v0x1d07370_0, v0x1d074b0_0, C4<1>, C4<1>;
L_0x1cb7250 .functor NOT 1, v0x1d07230_0, C4<0>, C4<0>, C4<0>;
L_0x1cb7630 .functor NOT 1, v0x1d072d0_0, C4<0>, C4<0>, C4<0>;
L_0x1cb78b0 .functor AND 1, L_0x1cb7250, L_0x1cb7630, C4<1>, C4<1>;
L_0x1cce990 .functor AND 1, L_0x1cb78b0, v0x1d07370_0, C4<1>, C4<1>;
L_0x1ce23a0 .functor OR 1, L_0x1cb6e70, L_0x1cce990, C4<0>, C4<0>;
L_0x1d0a700 .functor NOT 1, v0x1d072d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0a770 .functor OR 1, L_0x1d0a700, v0x1d074b0_0, C4<0>, C4<0>;
L_0x1d0a880 .functor AND 1, v0x1d07370_0, L_0x1d0a770, C4<1>, C4<1>;
L_0x1d0a940 .functor NOT 1, v0x1d07230_0, C4<0>, C4<0>, C4<0>;
L_0x1d0aa10 .functor OR 1, L_0x1d0a940, v0x1d072d0_0, C4<0>, C4<0>;
L_0x1d0aa80 .functor AND 1, L_0x1d0a880, L_0x1d0aa10, C4<1>, C4<1>;
L_0x1d0ac00 .functor NOT 1, v0x1d072d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0ac70 .functor OR 1, L_0x1d0ac00, v0x1d074b0_0, C4<0>, C4<0>;
L_0x1d0ab90 .functor AND 1, v0x1d07370_0, L_0x1d0ac70, C4<1>, C4<1>;
L_0x1d0ae00 .functor NOT 1, v0x1d07230_0, C4<0>, C4<0>, C4<0>;
L_0x1d0af00 .functor OR 1, L_0x1d0ae00, v0x1d074b0_0, C4<0>, C4<0>;
L_0x1d0afc0 .functor AND 1, L_0x1d0ab90, L_0x1d0af00, C4<1>, C4<1>;
L_0x1d0b170 .functor XNOR 1, L_0x1d0aa80, L_0x1d0afc0, C4<0>, C4<0>;
v0x1cb63c0_0 .net *"_ivl_0", 0 0, L_0x1cb6e70;  1 drivers
v0x1cb67c0_0 .net *"_ivl_12", 0 0, L_0x1d0a700;  1 drivers
v0x1cb6ba0_0 .net *"_ivl_14", 0 0, L_0x1d0a770;  1 drivers
v0x1cb6f80_0 .net *"_ivl_16", 0 0, L_0x1d0a880;  1 drivers
v0x1cb7360_0 .net *"_ivl_18", 0 0, L_0x1d0a940;  1 drivers
v0x1cb7740_0 .net *"_ivl_2", 0 0, L_0x1cb7250;  1 drivers
v0x1cb79c0_0 .net *"_ivl_20", 0 0, L_0x1d0aa10;  1 drivers
v0x1d057a0_0 .net *"_ivl_24", 0 0, L_0x1d0ac00;  1 drivers
v0x1d05880_0 .net *"_ivl_26", 0 0, L_0x1d0ac70;  1 drivers
v0x1d05960_0 .net *"_ivl_28", 0 0, L_0x1d0ab90;  1 drivers
v0x1d05a40_0 .net *"_ivl_30", 0 0, L_0x1d0ae00;  1 drivers
v0x1d05b20_0 .net *"_ivl_32", 0 0, L_0x1d0af00;  1 drivers
v0x1d05c00_0 .net *"_ivl_36", 0 0, L_0x1d0b170;  1 drivers
L_0x7ff14a201018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d05cc0_0 .net *"_ivl_38", 0 0, L_0x7ff14a201018;  1 drivers
v0x1d05da0_0 .net *"_ivl_4", 0 0, L_0x1cb7630;  1 drivers
v0x1d05e80_0 .net *"_ivl_6", 0 0, L_0x1cb78b0;  1 drivers
v0x1d05f60_0 .net *"_ivl_8", 0 0, L_0x1cce990;  1 drivers
v0x1d06040_0 .net "a", 0 0, v0x1d07230_0;  alias, 1 drivers
v0x1d06100_0 .net "b", 0 0, v0x1d072d0_0;  alias, 1 drivers
v0x1d061c0_0 .net "c", 0 0, v0x1d07370_0;  alias, 1 drivers
v0x1d06280_0 .net "d", 0 0, v0x1d074b0_0;  alias, 1 drivers
v0x1d06340_0 .net "out_pos", 0 0, L_0x1d0b280;  alias, 1 drivers
v0x1d06400_0 .net "out_sop", 0 0, L_0x1ce23a0;  alias, 1 drivers
v0x1d064c0_0 .net "pos0", 0 0, L_0x1d0aa80;  1 drivers
v0x1d06580_0 .net "pos1", 0 0, L_0x1d0afc0;  1 drivers
L_0x1d0b280 .functor MUXZ 1, L_0x7ff14a201018, L_0x1d0aa80, L_0x1d0b170, C4<>;
S_0x1d06700 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1caf320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d07230_0 .var "a", 0 0;
v0x1d072d0_0 .var "b", 0 0;
v0x1d07370_0 .var "c", 0 0;
v0x1d07410_0 .net "clk", 0 0, v0x1d09a60_0;  1 drivers
v0x1d074b0_0 .var "d", 0 0;
v0x1d075a0_0 .var/2u "fail", 0 0;
v0x1d07640_0 .var/2u "fail1", 0 0;
v0x1d076e0_0 .net "tb_match", 0 0, L_0x1d0cb90;  alias, 1 drivers
v0x1d07780_0 .var "wavedrom_enable", 0 0;
v0x1d07820_0 .var "wavedrom_title", 511 0;
E_0x1cc2440/0 .event negedge, v0x1d07410_0;
E_0x1cc2440/1 .event posedge, v0x1d07410_0;
E_0x1cc2440 .event/or E_0x1cc2440/0, E_0x1cc2440/1;
S_0x1d06a30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d06700;
 .timescale -12 -12;
v0x1d06c70_0 .var/2s "i", 31 0;
E_0x1cc22e0 .event posedge, v0x1d07410_0;
S_0x1d06d70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d06700;
 .timescale -12 -12;
v0x1d06f70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d07050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d06700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d07a00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1caf320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d0b430 .functor AND 1, v0x1d07370_0, v0x1d074b0_0, C4<1>, C4<1>;
L_0x1d0b6e0 .functor NOT 1, v0x1d07230_0, C4<0>, C4<0>, C4<0>;
L_0x1d0b770 .functor NOT 1, v0x1d072d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0b8f0 .functor AND 1, L_0x1d0b6e0, L_0x1d0b770, C4<1>, C4<1>;
L_0x1d0ba30 .functor AND 1, L_0x1d0b8f0, v0x1d07370_0, C4<1>, C4<1>;
L_0x1d0baf0 .functor OR 1, L_0x1d0b430, L_0x1d0ba30, C4<0>, C4<0>;
L_0x1d0bc90 .functor NOT 1, v0x1d072d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d0bd00 .functor OR 1, L_0x1d0bc90, v0x1d074b0_0, C4<0>, C4<0>;
L_0x1d0be10 .functor AND 1, v0x1d07370_0, L_0x1d0bd00, C4<1>, C4<1>;
L_0x1d0bed0 .functor NOT 1, v0x1d07230_0, C4<0>, C4<0>, C4<0>;
L_0x1d0c0b0 .functor OR 1, L_0x1d0bed0, v0x1d072d0_0, C4<0>, C4<0>;
L_0x1d0c120 .functor AND 1, L_0x1d0be10, L_0x1d0c0b0, C4<1>, C4<1>;
L_0x1d0c2a0 .functor NOT 1, v0x1d07230_0, C4<0>, C4<0>, C4<0>;
L_0x1d0c310 .functor AND 1, L_0x1d0c2a0, v0x1d074b0_0, C4<1>, C4<1>;
L_0x1d0c230 .functor AND 1, L_0x1d0c310, v0x1d07370_0, C4<1>, C4<1>;
v0x1d07bc0_0 .net *"_ivl_12", 0 0, L_0x1d0bc90;  1 drivers
v0x1d07ca0_0 .net *"_ivl_14", 0 0, L_0x1d0bd00;  1 drivers
v0x1d07d80_0 .net *"_ivl_16", 0 0, L_0x1d0be10;  1 drivers
v0x1d07e70_0 .net *"_ivl_18", 0 0, L_0x1d0bed0;  1 drivers
v0x1d07f50_0 .net *"_ivl_2", 0 0, L_0x1d0b6e0;  1 drivers
v0x1d08080_0 .net *"_ivl_20", 0 0, L_0x1d0c0b0;  1 drivers
v0x1d08160_0 .net *"_ivl_24", 0 0, L_0x1d0c2a0;  1 drivers
v0x1d08240_0 .net *"_ivl_26", 0 0, L_0x1d0c310;  1 drivers
v0x1d08320_0 .net *"_ivl_30", 0 0, L_0x1d0c4a0;  1 drivers
L_0x7ff14a201060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d08470_0 .net *"_ivl_32", 0 0, L_0x7ff14a201060;  1 drivers
v0x1d08550_0 .net *"_ivl_4", 0 0, L_0x1d0b770;  1 drivers
v0x1d08630_0 .net *"_ivl_6", 0 0, L_0x1d0b8f0;  1 drivers
v0x1d08710_0 .net "a", 0 0, v0x1d07230_0;  alias, 1 drivers
v0x1d087b0_0 .net "b", 0 0, v0x1d072d0_0;  alias, 1 drivers
v0x1d088a0_0 .net "c", 0 0, v0x1d07370_0;  alias, 1 drivers
v0x1d08990_0 .net "d", 0 0, v0x1d074b0_0;  alias, 1 drivers
v0x1d08a80_0 .net "out_pos", 0 0, L_0x1d0c5e0;  alias, 1 drivers
v0x1d08c50_0 .net "out_sop", 0 0, L_0x1d0baf0;  alias, 1 drivers
v0x1d08d10_0 .net "pos0", 0 0, L_0x1d0c120;  1 drivers
v0x1d08dd0_0 .net "pos1", 0 0, L_0x1d0c230;  1 drivers
v0x1d08e90_0 .net "sop0", 0 0, L_0x1d0b430;  1 drivers
v0x1d08f50_0 .net "sop1", 0 0, L_0x1d0ba30;  1 drivers
L_0x1d0c4a0 .cmp/eeq 1, L_0x1d0c120, L_0x1d0c230;
L_0x1d0c5e0 .functor MUXZ 1, L_0x7ff14a201060, L_0x1d0c120, L_0x1d0c4a0, C4<>;
S_0x1d090d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1caf320;
 .timescale -12 -12;
E_0x1cab9f0 .event anyedge, v0x1d09ec0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d09ec0_0;
    %nor/r;
    %assign/vec4 v0x1d09ec0_0, 0;
    %wait E_0x1cab9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d06700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d075a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d07640_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d06700;
T_4 ;
    %wait E_0x1cc2440;
    %load/vec4 v0x1d076e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d075a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d06700;
T_5 ;
    %wait E_0x1cc22e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %wait E_0x1cc22e0;
    %load/vec4 v0x1d075a0_0;
    %store/vec4 v0x1d07640_0, 0, 1;
    %fork t_1, S_0x1d06a30;
    %jmp t_0;
    .scope S_0x1d06a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d06c70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d06c70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1cc22e0;
    %load/vec4 v0x1d06c70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d06c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d06c70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d06700;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc2440;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d074b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d07370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d072d0_0, 0;
    %assign/vec4 v0x1d07230_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d075a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d07640_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1caf320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d09a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d09ec0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1caf320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d09a60_0;
    %inv;
    %store/vec4 v0x1d09a60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1caf320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d07410_0, v0x1d0a140_0, v0x1d09880_0, v0x1d09920_0, v0x1d099c0_0, v0x1d09b00_0, v0x1d09d80_0, v0x1d09ce0_0, v0x1d09c40_0, v0x1d09ba0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1caf320;
T_9 ;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1caf320;
T_10 ;
    %wait E_0x1cc2440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d09e20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
    %load/vec4 v0x1d0a070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d09e20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d09d80_0;
    %load/vec4 v0x1d09d80_0;
    %load/vec4 v0x1d09ce0_0;
    %xor;
    %load/vec4 v0x1d09d80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d09c40_0;
    %load/vec4 v0x1d09c40_0;
    %load/vec4 v0x1d09ba0_0;
    %xor;
    %load/vec4 v0x1d09c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d09e20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d09e20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter2/response0/top_module.sv";
