<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SHF: Small: Dynamic Power Management in the Dark Silicon Era</AwardTitle>
<AwardEffectiveDate>08/01/2013</AwardEffectiveDate>
<AwardExpirationDate>07/31/2019</AwardExpirationDate>
<AwardTotalIntnAmount>499161.00</AwardTotalIntnAmount>
<AwardAmount>499161</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Yuanyuan Yang</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Future heterogeneous multicore microprocessors are expected to be so&lt;br/&gt;power constrained that not all transistors will be able to be powered&lt;br/&gt;on at once.  The general-purpose cores will be required to nimbly&lt;br/&gt;adapt to severely constrained power allocations when power is diverted&lt;br/&gt;to accelerators, and vice versa.  In addition, energy-aware scheduling&lt;br/&gt;of threads to cores is becoming imperative as multicore architectures&lt;br/&gt;become more heterogeneous.  This research develops power gated&lt;br/&gt;multicore architectures and integrated scheduling and power allocation&lt;br/&gt;algorithms for maximizing throughput given varying and potentially&lt;br/&gt;stringent limits on allocated power.&lt;br/&gt;&lt;br/&gt;One facet of the research is the design, synthesis, and evaluation of&lt;br/&gt;power gated general-purpose and data-parallel accelerator&lt;br/&gt;microarchitectures comprised of deconfigurable lanes--horizontal&lt;br/&gt;slices through the pipeline--that permit dynamic tailoring of each&lt;br/&gt;core to the application.  The goal is to demonstrate tolerable&lt;br/&gt;performance and power-gating overheads yet flexibility in adapting to&lt;br/&gt;workload behaviors.  A second aspect of the work is a new optimization&lt;br/&gt;approach that efficiently finds a near-global-optimum configuration of&lt;br/&gt;lanes and thread-to-core assignment without requiring offline training&lt;br/&gt;or foreknowledge of the workload.  The approach combines reduced&lt;br/&gt;sampling techniques, adaptation of response surface models to online&lt;br/&gt;optimization, incorporation of limited online profiling information,&lt;br/&gt;and heuristic online search.  The research will improve the&lt;br/&gt;computational capability of future severely power-constrained devices;&lt;br/&gt;involve undergraduate, graduate, and/or postdoc women engineers; and&lt;br/&gt;be incorporated into computer architecture and heuristic optimization&lt;br/&gt;classes.</AbstractNarration>
<MinAmdLetterDate>08/07/2013</MinAmdLetterDate>
<MaxAmdLetterDate>05/22/2018</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>1320545</AwardID>
<Investigator>
<FirstName>Christine</FirstName>
<LastName>Shoemaker</LastName>
<EmailAddress>cas12@cornell.edu</EmailAddress>
<StartDate>08/07/2013</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>David</FirstName>
<LastName>Albonesi</LastName>
<EmailAddress>albonesi@csl.cornell.edu</EmailAddress>
<StartDate>08/07/2013</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Cornell University</Name>
<CityName>Ithaca</CityName>
<ZipCode>148502820</ZipCode>
<PhoneNumber>6072555014</PhoneNumber>
<StreetAddress>373 Pine Tree Road</StreetAddress>
<CountryName>United States</CountryName>
<StateName>New York</StateName>
<StateCode>NY</StateCode>
</Institution>
<ProgramElement>
<Code>7941</Code>
<Text>COMPUTER ARCHITECTURE</Text>
</ProgramElement>
<ProgramReference>
<Code>7923</Code>
<Text>SMALL PROJECT</Text>
</ProgramReference>
<ProgramReference>
<Code>7941</Code>
<Text>COMPUTER ARCHITECTURE</Text>
</ProgramReference>
</Award>
</rootTag>
