// Seed: 2937969611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  assign module_1.id_2 = 0;
  inout uwire id_2;
  output wire id_1;
  wire id_8;
  wor  id_9 = 1;
  parameter id_10 = 1;
  assign id_1 = {id_4{id_4}};
  assign id_2 = id_8 ? id_2 : 1;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  wire  id_7 = id_5;
  wire  id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_1,
      id_8,
      id_8,
      id_7
  );
  wire [1 : id_2] id_10;
endmodule
