<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="tzl1473708582320" xml:lang="en-us">
	<title class="- topic/title ">Memory attributes</title>
	<shortdesc class="- topic/shortdesc ">The memory region attributes specified in the TLB entry, or in the
		descriptor in case of translation table walk, determine if the access is:</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			
			
			
			
			<ul class="- topic/ul ">
				<li class="- topic/li ">Normal Memory or Device type.</li>
				<li class="- topic/li ">One of the four different <term keyref="device">device</term> memory types that are defined for Armv8: <dl class="- topic/dl " compact="yes">
					<dlentry class="- topic/dlentry ">
						<dt class="- topic/dt ">Device-nGnRnE</dt>
						<dd class="- topic/dd ">Device non-Gathering, non-Reordering, No Early <term keyref="write">Write</term> Acknowledgment.</dd>
					</dlentry>
					<dlentry class="- topic/dlentry ">
						<dt class="- topic/dt ">Device-nGnRE</dt>
						<dd class="- topic/dd ">Device non-Gathering, non-Reordering, Early  Acknowledgment.</dd>
					</dlentry>
					<dlentry class="- topic/dlentry ">
						<dt class="- topic/dt ">Device-nGRE</dt>
						<dd class="- topic/dd ">Device non-Gathering, Reordering, Early  Acknowledgment.</dd>
					</dlentry>
					<dlentry class="- topic/dlentry ">
						<dt class="- topic/dt ">Device-GRE</dt>
						<dd class="- topic/dd ">Device Gathering, Reordering, Early  Acknowledgment.</dd>
					</dlentry>
					</dl></li>
			</ul>
			
			<p class="- topic/p ">In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> <term keyref="core">core</term>, a page is <term keyref="cacheable">cacheable</term> only if the inner memory
				attribute and outer memory attribute are  Back. In all other cases, all pages
				are downgraded to Non- Normal memory.</p>
			<p class="- topic/p ">When the <term keyref="mmu">MMU</term> is disabled at stage 1 and stage 2, and SCTLR.I is set
				to 1, instruction prefetches are cached in the instruction cache but not in the
				unified cache. In all other cases, normal behavior on memory attribute applies.</p>
			<p class="- topic/p ">See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite> for more information on <term keyref="translationtable">translation table</term> formats. </p>
		</section>
		
	</refbody>
</reference>
