// Seed: 316293918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout supply0 id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = id_1 + -1;
  wire module_0;
  wire id_6;
  ;
  assign id_3 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input tri0 id_2
);
  parameter id_4 = 1;
  reg id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  always @(posedge id_0, id_2) begin : LABEL_0
    id_5 = #id_6 id_0;
  end
  wire id_7;
  assign id_7 = id_7;
endmodule
