Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 14 14:14:33 2018
| Host         : PONIAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file arty_ntp_client_timing_summary_routed.rpt -rpx arty_ntp_client_timing_summary_routed.rpx -warn_on_violation
| Design       : arty_ntp_client
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.461        0.000                      0                 4180        0.109        0.000                      0                 4180        3.000        0.000                       0                  1793  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk_wiz_0_i1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0       {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         
eth_rx_clk                 {0.000 20.000}     40.000          25.000          
eth_tx_clk                 {0.000 20.000}     40.000          25.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_i1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            37.478        0.000                      0                   52        0.230        0.000                      0                   52       19.500        0.000                       0                    30  
  clk_out2_clk_wiz_0             0.461        0.000                      0                 3034        0.109        0.000                      0                 3034        9.020        0.000                       0                  1554  
  clkfbout_clk_wiz_0                                                                                                                                                         8.751        0.000                       0                     2  
eth_rx_clk                      37.386        0.000                      0                   34        0.122        0.000                      0                   34       19.020        0.000                       0                    31  
eth_tx_clk                      18.741        0.000                      0                  187        0.126        0.000                      0                  187       19.020        0.000                       0                   141  
sys_clk_pin                      5.168        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       17.018        0.000                      0                    1        0.356        0.000                      0                    1  
eth_rx_clk          clk_out2_clk_wiz_0       15.834        0.000                      0                    1        0.253        0.000                      0                    1  
eth_tx_clk          clk_out2_clk_wiz_0       16.077        0.000                      0                    1        0.266        0.000                      0                    1  
sys_clk_pin         clk_out2_clk_wiz_0        1.612        0.000                      0                  813        0.264        0.000                      0                  813  
sys_clk_pin         eth_rx_clk                3.792        0.000                      0                    6        1.576        0.000                      0                    6  
clk_out1_clk_wiz_0  eth_tx_clk               37.373        0.000                      0                    1        0.258        0.000                      0                    1  
clk_out2_clk_wiz_0  eth_tx_clk               17.165        0.000                      0                   32        0.170        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0       17.578        0.000                      0                   39        0.399        0.000                      0                   39  
**async_default**   sys_clk_pin         clk_out2_clk_wiz_0        1.454        0.000                      0                  659        0.511        0.000                      0                  659  
**async_default**   eth_rx_clk          eth_rx_clk               38.226        0.000                      0                    1        0.494        0.000                      0                    1  
**async_default**   sys_clk_pin         eth_rx_clk                3.815        0.000                      0                   12        1.703        0.000                      0                   12  
**async_default**   sys_clk_pin         eth_tx_clk                3.663        0.000                      0                   42        1.406        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_i1/inst/clk_in1
  To Clock:  clk_wiz_0_i1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_i1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_i1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.478ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  not_simul.reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    not_simul.reset_counter_reg[16]_i_1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  not_simul.reset_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    not_simul.reset_counter_reg[20]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.468 r  not_simul.reset_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.468    not_simul.reset_counter_reg[24]_i_1_n_7
    SLICE_X28Y49         FDRE                                         r  not_simul.reset_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y49         FDRE                                         r  not_simul.reset_counter_reg[24]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 37.478    

Slack (MET) :             37.481ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  not_simul.reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    not_simul.reset_counter_reg[16]_i_1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  not_simul.reset_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.465    not_simul.reset_counter_reg[20]_i_1_n_6
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[21]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 37.481    

Slack (MET) :             37.502ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  not_simul.reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    not_simul.reset_counter_reg[16]_i_1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.444 r  not_simul.reset_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.444    not_simul.reset_counter_reg[20]_i_1_n_4
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[23]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 37.502    

Slack (MET) :             37.576ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  not_simul.reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    not_simul.reset_counter_reg[16]_i_1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  not_simul.reset_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.370    not_simul.reset_counter_reg[20]_i_1_n_5
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[22]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 37.576    

Slack (MET) :             37.592ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  not_simul.reset_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    not_simul.reset_counter_reg[16]_i_1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.354 r  not_simul.reset_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.354    not_simul.reset_counter_reg[20]_i_1_n_7
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[20]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 37.592    

Slack (MET) :             37.595ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.351 r  not_simul.reset_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.351    not_simul.reset_counter_reg[16]_i_1_n_6
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[17]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 37.595    

Slack (MET) :             37.616ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.330 r  not_simul.reset_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.330    not_simul.reset_counter_reg[16]_i_1_n_4
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[19]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.330    
  -------------------------------------------------------------------
                         slack                                 37.616    

Slack (MET) :             37.690ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.256 r  not_simul.reset_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.256    not_simul.reset_counter_reg[16]_i_1_n_5
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[18]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.256    
  -------------------------------------------------------------------
                         slack                                 37.690    

Slack (MET) :             37.706ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.681ns = ( 44.681 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  not_simul.reset_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    not_simul.reset_counter_reg[12]_i_1_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.240 r  not_simul.reset_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.240    not_simul.reset_counter_reg[16]_i_1_n_7
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.448    44.681    C
    SLICE_X28Y47         FDRE                                         r  not_simul.reset_counter_reg[16]/C
                         clock pessimism              0.301    44.982    
                         clock uncertainty           -0.098    44.884    
    SLICE_X28Y47         FDRE (Setup_fdre_C_D)        0.062    44.946    not_simul.reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         44.946    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                 37.706    

Slack (MET) :             37.708ns  (required time - arrival time)
  Source:                 not_simul.reset_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 44.680 - 40.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.566     5.006    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456     5.462 r  not_simul.reset_counter_reg[1]/Q
                         net (fo=1, routed)           0.539     6.001    not_simul.reset_counter_reg_n_0_[1]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.675 r  not_simul.reset_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.675    not_simul.reset_counter_reg[0]_i_2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.789 r  not_simul.reset_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    not_simul.reset_counter_reg[4]_i_1_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  not_simul.reset_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    not_simul.reset_counter_reg[8]_i_1_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.237 r  not_simul.reset_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.237    not_simul.reset_counter_reg[12]_i_1_n_6
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    41.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    43.141    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.232 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.447    44.680    C
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[13]/C
                         clock pessimism              0.301    44.981    
                         clock uncertainty           -0.098    44.883    
    SLICE_X28Y46         FDRE (Setup_fdre_C_D)        0.062    44.945    not_simul.reset_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.945    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 37.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.eth_rstn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.231%)  route 0.151ns (44.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.564     1.696    C
    SLICE_X28Y49         FDRE                                         r  not_simul.reset_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.837 r  not_simul.reset_counter_reg[24]/Q
                         net (fo=4, routed)           0.151     1.988    p_1_in
    SLICE_X29Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.033 r  not_simul.eth_rstn_i_1/O
                         net (fo=1, routed)           0.000     2.033    not_simul.eth_rstn_i_1_n_0
    SLICE_X29Y48         FDRE                                         r  not_simul.eth_rstn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.834     2.285    C
    SLICE_X29Y48         FDRE                                         r  not_simul.eth_rstn_reg/C
                         clock pessimism             -0.573     1.712    
    SLICE_X29Y48         FDRE (Hold_fdre_C_D)         0.091     1.803    not_simul.eth_rstn_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.564     1.696    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.837 r  not_simul.reset_counter_reg[22]/Q
                         net (fo=1, routed)           0.121     1.959    not_simul.reset_counter_reg_n_0_[22]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.070 r  not_simul.reset_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.070    not_simul.reset_counter_reg[20]_i_1_n_5
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.834     2.285    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[22]/C
                         clock pessimism             -0.589     1.696    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.105     1.801    not_simul.reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y45         FDRE                                         r  not_simul.reset_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[10]
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.069 r  not_simul.reset_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    not_simul.reset_counter_reg[8]_i_1_n_5
    SLICE_X28Y45         FDRE                                         r  not_simul.reset_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y45         FDRE                                         r  not_simul.reset_counter_reg[10]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[14]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.069 r  not_simul.reset_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    not_simul.reset_counter_reg[12]_i_1_n_5
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[14]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[2]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.069 r  not_simul.reset_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.069    not_simul.reset_counter_reg[0]_i_2_n_5
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[2]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y44         FDRE                                         r  not_simul.reset_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[6]
    SLICE_X28Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.069 r  not_simul.reset_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    not_simul.reset_counter_reg[4]_i_1_n_5
    SLICE_X28Y44         FDRE                                         r  not_simul.reset_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y44         FDRE                                         r  not_simul.reset_counter_reg[6]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y44         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.564     1.696    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.141     1.837 r  not_simul.reset_counter_reg[22]/Q
                         net (fo=1, routed)           0.121     1.959    not_simul.reset_counter_reg_n_0_[22]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.103 r  not_simul.reset_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.103    not_simul.reset_counter_reg[20]_i_1_n_4
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.834     2.285    C
    SLICE_X28Y48         FDRE                                         r  not_simul.reset_counter_reg[23]/C
                         clock pessimism             -0.589     1.696    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.105     1.801    not_simul.reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y45         FDRE                                         r  not_simul.reset_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[10]
    SLICE_X28Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.102 r  not_simul.reset_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.102    not_simul.reset_counter_reg[8]_i_1_n_4
    SLICE_X28Y45         FDRE                                         r  not_simul.reset_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y45         FDRE                                         r  not_simul.reset_counter_reg[11]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[14]
    SLICE_X28Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.102 r  not_simul.reset_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.102    not_simul.reset_counter_reg[12]_i_1_n_4
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y46         FDRE                                         r  not_simul.reset_counter_reg[15]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y46         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 not_simul.reset_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            not_simul.reset_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.563     1.695    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141     1.836 r  not_simul.reset_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.958    not_simul.reset_counter_reg_n_0_[2]
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.102 r  not_simul.reset_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.102    not_simul.reset_counter_reg[0]_i_2_n_4
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.833     2.284    C
    SLICE_X28Y43         FDRE                                         r  not_simul.reset_counter_reg[3]/C
                         clock pessimism             -0.589     1.695    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.105     1.800    not_simul.reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_wiz_0_i1/inst/clkout1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         40.000      38.526     OLOGIC_X0Y56    clock_fwd_ddr/C
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X29Y48    not_simul.eth_rstn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X29Y39    not_simul.phy_ready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y43    not_simul.reset_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y45    not_simul.reset_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y45    not_simul.reset_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y46    not_simul.reset_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X28Y46    not_simul.reset_counter_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X29Y48    not_simul.eth_rstn_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y47    not_simul.reset_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y47    not_simul.reset_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y47    not_simul.reset_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y47    not_simul.reset_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y48    not_simul.reset_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y48    not_simul.reset_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y48    not_simul.reset_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y48    not_simul.reset_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y49    not_simul.reset_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X29Y48    not_simul.eth_rstn_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X29Y48    not_simul.eth_rstn_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X29Y39    not_simul.phy_ready_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X29Y39    not_simul.phy_ready_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y43    not_simul.reset_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y43    not_simul.reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y45    not_simul.reset_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y45    not_simul.reset_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y45    not_simul.reset_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X28Y45    not_simul.reset_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/hour_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.384ns  (logic 10.139ns (52.307%)  route 9.245ns (47.693%))
  Logic Levels:           30  (CARRY4=19 LUT2=2 LUT3=3 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 24.673 - 20.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.545     4.985    main_clock_i1/clk_out2
    SLICE_X37Y25         FDRE                                         r  main_clock_i1/unix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.441 r  main_clock_i1/unix_reg[6]/Q
                         net (fo=47, routed)          1.329     6.770    main_clock_i1/unix[6]
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  main_clock_i1/hour[0]_i_256/O
                         net (fo=1, routed)           0.000     6.894    main_clock_i1/hour[0]_i_256_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.295 r  main_clock_i1/hour_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     7.295    main_clock_i1/hour_reg[0]_i_237_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  main_clock_i1/hour_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.727     8.356    main_clock_i1/hour_reg[0]_i_214_n_6
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329     8.685 r  main_clock_i1/hour[0]_i_184/O
                         net (fo=2, routed)           0.666     9.351    main_clock_i1/hour[0]_i_184_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.677 r  main_clock_i1/hour[0]_i_188/O
                         net (fo=1, routed)           0.000     9.677    main_clock_i1/hour[0]_i_188_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.227 r  main_clock_i1/hour_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.227    main_clock_i1/hour_reg[0]_i_154_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  main_clock_i1/hour_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.341    main_clock_i1/hour_reg[0]_i_111_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  main_clock_i1/hour_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.455    main_clock_i1/hour_reg[0]_i_81_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  main_clock_i1/hour_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.569    main_clock_i1/hour_reg[0]_i_47_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  main_clock_i1/hour_reg[0]_i_46/O[0]
                         net (fo=10, routed)          0.989    11.780    main_clock_i1_n_83
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.299    12.079 r  hour[0]_i_66/O
                         net (fo=1, routed)           0.484    12.563    hour[0]_i_66_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.948 r  hour_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.948    hour_reg[0]_i_44_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  hour_reg[0]_i_72/O[0]
                         net (fo=1, routed)           0.492    13.663    hour_reg[0]_i_72_n_7
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.299    13.962 r  hour[0]_i_49/O
                         net (fo=1, routed)           0.000    13.962    hour[0]_i_49_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.210 r  hour_reg[0]_i_30/O[2]
                         net (fo=1, routed)           0.424    14.633    main_clock_i1/unix_reg[20]_2[2]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.935 r  main_clock_i1/hour[0]_i_25/O
                         net (fo=1, routed)           0.000    14.935    main_clock_i1/hour[0]_i_25_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.311 r  main_clock_i1/hour_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.311    main_clock_i1/hour_reg[0]_i_11_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.530 r  main_clock_i1/hour_reg[0]_i_3/O[0]
                         net (fo=7, routed)           0.546    16.076    main_clock_i1_n_106
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865    16.941 r  hour_reg[0]_i_4/CO[2]
                         net (fo=50, routed)          0.910    17.851    hour_reg[0]_i_4_n_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.313    18.164 r  hour[4]_i_18/O
                         net (fo=1, routed)           0.000    18.164    main_clock_i1/unix_reg[15]_0[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.714 r  main_clock_i1/hour_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.714    main_clock_i1/hour_reg[4]_i_3_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.048 r  main_clock_i1/hour_reg[4]_i_2/O[1]
                         net (fo=14, routed)          0.814    19.862    main_clock_i1_n_109
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.303    20.165 r  hour[0]_i_23/O
                         net (fo=1, routed)           0.000    20.165    hour[0]_i_23_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  hour_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.715    hour_reg[0]_i_6_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.049 r  hour_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.609    21.658    hour_reg[0]_i_2_n_6
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.303    21.961 r  hour[0]_i_35/O
                         net (fo=1, routed)           0.474    22.435    hour[0]_i_35_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.820 r  hour_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.820    hour_reg[0]_i_17_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.091 r  hour_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.328    23.419    main_clock_i1/unix_reg[15]_2[0]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.373    23.792 r  main_clock_i1/hour[5]_i_2/O
                         net (fo=5, routed)           0.453    24.245    main_clock_i1/hour[5]_i_2_n_0
    SLICE_X33Y36         LUT4 (Prop_lut4_I0_O)        0.124    24.369 r  main_clock_i1/hour[5]_i_1/O
                         net (fo=1, routed)           0.000    24.369    main_clock_i1/C[5]
    SLICE_X33Y36         FDRE                                         r  main_clock_i1/hour_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440    24.673    main_clock_i1/clk_out2
    SLICE_X33Y36         FDRE                                         r  main_clock_i1/hour_reg[5]/C
                         clock pessimism              0.215    24.888    
                         clock uncertainty           -0.087    24.801    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.029    24.830    main_clock_i1/hour_reg[5]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                         -24.369    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/hour_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.378ns  (logic 10.139ns (52.322%)  route 9.239ns (47.678%))
  Logic Levels:           30  (CARRY4=19 LUT2=2 LUT3=3 LUT4=3 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 24.673 - 20.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.545     4.985    main_clock_i1/clk_out2
    SLICE_X37Y25         FDRE                                         r  main_clock_i1/unix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.441 r  main_clock_i1/unix_reg[6]/Q
                         net (fo=47, routed)          1.329     6.770    main_clock_i1/unix[6]
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  main_clock_i1/hour[0]_i_256/O
                         net (fo=1, routed)           0.000     6.894    main_clock_i1/hour[0]_i_256_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.295 r  main_clock_i1/hour_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     7.295    main_clock_i1/hour_reg[0]_i_237_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  main_clock_i1/hour_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.727     8.356    main_clock_i1/hour_reg[0]_i_214_n_6
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329     8.685 r  main_clock_i1/hour[0]_i_184/O
                         net (fo=2, routed)           0.666     9.351    main_clock_i1/hour[0]_i_184_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.677 r  main_clock_i1/hour[0]_i_188/O
                         net (fo=1, routed)           0.000     9.677    main_clock_i1/hour[0]_i_188_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.227 r  main_clock_i1/hour_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.227    main_clock_i1/hour_reg[0]_i_154_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  main_clock_i1/hour_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.341    main_clock_i1/hour_reg[0]_i_111_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  main_clock_i1/hour_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.455    main_clock_i1/hour_reg[0]_i_81_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  main_clock_i1/hour_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.569    main_clock_i1/hour_reg[0]_i_47_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  main_clock_i1/hour_reg[0]_i_46/O[0]
                         net (fo=10, routed)          0.989    11.780    main_clock_i1_n_83
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.299    12.079 r  hour[0]_i_66/O
                         net (fo=1, routed)           0.484    12.563    hour[0]_i_66_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.948 r  hour_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.948    hour_reg[0]_i_44_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  hour_reg[0]_i_72/O[0]
                         net (fo=1, routed)           0.492    13.663    hour_reg[0]_i_72_n_7
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.299    13.962 r  hour[0]_i_49/O
                         net (fo=1, routed)           0.000    13.962    hour[0]_i_49_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.210 r  hour_reg[0]_i_30/O[2]
                         net (fo=1, routed)           0.424    14.633    main_clock_i1/unix_reg[20]_2[2]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.935 r  main_clock_i1/hour[0]_i_25/O
                         net (fo=1, routed)           0.000    14.935    main_clock_i1/hour[0]_i_25_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.311 r  main_clock_i1/hour_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.311    main_clock_i1/hour_reg[0]_i_11_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.530 r  main_clock_i1/hour_reg[0]_i_3/O[0]
                         net (fo=7, routed)           0.546    16.076    main_clock_i1_n_106
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865    16.941 r  hour_reg[0]_i_4/CO[2]
                         net (fo=50, routed)          0.910    17.851    hour_reg[0]_i_4_n_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.313    18.164 r  hour[4]_i_18/O
                         net (fo=1, routed)           0.000    18.164    main_clock_i1/unix_reg[15]_0[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.714 r  main_clock_i1/hour_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.714    main_clock_i1/hour_reg[4]_i_3_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.048 r  main_clock_i1/hour_reg[4]_i_2/O[1]
                         net (fo=14, routed)          0.814    19.862    main_clock_i1_n_109
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.303    20.165 r  hour[0]_i_23/O
                         net (fo=1, routed)           0.000    20.165    hour[0]_i_23_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  hour_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.715    hour_reg[0]_i_6_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.049 r  hour_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.609    21.658    hour_reg[0]_i_2_n_6
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.303    21.961 r  hour[0]_i_35/O
                         net (fo=1, routed)           0.474    22.435    hour[0]_i_35_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.820 r  hour_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.820    hour_reg[0]_i_17_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.091 r  hour_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.328    23.419    main_clock_i1/unix_reg[15]_2[0]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.373    23.792 r  main_clock_i1/hour[5]_i_2/O
                         net (fo=5, routed)           0.448    24.239    main_clock_i1/hour[5]_i_2_n_0
    SLICE_X33Y35         LUT4 (Prop_lut4_I0_O)        0.124    24.363 r  main_clock_i1/hour[2]_i_1/O
                         net (fo=1, routed)           0.000    24.363    main_clock_i1/C[2]
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440    24.673    main_clock_i1/clk_out2
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[2]/C
                         clock pessimism              0.215    24.888    
                         clock uncertainty           -0.087    24.801    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.031    24.832    main_clock_i1/hour_reg[2]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -24.363    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/hour_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.374ns  (logic 10.139ns (52.332%)  route 9.235ns (47.668%))
  Logic Levels:           30  (CARRY4=19 LUT2=2 LUT3=4 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 24.673 - 20.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.545     4.985    main_clock_i1/clk_out2
    SLICE_X37Y25         FDRE                                         r  main_clock_i1/unix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.441 r  main_clock_i1/unix_reg[6]/Q
                         net (fo=47, routed)          1.329     6.770    main_clock_i1/unix[6]
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  main_clock_i1/hour[0]_i_256/O
                         net (fo=1, routed)           0.000     6.894    main_clock_i1/hour[0]_i_256_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.295 r  main_clock_i1/hour_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     7.295    main_clock_i1/hour_reg[0]_i_237_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  main_clock_i1/hour_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.727     8.356    main_clock_i1/hour_reg[0]_i_214_n_6
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329     8.685 r  main_clock_i1/hour[0]_i_184/O
                         net (fo=2, routed)           0.666     9.351    main_clock_i1/hour[0]_i_184_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.677 r  main_clock_i1/hour[0]_i_188/O
                         net (fo=1, routed)           0.000     9.677    main_clock_i1/hour[0]_i_188_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.227 r  main_clock_i1/hour_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.227    main_clock_i1/hour_reg[0]_i_154_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  main_clock_i1/hour_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.341    main_clock_i1/hour_reg[0]_i_111_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  main_clock_i1/hour_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.455    main_clock_i1/hour_reg[0]_i_81_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  main_clock_i1/hour_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.569    main_clock_i1/hour_reg[0]_i_47_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  main_clock_i1/hour_reg[0]_i_46/O[0]
                         net (fo=10, routed)          0.989    11.780    main_clock_i1_n_83
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.299    12.079 r  hour[0]_i_66/O
                         net (fo=1, routed)           0.484    12.563    hour[0]_i_66_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.948 r  hour_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.948    hour_reg[0]_i_44_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  hour_reg[0]_i_72/O[0]
                         net (fo=1, routed)           0.492    13.663    hour_reg[0]_i_72_n_7
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.299    13.962 r  hour[0]_i_49/O
                         net (fo=1, routed)           0.000    13.962    hour[0]_i_49_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.210 r  hour_reg[0]_i_30/O[2]
                         net (fo=1, routed)           0.424    14.633    main_clock_i1/unix_reg[20]_2[2]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.935 r  main_clock_i1/hour[0]_i_25/O
                         net (fo=1, routed)           0.000    14.935    main_clock_i1/hour[0]_i_25_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.311 r  main_clock_i1/hour_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.311    main_clock_i1/hour_reg[0]_i_11_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.530 r  main_clock_i1/hour_reg[0]_i_3/O[0]
                         net (fo=7, routed)           0.546    16.076    main_clock_i1_n_106
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865    16.941 r  hour_reg[0]_i_4/CO[2]
                         net (fo=50, routed)          0.910    17.851    hour_reg[0]_i_4_n_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.313    18.164 r  hour[4]_i_18/O
                         net (fo=1, routed)           0.000    18.164    main_clock_i1/unix_reg[15]_0[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.714 r  main_clock_i1/hour_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.714    main_clock_i1/hour_reg[4]_i_3_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.048 r  main_clock_i1/hour_reg[4]_i_2/O[1]
                         net (fo=14, routed)          0.814    19.862    main_clock_i1_n_109
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.303    20.165 r  hour[0]_i_23/O
                         net (fo=1, routed)           0.000    20.165    hour[0]_i_23_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  hour_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.715    hour_reg[0]_i_6_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.049 r  hour_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.609    21.658    hour_reg[0]_i_2_n_6
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.303    21.961 r  hour[0]_i_35/O
                         net (fo=1, routed)           0.474    22.435    hour[0]_i_35_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.820 r  hour_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.820    hour_reg[0]_i_17_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.091 r  hour_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.328    23.419    main_clock_i1/unix_reg[15]_2[0]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.373    23.792 r  main_clock_i1/hour[5]_i_2/O
                         net (fo=5, routed)           0.444    24.235    main_clock_i1/hour[5]_i_2_n_0
    SLICE_X33Y35         LUT3 (Prop_lut3_I0_O)        0.124    24.359 r  main_clock_i1/hour[1]_i_1/O
                         net (fo=1, routed)           0.000    24.359    main_clock_i1/C[1]
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440    24.673    main_clock_i1/clk_out2
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[1]/C
                         clock pessimism              0.215    24.888    
                         clock uncertainty           -0.087    24.801    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.029    24.830    main_clock_i1/hour_reg[1]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                         -24.359    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/hour_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.352ns  (logic 10.139ns (52.393%)  route 9.213ns (47.607%))
  Logic Levels:           30  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 24.673 - 20.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.545     4.985    main_clock_i1/clk_out2
    SLICE_X37Y25         FDRE                                         r  main_clock_i1/unix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.441 r  main_clock_i1/unix_reg[6]/Q
                         net (fo=47, routed)          1.329     6.770    main_clock_i1/unix[6]
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  main_clock_i1/hour[0]_i_256/O
                         net (fo=1, routed)           0.000     6.894    main_clock_i1/hour[0]_i_256_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.295 r  main_clock_i1/hour_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     7.295    main_clock_i1/hour_reg[0]_i_237_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  main_clock_i1/hour_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.727     8.356    main_clock_i1/hour_reg[0]_i_214_n_6
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329     8.685 r  main_clock_i1/hour[0]_i_184/O
                         net (fo=2, routed)           0.666     9.351    main_clock_i1/hour[0]_i_184_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.677 r  main_clock_i1/hour[0]_i_188/O
                         net (fo=1, routed)           0.000     9.677    main_clock_i1/hour[0]_i_188_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.227 r  main_clock_i1/hour_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.227    main_clock_i1/hour_reg[0]_i_154_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  main_clock_i1/hour_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.341    main_clock_i1/hour_reg[0]_i_111_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  main_clock_i1/hour_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.455    main_clock_i1/hour_reg[0]_i_81_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  main_clock_i1/hour_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.569    main_clock_i1/hour_reg[0]_i_47_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  main_clock_i1/hour_reg[0]_i_46/O[0]
                         net (fo=10, routed)          0.989    11.780    main_clock_i1_n_83
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.299    12.079 r  hour[0]_i_66/O
                         net (fo=1, routed)           0.484    12.563    hour[0]_i_66_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.948 r  hour_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.948    hour_reg[0]_i_44_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  hour_reg[0]_i_72/O[0]
                         net (fo=1, routed)           0.492    13.663    hour_reg[0]_i_72_n_7
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.299    13.962 r  hour[0]_i_49/O
                         net (fo=1, routed)           0.000    13.962    hour[0]_i_49_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.210 r  hour_reg[0]_i_30/O[2]
                         net (fo=1, routed)           0.424    14.633    main_clock_i1/unix_reg[20]_2[2]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.935 r  main_clock_i1/hour[0]_i_25/O
                         net (fo=1, routed)           0.000    14.935    main_clock_i1/hour[0]_i_25_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.311 r  main_clock_i1/hour_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.311    main_clock_i1/hour_reg[0]_i_11_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.530 r  main_clock_i1/hour_reg[0]_i_3/O[0]
                         net (fo=7, routed)           0.546    16.076    main_clock_i1_n_106
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865    16.941 r  hour_reg[0]_i_4/CO[2]
                         net (fo=50, routed)          0.910    17.851    hour_reg[0]_i_4_n_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.313    18.164 r  hour[4]_i_18/O
                         net (fo=1, routed)           0.000    18.164    main_clock_i1/unix_reg[15]_0[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.714 r  main_clock_i1/hour_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.714    main_clock_i1/hour_reg[4]_i_3_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.048 r  main_clock_i1/hour_reg[4]_i_2/O[1]
                         net (fo=14, routed)          0.814    19.862    main_clock_i1_n_109
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.303    20.165 r  hour[0]_i_23/O
                         net (fo=1, routed)           0.000    20.165    hour[0]_i_23_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  hour_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.715    hour_reg[0]_i_6_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.049 r  hour_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.609    21.658    hour_reg[0]_i_2_n_6
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.303    21.961 r  hour[0]_i_35/O
                         net (fo=1, routed)           0.474    22.435    hour[0]_i_35_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.820 r  hour_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.820    hour_reg[0]_i_17_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.091 r  hour_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.328    23.419    main_clock_i1/unix_reg[15]_2[0]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.373    23.792 r  main_clock_i1/hour[5]_i_2/O
                         net (fo=5, routed)           0.421    24.213    main_clock_i1/hour[5]_i_2_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I0_O)        0.124    24.337 r  main_clock_i1/hour[4]_i_1/O
                         net (fo=1, routed)           0.000    24.337    main_clock_i1/C[4]
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440    24.673    main_clock_i1/clk_out2
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[4]/C
                         clock pessimism              0.215    24.888    
                         clock uncertainty           -0.087    24.801    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.031    24.832    main_clock_i1/hour_reg[4]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -24.337    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/hour_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.373ns  (logic 10.134ns (52.309%)  route 9.239ns (47.691%))
  Logic Levels:           30  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 24.673 - 20.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.545     4.985    main_clock_i1/clk_out2
    SLICE_X37Y25         FDRE                                         r  main_clock_i1/unix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.441 r  main_clock_i1/unix_reg[6]/Q
                         net (fo=47, routed)          1.329     6.770    main_clock_i1/unix[6]
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  main_clock_i1/hour[0]_i_256/O
                         net (fo=1, routed)           0.000     6.894    main_clock_i1/hour[0]_i_256_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.295 r  main_clock_i1/hour_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     7.295    main_clock_i1/hour_reg[0]_i_237_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  main_clock_i1/hour_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.727     8.356    main_clock_i1/hour_reg[0]_i_214_n_6
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329     8.685 r  main_clock_i1/hour[0]_i_184/O
                         net (fo=2, routed)           0.666     9.351    main_clock_i1/hour[0]_i_184_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.677 r  main_clock_i1/hour[0]_i_188/O
                         net (fo=1, routed)           0.000     9.677    main_clock_i1/hour[0]_i_188_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.227 r  main_clock_i1/hour_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.227    main_clock_i1/hour_reg[0]_i_154_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  main_clock_i1/hour_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.341    main_clock_i1/hour_reg[0]_i_111_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  main_clock_i1/hour_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.455    main_clock_i1/hour_reg[0]_i_81_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  main_clock_i1/hour_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.569    main_clock_i1/hour_reg[0]_i_47_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  main_clock_i1/hour_reg[0]_i_46/O[0]
                         net (fo=10, routed)          0.989    11.780    main_clock_i1_n_83
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.299    12.079 r  hour[0]_i_66/O
                         net (fo=1, routed)           0.484    12.563    hour[0]_i_66_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.948 r  hour_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.948    hour_reg[0]_i_44_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  hour_reg[0]_i_72/O[0]
                         net (fo=1, routed)           0.492    13.663    hour_reg[0]_i_72_n_7
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.299    13.962 r  hour[0]_i_49/O
                         net (fo=1, routed)           0.000    13.962    hour[0]_i_49_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.210 r  hour_reg[0]_i_30/O[2]
                         net (fo=1, routed)           0.424    14.633    main_clock_i1/unix_reg[20]_2[2]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.935 r  main_clock_i1/hour[0]_i_25/O
                         net (fo=1, routed)           0.000    14.935    main_clock_i1/hour[0]_i_25_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.311 r  main_clock_i1/hour_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.311    main_clock_i1/hour_reg[0]_i_11_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.530 r  main_clock_i1/hour_reg[0]_i_3/O[0]
                         net (fo=7, routed)           0.546    16.076    main_clock_i1_n_106
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865    16.941 r  hour_reg[0]_i_4/CO[2]
                         net (fo=50, routed)          0.910    17.851    hour_reg[0]_i_4_n_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.313    18.164 r  hour[4]_i_18/O
                         net (fo=1, routed)           0.000    18.164    main_clock_i1/unix_reg[15]_0[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.714 r  main_clock_i1/hour_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.714    main_clock_i1/hour_reg[4]_i_3_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.048 r  main_clock_i1/hour_reg[4]_i_2/O[1]
                         net (fo=14, routed)          0.814    19.862    main_clock_i1_n_109
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.303    20.165 r  hour[0]_i_23/O
                         net (fo=1, routed)           0.000    20.165    hour[0]_i_23_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  hour_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.715    hour_reg[0]_i_6_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.049 r  hour_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.609    21.658    hour_reg[0]_i_2_n_6
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.303    21.961 r  hour[0]_i_35/O
                         net (fo=1, routed)           0.474    22.435    hour[0]_i_35_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.820 r  hour_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.820    hour_reg[0]_i_17_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.091 r  hour_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.328    23.419    main_clock_i1/unix_reg[15]_2[0]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.373    23.792 r  main_clock_i1/hour[5]_i_2/O
                         net (fo=5, routed)           0.448    24.239    main_clock_i1/hour[5]_i_2_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I0_O)        0.119    24.358 r  main_clock_i1/hour[3]_i_1/O
                         net (fo=1, routed)           0.000    24.358    main_clock_i1/C[3]
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440    24.673    main_clock_i1/clk_out2
    SLICE_X33Y35         FDRE                                         r  main_clock_i1/hour_reg[3]/C
                         clock pessimism              0.215    24.888    
                         clock uncertainty           -0.087    24.801    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.075    24.876    main_clock_i1/hour_reg[3]
  -------------------------------------------------------------------
                         required time                         24.876    
                         arrival time                         -24.358    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/hour_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.787ns  (logic 10.015ns (53.307%)  route 8.772ns (46.693%))
  Logic Levels:           29  (CARRY4=19 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.673ns = ( 24.673 - 20.000 ) 
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.545     4.985    main_clock_i1/clk_out2
    SLICE_X37Y25         FDRE                                         r  main_clock_i1/unix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.441 r  main_clock_i1/unix_reg[6]/Q
                         net (fo=47, routed)          1.329     6.770    main_clock_i1/unix[6]
    SLICE_X33Y27         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  main_clock_i1/hour[0]_i_256/O
                         net (fo=1, routed)           0.000     6.894    main_clock_i1/hour[0]_i_256_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.295 r  main_clock_i1/hour_reg[0]_i_237/CO[3]
                         net (fo=1, routed)           0.000     7.295    main_clock_i1/hour_reg[0]_i_237_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.629 r  main_clock_i1/hour_reg[0]_i_214/O[1]
                         net (fo=2, routed)           0.727     8.356    main_clock_i1/hour_reg[0]_i_214_n_6
    SLICE_X35Y28         LUT3 (Prop_lut3_I0_O)        0.329     8.685 r  main_clock_i1/hour[0]_i_184/O
                         net (fo=2, routed)           0.666     9.351    main_clock_i1/hour[0]_i_184_n_0
    SLICE_X35Y28         LUT4 (Prop_lut4_I3_O)        0.326     9.677 r  main_clock_i1/hour[0]_i_188/O
                         net (fo=1, routed)           0.000     9.677    main_clock_i1/hour[0]_i_188_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.227 r  main_clock_i1/hour_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000    10.227    main_clock_i1/hour_reg[0]_i_154_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.341 r  main_clock_i1/hour_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000    10.341    main_clock_i1/hour_reg[0]_i_111_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.455 r  main_clock_i1/hour_reg[0]_i_81/CO[3]
                         net (fo=1, routed)           0.000    10.455    main_clock_i1/hour_reg[0]_i_81_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.569 r  main_clock_i1/hour_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.569    main_clock_i1/hour_reg[0]_i_47_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.791 r  main_clock_i1/hour_reg[0]_i_46/O[0]
                         net (fo=10, routed)          0.989    11.780    main_clock_i1_n_83
    SLICE_X33Y36         LUT3 (Prop_lut3_I1_O)        0.299    12.079 r  hour[0]_i_66/O
                         net (fo=1, routed)           0.484    12.563    hour[0]_i_66_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.948 r  hour_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.948    hour_reg[0]_i_44_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.170 r  hour_reg[0]_i_72/O[0]
                         net (fo=1, routed)           0.492    13.663    hour_reg[0]_i_72_n_7
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.299    13.962 r  hour[0]_i_49/O
                         net (fo=1, routed)           0.000    13.962    hour[0]_i_49_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.210 r  hour_reg[0]_i_30/O[2]
                         net (fo=1, routed)           0.424    14.633    main_clock_i1/unix_reg[20]_2[2]
    SLICE_X30Y34         LUT2 (Prop_lut2_I1_O)        0.302    14.935 r  main_clock_i1/hour[0]_i_25/O
                         net (fo=1, routed)           0.000    14.935    main_clock_i1/hour[0]_i_25_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.311 r  main_clock_i1/hour_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.311    main_clock_i1/hour_reg[0]_i_11_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.530 r  main_clock_i1/hour_reg[0]_i_3/O[0]
                         net (fo=7, routed)           0.546    16.076    main_clock_i1_n_106
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.865    16.941 r  hour_reg[0]_i_4/CO[2]
                         net (fo=50, routed)          0.910    17.851    hour_reg[0]_i_4_n_1
    SLICE_X28Y32         LUT5 (Prop_lut5_I3_O)        0.313    18.164 r  hour[4]_i_18/O
                         net (fo=1, routed)           0.000    18.164    main_clock_i1/unix_reg[15]_0[1]
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.714 r  main_clock_i1/hour_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.714    main_clock_i1/hour_reg[4]_i_3_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.048 r  main_clock_i1/hour_reg[4]_i_2/O[1]
                         net (fo=14, routed)          0.814    19.862    main_clock_i1_n_109
    SLICE_X29Y31         LUT3 (Prop_lut3_I0_O)        0.303    20.165 r  hour[0]_i_23/O
                         net (fo=1, routed)           0.000    20.165    hour[0]_i_23_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.715 r  hour_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.715    hour_reg[0]_i_6_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.049 r  hour_reg[0]_i_2/O[1]
                         net (fo=3, routed)           0.609    21.658    hour_reg[0]_i_2_n_6
    SLICE_X30Y30         LUT4 (Prop_lut4_I0_O)        0.303    21.961 r  hour[0]_i_35/O
                         net (fo=1, routed)           0.474    22.435    hour[0]_i_35_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    22.820 r  hour_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    22.820    hour_reg[0]_i_17_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    23.091 r  hour_reg[0]_i_5/CO[0]
                         net (fo=2, routed)           0.309    23.399    main_clock_i1/unix_reg[15]_2[0]
    SLICE_X31Y35         LUT6 (Prop_lut6_I4_O)        0.373    23.772 r  main_clock_i1/hour[0]_i_1/O
                         net (fo=1, routed)           0.000    23.772    main_clock_i1/hour[0]_i_1_n_0
    SLICE_X31Y35         FDRE                                         r  main_clock_i1/hour_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.440    24.673    main_clock_i1/clk_out2
    SLICE_X31Y35         FDRE                                         r  main_clock_i1/hour_reg[0]/C
                         clock pessimism              0.215    24.888    
                         clock uncertainty           -0.087    24.801    
    SLICE_X31Y35         FDRE (Setup_fdre_C_D)        0.031    24.832    main_clock_i1/hour_reg[0]
  -------------------------------------------------------------------
                         required time                         24.832    
                         arrival time                         -23.772    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/minute_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.394ns  (logic 9.678ns (52.616%)  route 8.716ns (47.384%))
  Logic Levels:           28  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 24.678 - 20.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.546     4.986    main_clock_i1/clk_out2
    SLICE_X34Y26         FDRE                                         r  main_clock_i1/unix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.504 r  main_clock_i1/unix_reg[1]/Q
                         net (fo=46, routed)          1.370     6.874    main_clock_i1/unix[1]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.152     7.026 r  main_clock_i1/minute[0]_i_304/O
                         net (fo=2, routed)           0.666     7.692    main_clock_i1/minute[0]_i_304_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.326     8.018 r  main_clock_i1/minute[0]_i_308/O
                         net (fo=1, routed)           0.000     8.018    main_clock_i1/minute[0]_i_308_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.568 r  main_clock_i1/minute_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000     8.568    main_clock_i1/minute_reg[0]_i_269_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  main_clock_i1/minute_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.682    main_clock_i1/minute_reg[0]_i_233_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.796 r  main_clock_i1/minute_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000     8.796    main_clock_i1/minute_reg[0]_i_196_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.130 r  main_clock_i1/minute_reg[0]_i_159/O[1]
                         net (fo=2, routed)           1.006    10.136    main_clock_i1_n_152
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.331    10.467 r  minute[0]_i_99/O
                         net (fo=2, routed)           0.484    10.951    minute[0]_i_99_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.326    11.277 r  minute[0]_i_103/O
                         net (fo=1, routed)           0.000    11.277    main_clock_i1/unix_reg[10]_1[1]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  main_clock_i1/minute_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.827    main_clock_i1/minute_reg[0]_i_79_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.140 r  main_clock_i1/minute_reg[0]_i_52/O[3]
                         net (fo=4, routed)           0.955    13.095    main_clock_i1_n_190
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.306    13.401 r  minute[0]_i_57/O
                         net (fo=1, routed)           0.000    13.401    minute[0]_i_57_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.981 r  minute_reg[0]_i_32/O[2]
                         net (fo=1, routed)           0.432    14.413    main_clock_i1/unix_reg[31]_2[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.302    14.715 r  main_clock_i1/minute[0]_i_11/O
                         net (fo=1, routed)           0.000    14.715    main_clock_i1/minute[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.091 r  main_clock_i1/minute_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.091    main_clock_i1/minute_reg[0]_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.310 f  main_clock_i1/minute_reg[0]_i_34/O[0]
                         net (fo=1, routed)           0.453    15.763    main_clock_i1_n_209
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.295    16.058 r  minute[0]_i_15/O
                         net (fo=1, routed)           0.000    16.058    minute[0]_i_15_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.422 r  minute_reg[0]_i_4/CO[0]
                         net (fo=40, routed)          0.934    17.356    minute_reg[0]_i_4_n_3
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.367    17.723 r  minute[4]_i_16/O
                         net (fo=1, routed)           0.000    17.723    main_clock_i1/unix_reg[11]_2[1]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.256 r  main_clock_i1/minute_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.256    main_clock_i1/minute_reg[4]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.579 f  main_clock_i1/minute_reg[4]_i_2/O[1]
                         net (fo=7, routed)           0.629    19.208    main_clock_i1_n_213
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.306    19.514 r  minute[0]_i_50/O
                         net (fo=1, routed)           0.000    19.514    minute[0]_i_50_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.912 r  minute_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.912    minute_reg[0]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.134 r  minute_reg[0]_i_7/O[0]
                         net (fo=3, routed)           0.735    20.869    minute_reg[0]_i_7_n_7
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.299    21.168 r  minute[0]_i_45/O
                         net (fo=1, routed)           0.000    21.168    minute[0]_i_45_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.718 r  minute_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.718    minute_reg[0]_i_18_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.875 r  minute_reg[0]_i_6/CO[1]
                         net (fo=2, routed)           0.424    22.299    main_clock_i1/unix_reg[11]_6[0]
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.329    22.628 r  main_clock_i1/minute[6]_i_2/O
                         net (fo=6, routed)           0.628    23.256    main_clock_i1/minute[6]_i_2_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.124    23.380 r  main_clock_i1/minute[2]_i_1/O
                         net (fo=1, routed)           0.000    23.380    main_clock_i1/minute[2]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445    24.678    main_clock_i1/clk_out2
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[2]/C
                         clock pessimism              0.215    24.893    
                         clock uncertainty           -0.087    24.806    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.081    24.887    main_clock_i1/minute_reg[2]
  -------------------------------------------------------------------
                         required time                         24.887    
                         arrival time                         -23.380    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/minute_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.386ns  (logic 9.678ns (52.637%)  route 8.708ns (47.363%))
  Logic Levels:           28  (CARRY4=16 LUT1=2 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 24.678 - 20.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.546     4.986    main_clock_i1/clk_out2
    SLICE_X34Y26         FDRE                                         r  main_clock_i1/unix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.504 r  main_clock_i1/unix_reg[1]/Q
                         net (fo=46, routed)          1.370     6.874    main_clock_i1/unix[1]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.152     7.026 r  main_clock_i1/minute[0]_i_304/O
                         net (fo=2, routed)           0.666     7.692    main_clock_i1/minute[0]_i_304_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.326     8.018 r  main_clock_i1/minute[0]_i_308/O
                         net (fo=1, routed)           0.000     8.018    main_clock_i1/minute[0]_i_308_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.568 r  main_clock_i1/minute_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000     8.568    main_clock_i1/minute_reg[0]_i_269_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  main_clock_i1/minute_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.682    main_clock_i1/minute_reg[0]_i_233_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.796 r  main_clock_i1/minute_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000     8.796    main_clock_i1/minute_reg[0]_i_196_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.130 r  main_clock_i1/minute_reg[0]_i_159/O[1]
                         net (fo=2, routed)           1.006    10.136    main_clock_i1_n_152
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.331    10.467 r  minute[0]_i_99/O
                         net (fo=2, routed)           0.484    10.951    minute[0]_i_99_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.326    11.277 r  minute[0]_i_103/O
                         net (fo=1, routed)           0.000    11.277    main_clock_i1/unix_reg[10]_1[1]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  main_clock_i1/minute_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.827    main_clock_i1/minute_reg[0]_i_79_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.140 r  main_clock_i1/minute_reg[0]_i_52/O[3]
                         net (fo=4, routed)           0.955    13.095    main_clock_i1_n_190
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.306    13.401 r  minute[0]_i_57/O
                         net (fo=1, routed)           0.000    13.401    minute[0]_i_57_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.981 r  minute_reg[0]_i_32/O[2]
                         net (fo=1, routed)           0.432    14.413    main_clock_i1/unix_reg[31]_2[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.302    14.715 r  main_clock_i1/minute[0]_i_11/O
                         net (fo=1, routed)           0.000    14.715    main_clock_i1/minute[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.091 r  main_clock_i1/minute_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.091    main_clock_i1/minute_reg[0]_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.310 f  main_clock_i1/minute_reg[0]_i_34/O[0]
                         net (fo=1, routed)           0.453    15.763    main_clock_i1_n_209
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.295    16.058 r  minute[0]_i_15/O
                         net (fo=1, routed)           0.000    16.058    minute[0]_i_15_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.422 r  minute_reg[0]_i_4/CO[0]
                         net (fo=40, routed)          0.934    17.356    minute_reg[0]_i_4_n_3
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.367    17.723 r  minute[4]_i_16/O
                         net (fo=1, routed)           0.000    17.723    main_clock_i1/unix_reg[11]_2[1]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.256 r  main_clock_i1/minute_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.256    main_clock_i1/minute_reg[4]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.579 f  main_clock_i1/minute_reg[4]_i_2/O[1]
                         net (fo=7, routed)           0.629    19.208    main_clock_i1_n_213
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.306    19.514 r  minute[0]_i_50/O
                         net (fo=1, routed)           0.000    19.514    minute[0]_i_50_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.912 r  minute_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.912    minute_reg[0]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.134 r  minute_reg[0]_i_7/O[0]
                         net (fo=3, routed)           0.735    20.869    minute_reg[0]_i_7_n_7
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.299    21.168 r  minute[0]_i_45/O
                         net (fo=1, routed)           0.000    21.168    minute[0]_i_45_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.718 r  minute_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.718    minute_reg[0]_i_18_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.875 r  minute_reg[0]_i_6/CO[1]
                         net (fo=2, routed)           0.424    22.299    main_clock_i1/unix_reg[11]_6[0]
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.329    22.628 r  main_clock_i1/minute[6]_i_2/O
                         net (fo=6, routed)           0.621    23.249    main_clock_i1/minute[6]_i_2_n_0
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.124    23.373 r  main_clock_i1/minute[5]_i_1/O
                         net (fo=1, routed)           0.000    23.373    main_clock_i1/minute[5]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445    24.678    main_clock_i1/clk_out2
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[5]/C
                         clock pessimism              0.215    24.893    
                         clock uncertainty           -0.087    24.806    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.079    24.885    main_clock_i1/minute_reg[5]
  -------------------------------------------------------------------
                         required time                         24.885    
                         arrival time                         -23.373    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/minute_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.415ns  (logic 9.707ns (52.711%)  route 8.708ns (47.289%))
  Logic Levels:           28  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 24.678 - 20.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.546     4.986    main_clock_i1/clk_out2
    SLICE_X34Y26         FDRE                                         r  main_clock_i1/unix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.504 r  main_clock_i1/unix_reg[1]/Q
                         net (fo=46, routed)          1.370     6.874    main_clock_i1/unix[1]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.152     7.026 r  main_clock_i1/minute[0]_i_304/O
                         net (fo=2, routed)           0.666     7.692    main_clock_i1/minute[0]_i_304_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.326     8.018 r  main_clock_i1/minute[0]_i_308/O
                         net (fo=1, routed)           0.000     8.018    main_clock_i1/minute[0]_i_308_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.568 r  main_clock_i1/minute_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000     8.568    main_clock_i1/minute_reg[0]_i_269_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  main_clock_i1/minute_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.682    main_clock_i1/minute_reg[0]_i_233_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.796 r  main_clock_i1/minute_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000     8.796    main_clock_i1/minute_reg[0]_i_196_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.130 r  main_clock_i1/minute_reg[0]_i_159/O[1]
                         net (fo=2, routed)           1.006    10.136    main_clock_i1_n_152
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.331    10.467 r  minute[0]_i_99/O
                         net (fo=2, routed)           0.484    10.951    minute[0]_i_99_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.326    11.277 r  minute[0]_i_103/O
                         net (fo=1, routed)           0.000    11.277    main_clock_i1/unix_reg[10]_1[1]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  main_clock_i1/minute_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.827    main_clock_i1/minute_reg[0]_i_79_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.140 r  main_clock_i1/minute_reg[0]_i_52/O[3]
                         net (fo=4, routed)           0.955    13.095    main_clock_i1_n_190
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.306    13.401 r  minute[0]_i_57/O
                         net (fo=1, routed)           0.000    13.401    minute[0]_i_57_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.981 r  minute_reg[0]_i_32/O[2]
                         net (fo=1, routed)           0.432    14.413    main_clock_i1/unix_reg[31]_2[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.302    14.715 r  main_clock_i1/minute[0]_i_11/O
                         net (fo=1, routed)           0.000    14.715    main_clock_i1/minute[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.091 r  main_clock_i1/minute_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.091    main_clock_i1/minute_reg[0]_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.310 f  main_clock_i1/minute_reg[0]_i_34/O[0]
                         net (fo=1, routed)           0.453    15.763    main_clock_i1_n_209
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.295    16.058 r  minute[0]_i_15/O
                         net (fo=1, routed)           0.000    16.058    minute[0]_i_15_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.422 r  minute_reg[0]_i_4/CO[0]
                         net (fo=40, routed)          0.934    17.356    minute_reg[0]_i_4_n_3
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.367    17.723 r  minute[4]_i_16/O
                         net (fo=1, routed)           0.000    17.723    main_clock_i1/unix_reg[11]_2[1]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.256 r  main_clock_i1/minute_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.256    main_clock_i1/minute_reg[4]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.579 f  main_clock_i1/minute_reg[4]_i_2/O[1]
                         net (fo=7, routed)           0.629    19.208    main_clock_i1_n_213
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.306    19.514 r  minute[0]_i_50/O
                         net (fo=1, routed)           0.000    19.514    minute[0]_i_50_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.912 r  minute_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.912    minute_reg[0]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.134 r  minute_reg[0]_i_7/O[0]
                         net (fo=3, routed)           0.735    20.869    minute_reg[0]_i_7_n_7
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.299    21.168 r  minute[0]_i_45/O
                         net (fo=1, routed)           0.000    21.168    minute[0]_i_45_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.718 r  minute_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.718    minute_reg[0]_i_18_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.875 r  minute_reg[0]_i_6/CO[1]
                         net (fo=2, routed)           0.424    22.299    main_clock_i1/unix_reg[11]_6[0]
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.329    22.628 r  main_clock_i1/minute[6]_i_2/O
                         net (fo=6, routed)           0.621    23.249    main_clock_i1/minute[6]_i_2_n_0
    SLICE_X42Y40         LUT4 (Prop_lut4_I0_O)        0.153    23.402 r  main_clock_i1/minute[6]_i_1/O
                         net (fo=1, routed)           0.000    23.402    main_clock_i1/minute[6]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445    24.678    main_clock_i1/clk_out2
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[6]/C
                         clock pessimism              0.215    24.893    
                         clock uncertainty           -0.087    24.806    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.118    24.924    main_clock_i1/minute_reg[6]
  -------------------------------------------------------------------
                         required time                         24.924    
                         arrival time                         -23.402    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 main_clock_i1/unix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/minute_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.387ns  (logic 9.671ns (52.598%)  route 8.716ns (47.402%))
  Logic Levels:           28  (CARRY4=16 LUT1=2 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 24.678 - 20.000 ) 
    Source Clock Delay      (SCD):    4.986ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.546     4.986    main_clock_i1/clk_out2
    SLICE_X34Y26         FDRE                                         r  main_clock_i1/unix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.504 r  main_clock_i1/unix_reg[1]/Q
                         net (fo=46, routed)          1.370     6.874    main_clock_i1/unix[1]
    SLICE_X41Y26         LUT3 (Prop_lut3_I0_O)        0.152     7.026 r  main_clock_i1/minute[0]_i_304/O
                         net (fo=2, routed)           0.666     7.692    main_clock_i1/minute[0]_i_304_n_0
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.326     8.018 r  main_clock_i1/minute[0]_i_308/O
                         net (fo=1, routed)           0.000     8.018    main_clock_i1/minute[0]_i_308_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.568 r  main_clock_i1/minute_reg[0]_i_269/CO[3]
                         net (fo=1, routed)           0.000     8.568    main_clock_i1/minute_reg[0]_i_269_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.682 r  main_clock_i1/minute_reg[0]_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.682    main_clock_i1/minute_reg[0]_i_233_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.796 r  main_clock_i1/minute_reg[0]_i_196/CO[3]
                         net (fo=1, routed)           0.000     8.796    main_clock_i1/minute_reg[0]_i_196_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.130 r  main_clock_i1/minute_reg[0]_i_159/O[1]
                         net (fo=2, routed)           1.006    10.136    main_clock_i1_n_152
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.331    10.467 r  minute[0]_i_99/O
                         net (fo=2, routed)           0.484    10.951    minute[0]_i_99_n_0
    SLICE_X40Y30         LUT4 (Prop_lut4_I3_O)        0.326    11.277 r  minute[0]_i_103/O
                         net (fo=1, routed)           0.000    11.277    main_clock_i1/unix_reg[10]_1[1]
    SLICE_X40Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  main_clock_i1/minute_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.827    main_clock_i1/minute_reg[0]_i_79_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.140 r  main_clock_i1/minute_reg[0]_i_52/O[3]
                         net (fo=4, routed)           0.955    13.095    main_clock_i1_n_190
    SLICE_X39Y34         LUT4 (Prop_lut4_I2_O)        0.306    13.401 r  minute[0]_i_57/O
                         net (fo=1, routed)           0.000    13.401    minute[0]_i_57_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.981 r  minute_reg[0]_i_32/O[2]
                         net (fo=1, routed)           0.432    14.413    main_clock_i1/unix_reg[31]_2[2]
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.302    14.715 r  main_clock_i1/minute[0]_i_11/O
                         net (fo=1, routed)           0.000    14.715    main_clock_i1/minute[0]_i_11_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.091 r  main_clock_i1/minute_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.091    main_clock_i1/minute_reg[0]_i_3_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.310 f  main_clock_i1/minute_reg[0]_i_34/O[0]
                         net (fo=1, routed)           0.453    15.763    main_clock_i1_n_209
    SLICE_X38Y39         LUT1 (Prop_lut1_I0_O)        0.295    16.058 r  minute[0]_i_15/O
                         net (fo=1, routed)           0.000    16.058    minute[0]_i_15_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    16.422 r  minute_reg[0]_i_4/CO[0]
                         net (fo=40, routed)          0.934    17.356    minute_reg[0]_i_4_n_3
    SLICE_X42Y37         LUT5 (Prop_lut5_I3_O)        0.367    17.723 r  minute[4]_i_16/O
                         net (fo=1, routed)           0.000    17.723    main_clock_i1/unix_reg[11]_2[1]
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.256 r  main_clock_i1/minute_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.256    main_clock_i1/minute_reg[4]_i_3_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.579 f  main_clock_i1/minute_reg[4]_i_2/O[1]
                         net (fo=7, routed)           0.629    19.208    main_clock_i1_n_213
    SLICE_X44Y36         LUT1 (Prop_lut1_I0_O)        0.306    19.514 r  minute[0]_i_50/O
                         net (fo=1, routed)           0.000    19.514    minute[0]_i_50_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.912 r  minute_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.912    minute_reg[0]_i_23_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.134 r  minute_reg[0]_i_7/O[0]
                         net (fo=3, routed)           0.735    20.869    minute_reg[0]_i_7_n_7
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.299    21.168 r  minute[0]_i_45/O
                         net (fo=1, routed)           0.000    21.168    minute[0]_i_45_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.718 r  minute_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.718    minute_reg[0]_i_18_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.875 r  minute_reg[0]_i_6/CO[1]
                         net (fo=2, routed)           0.424    22.299    main_clock_i1/unix_reg[11]_6[0]
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.329    22.628 r  main_clock_i1/minute[6]_i_2/O
                         net (fo=6, routed)           0.628    23.256    main_clock_i1/minute[6]_i_2_n_0
    SLICE_X42Y40         LUT5 (Prop_lut5_I0_O)        0.117    23.373 r  main_clock_i1/minute[3]_i_1/O
                         net (fo=1, routed)           0.000    23.373    main_clock_i1/minute[3]_i_1_n_0
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445    24.678    main_clock_i1/clk_out2
    SLICE_X42Y40         FDRE                                         r  main_clock_i1/minute_reg[3]/C
                         clock pessimism              0.215    24.893    
                         clock uncertainty           -0.087    24.806    
    SLICE_X42Y40         FDRE (Setup_fdre_C_D)        0.118    24.924    main_clock_i1/minute_reg[3]
  -------------------------------------------------------------------
                         required time                         24.924    
                         arrival time                         -23.373    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 main_clock_i1/timestamp_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/unix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.221%)  route 0.265ns (61.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.550     1.682    main_clock_i1/clk_out2
    SLICE_X38Y24         FDCE                                         r  main_clock_i1/timestamp_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.846 r  main_clock_i1/timestamp_reg[33]/Q
                         net (fo=2, routed)           0.265     2.111    main_clock_i1/D[1]
    SLICE_X34Y26         FDRE                                         r  main_clock_i1/unix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.816     2.267    main_clock_i1/clk_out2
    SLICE_X34Y26         FDRE                                         r  main_clock_i1/unix_reg[1]/C
                         clock pessimism             -0.324     1.943    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.059     2.002    main_clock_i1/unix_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     1.694    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y13         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.835 r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.891    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1
    SLICE_X51Y13         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.832     2.283    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y13         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                         clock pessimism             -0.589     1.694    
    SLICE_X51Y13         FDPE (Hold_fdpe_C_D)         0.075     1.769    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     1.690    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X53Y19         FDPE                                         r  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDPE (Prop_fdpe_C_Q)         0.141     1.831 r  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.887    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X53Y19         FDPE                                         r  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X53Y19         FDPE                                         r  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.588     1.690    
    SLICE_X53Y19         FDPE (Hold_fdpe_C_D)         0.075     1.765    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.565     1.697    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X51Y9          FDPE                                         r  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDPE (Prop_fdpe_C_Q)         0.141     1.838 r  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.894    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X51Y9          FDPE                                         r  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.836     2.287    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X51Y9          FDPE                                         r  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.590     1.697    
    SLICE_X51Y9          FDPE (Hold_fdpe_C_D)         0.075     1.772    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.556     1.688    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y27         FDPE                                         r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.829 r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.885    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X49Y27         FDPE                                         r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.823     2.274    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y27         FDPE                                         r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.586     1.688    
    SLICE_X49Y27         FDPE (Hold_fdpe_C_D)         0.075     1.763    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 arp_decoder_i1/M_AXIS_TDATA_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.098%)  route 0.327ns (69.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.588     1.720    arp_decoder_i1/clk_out2
    SLICE_X58Y17         FDCE                                         r  arp_decoder_i1/M_AXIS_TDATA_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.861 r  arp_decoder_i1/M_AXIS_TDATA_o_reg[1]/Q
                         net (fo=2, routed)           0.327     2.189    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[1]
    RAMB18_X2Y6          FIFO18E1                                     r  uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.872     2.323    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X2Y6          FIFO18E1                                     r  uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.553     1.771    
    RAMB18_X2Y6          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     2.067    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 uartdump_i2/UART_TX_i1/r_TX_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i2/ST_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     1.690    uartdump_i2/UART_TX_i1/clk_out2
    SLICE_X47Y17         FDRE                                         r  uartdump_i2/UART_TX_i1/r_TX_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.831 f  uartdump_i2/UART_TX_i1/r_TX_Done_reg/Q
                         net (fo=4, routed)           0.076     1.907    uartdump_i2/UART_TX_i1/TX_Done
    SLICE_X46Y17         LUT4 (Prop_lut4_I0_O)        0.045     1.952 r  uartdump_i2/UART_TX_i1/ST[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.952    uartdump_i2/UART_TX_i1_n_2
    SLICE_X46Y17         FDCE                                         r  uartdump_i2/ST_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     2.277    uartdump_i2/clk_out2
    SLICE_X46Y17         FDCE                                         r  uartdump_i2/ST_reg[0]/C
                         clock pessimism             -0.574     1.703    
    SLICE_X46Y17         FDCE (Hold_fdce_C_D)         0.121     1.824    uartdump_i2/ST_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 main_clock_i1/timestamp_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            main_clock_i1/unix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.636%)  route 0.296ns (64.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.550     1.682    main_clock_i1/clk_out2
    SLICE_X38Y24         FDCE                                         r  main_clock_i1/timestamp_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.164     1.846 r  main_clock_i1/timestamp_reg[34]/Q
                         net (fo=2, routed)           0.296     2.142    main_clock_i1/D[2]
    SLICE_X32Y26         FDRE                                         r  main_clock_i1/unix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.817     2.268    main_clock_i1/clk_out2
    SLICE_X32Y26         FDRE                                         r  main_clock_i1/unix_reg[2]/C
                         clock pessimism             -0.324     1.944    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.070     2.014    main_clock_i1/unix_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 packet_decoder_i1/arp_d_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.857%)  route 0.351ns (68.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     1.694    packet_decoder_i1/clk_out2
    SLICE_X50Y13         FDCE                                         r  packet_decoder_i1/arp_d_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  packet_decoder_i1/arp_d_o_reg[1]/Q
                         net (fo=26, routed)          0.351     2.209    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[1]
    RAMB18_X2Y2          FIFO18E1                                     r  uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.879     2.330    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X2Y2          FIFO18E1                                     r  uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.553     1.778    
    RAMB18_X2Y2          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     2.074    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 packet_decoder_i1/rx_byte_s0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_decoder_i1/rx_byte_s3_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.769%)  route 0.158ns (55.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.560     1.692    packet_decoder_i1/clk_out2
    SLICE_X45Y13         FDRE                                         r  packet_decoder_i1/rx_byte_s0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.128     1.820 r  packet_decoder_i1/rx_byte_s0_reg[7]/Q
                         net (fo=1, routed)           0.158     1.978    packet_decoder_i1/rx_byte_s0[7]
    SLICE_X46Y13         SRL16E                                       r  packet_decoder_i1/rx_byte_s3_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.829     2.280    packet_decoder_i1/clk_out2
    SLICE_X46Y13         SRL16E                                       r  packet_decoder_i1/rx_byte_s3_reg[7]_srl3/CLK
                         clock pessimism             -0.573     1.707    
    SLICE_X46Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.837    packet_decoder_i1/rx_byte_s3_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.000      17.424     RAMB18_X1Y10    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.000      17.424     RAMB18_X1Y2     uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.000      17.424     RAMB18_X1Y2     uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.000      17.424     RAMB18_X1Y4     packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.000      17.424     RAMB18_X1Y6     uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.000      17.424     RAMB18_X1Y6     uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.000      17.424     RAMB18_X2Y6     uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.000      17.424     RAMB18_X2Y6     uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK     n/a            2.576         20.000      17.424     RAMB18_X2Y2     uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK     n/a            2.576         20.000      17.424     RAMB18_X2Y2     uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y46    display_top_i1/resetShift_reg[1]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y13    packet_decoder_i1/rx_byte_s3_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y13    packet_decoder_i1/rx_byte_s3_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y13    packet_decoder_i1/rx_byte_s3_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y13    packet_decoder_i1/rx_byte_s3_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y13    packet_decoder_i1/rx_byte_s3_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X46Y13    packet_decoder_i1/rx_byte_s3_reg[5]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y46    display_top_i1/resetShift_reg[1]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y8     uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         10.000      9.020      SLICE_X46Y41    display_top_i1/Inst_dx_display_xmit/divider_reg[28]_srl32___display_top_i1_Inst_dx_display_xmit_divider_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         10.000      9.020      SLICE_X46Y41    display_top_i1/Inst_dx_display_xmit/divider_reg[2]_srl26___display_top_i1_Inst_dx_display_xmit_divider_reg_r_56/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X52Y9     uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X54Y27    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         10.000      9.020      SLICE_X54Y27    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_i1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_wiz_0_i1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.905%)  route 1.749ns (75.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.557     7.449    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[4]/C
                         clock pessimism              0.258    45.075    
                         clock uncertainty           -0.035    45.040    
    SLICE_X47Y13         FDCE (Setup_fdce_C_CE)      -0.205    44.835    packet_decoder_i1/byte_reg[4]
  -------------------------------------------------------------------
                         required time                         44.835    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.905%)  route 1.749ns (75.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.557     7.449    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[5]/C
                         clock pessimism              0.258    45.075    
                         clock uncertainty           -0.035    45.040    
    SLICE_X47Y13         FDCE (Setup_fdce_C_CE)      -0.205    44.835    packet_decoder_i1/byte_reg[5]
  -------------------------------------------------------------------
                         required time                         44.835    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.905%)  route 1.749ns (75.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.557     7.449    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[6]/C
                         clock pessimism              0.258    45.075    
                         clock uncertainty           -0.035    45.040    
    SLICE_X47Y13         FDCE (Setup_fdce_C_CE)      -0.205    44.835    packet_decoder_i1/byte_reg[6]
  -------------------------------------------------------------------
                         required time                         44.835    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.905%)  route 1.749ns (75.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.557     7.449    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[7]/C
                         clock pessimism              0.258    45.075    
                         clock uncertainty           -0.035    45.040    
    SLICE_X47Y13         FDCE (Setup_fdce_C_CE)      -0.205    44.835    packet_decoder_i1/byte_reg[7]
  -------------------------------------------------------------------
                         required time                         44.835    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.386ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.580ns (24.905%)  route 1.749ns (75.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.557     7.449    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[8]/C
                         clock pessimism              0.258    45.075    
                         clock uncertainty           -0.035    45.040    
    SLICE_X47Y13         FDCE (Setup_fdce_C_CE)      -0.205    44.835    packet_decoder_i1/byte_reg[8]
  -------------------------------------------------------------------
                         required time                         44.835    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 37.386    

Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.580ns (26.971%)  route 1.570ns (73.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.379     7.270    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/C
                         clock pessimism              0.258    45.077    
                         clock uncertainty           -0.035    45.042    
    SLICE_X47Y11         FDCE (Setup_fdce_C_CE)      -0.205    44.837    packet_decoder_i1/byte_reg[0]
  -------------------------------------------------------------------
                         required time                         44.837    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.580ns (26.971%)  route 1.570ns (73.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.379     7.270    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[1]/C
                         clock pessimism              0.258    45.077    
                         clock uncertainty           -0.035    45.042    
    SLICE_X47Y11         FDCE (Setup_fdce_C_CE)      -0.205    44.837    packet_decoder_i1/byte_reg[1]
  -------------------------------------------------------------------
                         required time                         44.837    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.580ns (26.971%)  route 1.570ns (73.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.379     7.270    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[2]/C
                         clock pessimism              0.258    45.077    
                         clock uncertainty           -0.035    45.042    
    SLICE_X47Y11         FDCE (Setup_fdce_C_CE)      -0.205    44.837    packet_decoder_i1/byte_reg[2]
  -------------------------------------------------------------------
                         required time                         44.837    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.566ns  (required time - arrival time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.580ns (26.971%)  route 1.570ns (73.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.570     5.120    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           1.191     6.767    packet_decoder_i1/nibble_reg_n_0
    SLICE_X47Y11         LUT4 (Prop_lut4_I1_O)        0.124     6.891 r  packet_decoder_i1/byte[8]_i_1/O
                         net (fo=9, routed)           0.379     7.270    packet_decoder_i1/byte[8]_i_1_n_0
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[3]/C
                         clock pessimism              0.258    45.077    
                         clock uncertainty           -0.035    45.042    
    SLICE_X47Y11         FDCE (Setup_fdce_C_CE)      -0.205    44.837    packet_decoder_i1/byte_reg[3]
  -------------------------------------------------------------------
                         required time                         44.837    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 37.566    

Slack (MET) :             37.584ns  (required time - arrival time)
  Source:                 packet_decoder_i1/byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.456ns (27.639%)  route 1.194ns (72.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 44.864 - 40.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.116    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.456     5.572 r  packet_decoder_i1/byte_reg[0]/Q
                         net (fo=1, routed)           1.194     6.766    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[0]
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.494    44.864    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism              0.258    45.123    
                         clock uncertainty           -0.035    45.087    
    RAMB18_X1Y4          FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    44.350    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         44.350    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                 37.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.471    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X43Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.668    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X43Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.985    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X43Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.471    
    SLICE_X43Y14         FDPE (Hold_fdpe_C_D)         0.075     1.546    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 packet_decoder_i1/byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.141ns (24.486%)  route 0.435ns (75.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.472    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  packet_decoder_i1/byte_reg[4]/Q
                         net (fo=1, routed)           0.435     2.048    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[4]
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.034    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.554    
    RAMB18_X1Y4          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     1.850    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 packet_decoder_i1/byte_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.171%)  route 0.402ns (75.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.472    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  packet_decoder_i1/byte_reg[7]/Q
                         net (fo=1, routed)           0.402     2.001    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[7]
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.034    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.554    
    RAMB18_X1Y4          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.242     1.796    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 packet_decoder_i1/byte_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.166%)  route 0.402ns (75.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.474    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  packet_decoder_i1/byte_reg[3]/Q
                         net (fo=1, routed)           0.402     2.003    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[3]
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.034    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.554    
    RAMB18_X1Y4          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.243     1.797    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 packet_decoder_i1/byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.128ns (24.172%)  route 0.402ns (75.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.474    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  packet_decoder_i1/byte_reg[1]/Q
                         net (fo=1, routed)           0.402     2.003    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[1]
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.034    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.554    
    RAMB18_X1Y4          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.242     1.796    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 packet_decoder_i1/rx_nibble_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.473    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  packet_decoder_i1/rx_nibble_reg[0]/Q
                         net (fo=1, routed)           0.136     1.750    packet_decoder_i1/rx_nibble[0]
    SLICE_X47Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.795 r  packet_decoder_i1/byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    packet_decoder_i1/byte[0]_i_1_n_0
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.989    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X47Y11         FDCE (Hold_fdce_C_D)         0.091     1.581    packet_decoder_i1/byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 packet_decoder_i1/byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.863%)  route 0.450ns (76.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.474    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  packet_decoder_i1/byte_reg[2]/Q
                         net (fo=1, routed)           0.450     2.065    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[2]
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.878     2.034    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y4          FIFO18E1                                     r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.554    
    RAMB18_X1Y4          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     1.850    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.246ns (68.406%)  route 0.114ns (31.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.471    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X42Y15         FDRE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.148     1.619 f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0]/Q
                         net (fo=1, routed)           0.114     1.732    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg_n_0_[0]
    SLICE_X42Y14         LUT2 (Prop_lut2_I1_O)        0.098     1.830 r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.830    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X42Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.985    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X42Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X42Y14         FDPE (Hold_fdpe_C_D)         0.120     1.606    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 packet_decoder_i1/nibble_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/byte_dv_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.287%)  route 0.159ns (45.713%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.476    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  packet_decoder_i1/nibble_reg/Q
                         net (fo=4, routed)           0.159     1.776    packet_decoder_i1/nibble_reg_n_0
    SLICE_X49Y11         LUT5 (Prop_lut5_I0_O)        0.048     1.824 r  packet_decoder_i1/byte_dv_i_1/O
                         net (fo=1, routed)           0.000     1.824    packet_decoder_i1/byte_dv_i_1_n_0
    SLICE_X49Y11         FDCE                                         r  packet_decoder_i1/byte_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.991    packet_decoder_i1/CLK
    SLICE_X49Y11         FDCE                                         r  packet_decoder_i1/byte_dv_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X49Y11         FDCE (Hold_fdce_C_D)         0.107     1.599    packet_decoder_i1/byte_dv_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 packet_decoder_i1/STRX_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/nibble_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.189%)  route 0.157ns (45.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.476    packet_decoder_i1/CLK
    SLICE_X49Y11         FDCE                                         r  packet_decoder_i1/STRX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  packet_decoder_i1/STRX_reg/Q
                         net (fo=6, routed)           0.157     1.774    packet_decoder_i1/STRX_reg_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.819 r  packet_decoder_i1/nibble_i_1/O
                         net (fo=1, routed)           0.000     1.819    packet_decoder_i1/nibble_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.991    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.091     1.583    packet_decoder_i1/nibble_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_rx_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y4     packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  eth_rx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X49Y11    packet_decoder_i1/byte_dv_reg/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y11    packet_decoder_i1/byte_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y11    packet_decoder_i1/byte_reg[1]/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y11    packet_decoder_i1/byte_reg[2]/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y11    packet_decoder_i1/byte_reg[3]/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y13    packet_decoder_i1/byte_reg[4]/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y13    packet_decoder_i1/byte_reg[5]/C
Min Period        n/a     FDCE/C          n/a            1.000         40.000      39.000     SLICE_X47Y13    packet_decoder_i1/byte_reg[6]/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y15    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y15    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X47Y12    packet_decoder_i1/rx_nibble_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X47Y12    packet_decoder_i1/rx_nibble_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X47Y12    packet_decoder_i1/rx_nibble_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         20.000      19.500     SLICE_X47Y12    packet_decoder_i1/rx_nibble_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X49Y11    packet_decoder_i1/byte_dv_reg/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y15    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y15    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X49Y11    packet_decoder_i1/byte_dv_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[1]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y11    packet_decoder_i1/byte_reg[3]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y13    packet_decoder_i1/byte_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y13    packet_decoder_i1/byte_reg[5]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         20.000      19.500     SLICE_X47Y13    packet_decoder_i1/byte_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.741ns  (required time - arrival time)
  Source:                 ok_to_send_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_en_reg/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.580ns (47.129%)  route 0.651ns (52.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.554     5.101    eth_tx_clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  ok_to_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     5.557 r  ok_to_send_reg/Q
                         net (fo=2, routed)           0.651     6.207    axis_eth_i1/i_add_preamble/ok_to_send
    SLICE_X28Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.331 r  axis_eth_i1/i_add_preamble/eth_tx_en_i_1/O
                         net (fo=1, routed)           0.000     6.331    eth_tx_en0
    SLICE_X28Y27         FDRE                                         r  eth_tx_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.436    24.804    eth_tx_clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  eth_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.272    25.076    
                         clock uncertainty           -0.035    25.040    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.032    25.072    eth_tx_en_reg
  -------------------------------------------------------------------
                         required time                         25.072    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                 18.741    

Slack (MET) :             18.746ns  (required time - arrival time)
  Source:                 axis_eth_i1/i_add_preamble/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_d_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.419ns (44.218%)  route 0.529ns (55.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550     5.097    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.419     5.516 r  axis_eth_i1/i_add_preamble/data_out_reg[2]/Q
                         net (fo=1, routed)           0.529     6.044    data_o[2]
    SLICE_X28Y27         FDRE                                         r  eth_tx_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.436    24.804    eth_tx_clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  eth_tx_d_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.076    
                         clock uncertainty           -0.035    25.040    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)       -0.250    24.790    eth_tx_d_reg[2]
  -------------------------------------------------------------------
                         required time                         24.790    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                 18.746    

Slack (MET) :             18.781ns  (required time - arrival time)
  Source:                 axis_eth_i1/i_add_preamble/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_d_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.030%)  route 0.629ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550     5.097    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  axis_eth_i1/i_add_preamble/data_out_reg[1]/Q
                         net (fo=1, routed)           0.629     6.182    data_o[1]
    SLICE_X29Y27         FDRE                                         r  eth_tx_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.436    24.804    eth_tx_clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  eth_tx_d_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.076    
                         clock uncertainty           -0.035    25.040    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)       -0.078    24.962    eth_tx_d_reg[1]
  -------------------------------------------------------------------
                         required time                         24.962    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 18.781    

Slack (MET) :             18.785ns  (required time - arrival time)
  Source:                 axis_eth_i1/i_add_preamble/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_d_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.288%)  route 0.506ns (54.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550     5.097    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.419     5.516 r  axis_eth_i1/i_add_preamble/data_out_reg[3]/Q
                         net (fo=1, routed)           0.506     6.022    data_o[3]
    SLICE_X28Y27         FDRE                                         r  eth_tx_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.436    24.804    eth_tx_clk_IBUF_BUFG
    SLICE_X28Y27         FDRE                                         r  eth_tx_d_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.076    
                         clock uncertainty           -0.035    25.040    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)       -0.233    24.807    eth_tx_d_reg[3]
  -------------------------------------------------------------------
                         required time                         24.807    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 18.785    

Slack (MET) :             19.092ns  (required time - arrival time)
  Source:                 axis_eth_i1/i_add_preamble/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_tx_d_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk fall@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.880%)  route 0.332ns (42.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 24.804 - 20.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.550     5.097    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  axis_eth_i1/i_add_preamble/data_out_reg[0]/Q
                         net (fo=1, routed)           0.332     5.884    data_o[0]
    SLICE_X29Y27         FDRE                                         r  eth_tx_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk fall edge)
                                                     20.000    20.000 f  
    H16                                               0.000    20.000 f  eth_tx_clk (IN)
                         net (fo=0)                   0.000    20.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    21.408 f  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.367 f  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.436    24.804    eth_tx_clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  eth_tx_d_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    25.076    
                         clock uncertainty           -0.035    25.040    
    SLICE_X29Y27         FDRE (Setup_fdre_C_D)       -0.064    24.976    eth_tx_d_reg[0]
  -------------------------------------------------------------------
                         required time                         24.976    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                 19.092    

Slack (MET) :             33.761ns  (required time - arrival time)
  Source:                 axis_eth_i1/e_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/e_delay_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 3.385ns (53.936%)  route 2.891ns (46.064%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.559     5.106    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.624 f  axis_eth_i1/e_delay_reg[3]/Q
                         net (fo=2, routed)           0.822     6.445    axis_eth_i1/e_delay_reg[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  axis_eth_i1/FSM_sequential_e_state[0]_i_42/O
                         net (fo=1, routed)           0.000     6.569    axis_eth_i1/FSM_sequential_e_state[0]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.119    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.242    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.470 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3/CO[2]
                         net (fo=71, routed)          2.051     9.522    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3_n_1
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.313     9.835 r  axis_eth_i1/e_delay[0]_i_6/O
                         net (fo=1, routed)           0.000     9.835    axis_eth_i1/e_delay[0]_i_6_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.348 r  axis_eth_i1/e_delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    axis_eth_i1/e_delay_reg[0]_i_2_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.465 r  axis_eth_i1/e_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.465    axis_eth_i1/e_delay_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  axis_eth_i1/e_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    axis_eth_i1/e_delay_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  axis_eth_i1/e_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.708    axis_eth_i1/e_delay_reg[12]_i_1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.825 r  axis_eth_i1/e_delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    axis_eth_i1/e_delay_reg[16]_i_1_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.942 r  axis_eth_i1/e_delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    axis_eth_i1/e_delay_reg[20]_i_1_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.059 r  axis_eth_i1/e_delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.059    axis_eth_i1/e_delay_reg[24]_i_1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.382 r  axis_eth_i1/e_delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.382    axis_eth_i1/e_delay_reg[28]_i_1_n_6
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[29]/C
                         clock pessimism              0.258    45.069    
                         clock uncertainty           -0.035    45.033    
    SLICE_X50Y28         FDCE (Setup_fdce_C_D)        0.109    45.142    axis_eth_i1/e_delay_reg[29]
  -------------------------------------------------------------------
                         required time                         45.142    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                 33.761    

Slack (MET) :             33.769ns  (required time - arrival time)
  Source:                 axis_eth_i1/e_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/e_delay_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.377ns (53.877%)  route 2.891ns (46.123%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.559     5.106    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.624 f  axis_eth_i1/e_delay_reg[3]/Q
                         net (fo=2, routed)           0.822     6.445    axis_eth_i1/e_delay_reg[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  axis_eth_i1/FSM_sequential_e_state[0]_i_42/O
                         net (fo=1, routed)           0.000     6.569    axis_eth_i1/FSM_sequential_e_state[0]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.119    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.242    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.470 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3/CO[2]
                         net (fo=71, routed)          2.051     9.522    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3_n_1
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.313     9.835 r  axis_eth_i1/e_delay[0]_i_6/O
                         net (fo=1, routed)           0.000     9.835    axis_eth_i1/e_delay[0]_i_6_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.348 r  axis_eth_i1/e_delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    axis_eth_i1/e_delay_reg[0]_i_2_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.465 r  axis_eth_i1/e_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.465    axis_eth_i1/e_delay_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  axis_eth_i1/e_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    axis_eth_i1/e_delay_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  axis_eth_i1/e_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.708    axis_eth_i1/e_delay_reg[12]_i_1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.825 r  axis_eth_i1/e_delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    axis_eth_i1/e_delay_reg[16]_i_1_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.942 r  axis_eth_i1/e_delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    axis_eth_i1/e_delay_reg[20]_i_1_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.059 r  axis_eth_i1/e_delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.059    axis_eth_i1/e_delay_reg[24]_i_1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.374 r  axis_eth_i1/e_delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.374    axis_eth_i1/e_delay_reg[28]_i_1_n_4
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[31]/C
                         clock pessimism              0.258    45.069    
                         clock uncertainty           -0.035    45.033    
    SLICE_X50Y28         FDCE (Setup_fdce_C_D)        0.109    45.142    axis_eth_i1/e_delay_reg[31]
  -------------------------------------------------------------------
                         required time                         45.142    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                 33.769    

Slack (MET) :             33.845ns  (required time - arrival time)
  Source:                 axis_eth_i1/e_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/e_delay_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 3.301ns (53.311%)  route 2.891ns (46.689%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.559     5.106    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.624 f  axis_eth_i1/e_delay_reg[3]/Q
                         net (fo=2, routed)           0.822     6.445    axis_eth_i1/e_delay_reg[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  axis_eth_i1/FSM_sequential_e_state[0]_i_42/O
                         net (fo=1, routed)           0.000     6.569    axis_eth_i1/FSM_sequential_e_state[0]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.119    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.242    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.470 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3/CO[2]
                         net (fo=71, routed)          2.051     9.522    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3_n_1
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.313     9.835 r  axis_eth_i1/e_delay[0]_i_6/O
                         net (fo=1, routed)           0.000     9.835    axis_eth_i1/e_delay[0]_i_6_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.348 r  axis_eth_i1/e_delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    axis_eth_i1/e_delay_reg[0]_i_2_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.465 r  axis_eth_i1/e_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.465    axis_eth_i1/e_delay_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  axis_eth_i1/e_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    axis_eth_i1/e_delay_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  axis_eth_i1/e_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.708    axis_eth_i1/e_delay_reg[12]_i_1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.825 r  axis_eth_i1/e_delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    axis_eth_i1/e_delay_reg[16]_i_1_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.942 r  axis_eth_i1/e_delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    axis_eth_i1/e_delay_reg[20]_i_1_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.059 r  axis_eth_i1/e_delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.059    axis_eth_i1/e_delay_reg[24]_i_1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.298 r  axis_eth_i1/e_delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.298    axis_eth_i1/e_delay_reg[28]_i_1_n_5
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[30]/C
                         clock pessimism              0.258    45.069    
                         clock uncertainty           -0.035    45.033    
    SLICE_X50Y28         FDCE (Setup_fdce_C_D)        0.109    45.142    axis_eth_i1/e_delay_reg[30]
  -------------------------------------------------------------------
                         required time                         45.142    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                 33.845    

Slack (MET) :             33.865ns  (required time - arrival time)
  Source:                 axis_eth_i1/e_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/e_delay_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 3.281ns (53.160%)  route 2.891ns (46.840%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.559     5.106    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.624 f  axis_eth_i1/e_delay_reg[3]/Q
                         net (fo=2, routed)           0.822     6.445    axis_eth_i1/e_delay_reg[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  axis_eth_i1/FSM_sequential_e_state[0]_i_42/O
                         net (fo=1, routed)           0.000     6.569    axis_eth_i1/FSM_sequential_e_state[0]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.119    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.242    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.470 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3/CO[2]
                         net (fo=71, routed)          2.051     9.522    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3_n_1
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.313     9.835 r  axis_eth_i1/e_delay[0]_i_6/O
                         net (fo=1, routed)           0.000     9.835    axis_eth_i1/e_delay[0]_i_6_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.348 r  axis_eth_i1/e_delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    axis_eth_i1/e_delay_reg[0]_i_2_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.465 r  axis_eth_i1/e_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.465    axis_eth_i1/e_delay_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  axis_eth_i1/e_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    axis_eth_i1/e_delay_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  axis_eth_i1/e_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.708    axis_eth_i1/e_delay_reg[12]_i_1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.825 r  axis_eth_i1/e_delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    axis_eth_i1/e_delay_reg[16]_i_1_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.942 r  axis_eth_i1/e_delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    axis_eth_i1/e_delay_reg[20]_i_1_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.059 r  axis_eth_i1/e_delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.059    axis_eth_i1/e_delay_reg[24]_i_1_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.278 r  axis_eth_i1/e_delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.278    axis_eth_i1/e_delay_reg[28]_i_1_n_7
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[28]/C
                         clock pessimism              0.258    45.069    
                         clock uncertainty           -0.035    45.033    
    SLICE_X50Y28         FDCE (Setup_fdce_C_D)        0.109    45.142    axis_eth_i1/e_delay_reg[28]
  -------------------------------------------------------------------
                         required time                         45.142    
                         arrival time                         -11.278    
  -------------------------------------------------------------------
                         slack                                 33.865    

Slack (MET) :             33.876ns  (required time - arrival time)
  Source:                 axis_eth_i1/e_delay_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/e_delay_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.268ns (53.061%)  route 2.891ns (46.939%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.559     5.106    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.624 f  axis_eth_i1/e_delay_reg[3]/Q
                         net (fo=2, routed)           0.822     6.445    axis_eth_i1/e_delay_reg[3]
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  axis_eth_i1/FSM_sequential_e_state[0]_i_42/O
                         net (fo=1, routed)           0.000     6.569    axis_eth_i1/FSM_sequential_e_state[0]_i_42_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.119    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_26_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.009     7.242    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_13_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.470 r  axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3/CO[2]
                         net (fo=71, routed)          2.051     9.522    axis_eth_i1/FSM_sequential_e_state_reg[0]_i_3_n_1
    SLICE_X50Y21         LUT2 (Prop_lut2_I1_O)        0.313     9.835 r  axis_eth_i1/e_delay[0]_i_6/O
                         net (fo=1, routed)           0.000     9.835    axis_eth_i1/e_delay[0]_i_6_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.348 r  axis_eth_i1/e_delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.348    axis_eth_i1/e_delay_reg[0]_i_2_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.465 r  axis_eth_i1/e_delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.465    axis_eth_i1/e_delay_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.582 r  axis_eth_i1/e_delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    axis_eth_i1/e_delay_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.699 r  axis_eth_i1/e_delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.708    axis_eth_i1/e_delay_reg[12]_i_1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.825 r  axis_eth_i1/e_delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.825    axis_eth_i1/e_delay_reg[16]_i_1_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.942 r  axis_eth_i1/e_delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.942    axis_eth_i1/e_delay_reg[20]_i_1_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.265 r  axis_eth_i1/e_delay_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.265    axis_eth_i1/e_delay_reg[24]_i_1_n_6
    SLICE_X50Y27         FDCE                                         r  axis_eth_i1/e_delay_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  axis_eth_i1/e_delay_reg[25]/C
                         clock pessimism              0.258    45.067    
                         clock uncertainty           -0.035    45.031    
    SLICE_X50Y27         FDCE (Setup_fdce_C_D)        0.109    45.140    axis_eth_i1/e_delay_reg[25]
  -------------------------------------------------------------------
                         required time                         45.140    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                 33.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_crc32/crc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_crc32/crc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.554     1.460    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  axis_eth_i1/i_add_crc32/crc_reg[26]/Q
                         net (fo=1, routed)           0.056     1.657    axis_eth_i1/i_add_crc32/p_1_in[30]
    SLICE_X47Y23         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.821     1.973    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[30]/C
                         clock pessimism             -0.512     1.460    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.071     1.531    axis_eth_i1/i_add_crc32/crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_crc32/crc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_crc32/crc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.553     1.459    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X44Y25         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  axis_eth_i1/i_add_crc32/crc_reg[3]/Q
                         net (fo=2, routed)           0.062     1.662    axis_eth_i1/i_add_crc32/crc_reg_n_0_[3]
    SLICE_X45Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.707 r  axis_eth_i1/i_add_crc32/crc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.707    axis_eth_i1/i_add_crc32/p_1_in[7]
    SLICE_X45Y25         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.820     1.972    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[7]/C
                         clock pessimism             -0.499     1.472    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.092     1.564    axis_eth_i1/i_add_crc32/crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_crc32/crc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_crc32/crc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.150%)  route 0.113ns (37.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.554     1.460    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  axis_eth_i1/i_add_crc32/crc_reg[1]/Q
                         net (fo=2, routed)           0.113     1.715    axis_eth_i1/i_add_crc32/crc_reg_n_0_[1]
    SLICE_X46Y26         LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  axis_eth_i1/i_add_crc32/crc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.760    axis_eth_i1/i_add_crc32/p_1_in[5]
    SLICE_X46Y26         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.821     1.973    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X46Y26         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[5]/C
                         clock pessimism             -0.499     1.473    
    SLICE_X46Y26         FDRE (Hold_fdre_C_D)         0.120     1.593    axis_eth_i1/i_add_crc32/crc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 axis_eth_i1/first_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/e_counter_down_reg/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.686%)  route 0.097ns (34.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.462    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X48Y26         FDPE                                         r  axis_eth_i1/first_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  axis_eth_i1/first_flag_reg/Q
                         net (fo=6, routed)           0.097     1.700    axis_eth_i1/first_flag_reg_n_0
    SLICE_X49Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.745 r  axis_eth_i1/e_counter_down_i_1/O
                         net (fo=1, routed)           0.000     1.745    axis_eth_i1/e_counter_down_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  axis_eth_i1/e_counter_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.823     1.975    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  axis_eth_i1/e_counter_down_reg/C
                         clock pessimism             -0.499     1.475    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.092     1.567    axis_eth_i1/e_counter_down_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 axis_eth_i1/first_flag_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/FSM_sequential_e_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.455%)  route 0.098ns (34.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.462    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X48Y26         FDPE                                         r  axis_eth_i1/first_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.603 f  axis_eth_i1/first_flag_reg/Q
                         net (fo=6, routed)           0.098     1.701    axis_eth_i1/first_flag_reg_n_0
    SLICE_X49Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.746 r  axis_eth_i1/FSM_sequential_e_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.746    axis_eth_i1/FSM_sequential_e_state[1]_i_1_n_0
    SLICE_X49Y26         FDCE                                         r  axis_eth_i1/FSM_sequential_e_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.823     1.975    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  axis_eth_i1/FSM_sequential_e_state_reg[1]/C
                         clock pessimism             -0.499     1.475    
    SLICE_X49Y26         FDCE (Hold_fdce_C_D)         0.091     1.566    axis_eth_i1/FSM_sequential_e_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_crc32/crc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_crc32/crc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.553     1.459    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  axis_eth_i1/i_add_crc32/crc_reg[16]/Q
                         net (fo=1, routed)           0.116     1.716    axis_eth_i1/i_add_crc32/p_1_in[20]
    SLICE_X45Y25         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.820     1.972    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X45Y25         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[20]/C
                         clock pessimism             -0.512     1.459    
    SLICE_X45Y25         FDRE (Hold_fdre_C_D)         0.076     1.535    axis_eth_i1/i_add_crc32/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_preamble/delay_data_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_preamble/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.210ns (37.761%)  route 0.346ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.552     1.458    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X42Y25         FDRE                                         r  axis_eth_i1/i_add_preamble/delay_data_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  axis_eth_i1/i_add_preamble/delay_data_reg[63]/Q
                         net (fo=1, routed)           0.346     1.968    axis_eth_i1/i_add_preamble/delay_data[63]
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.046     2.014 r  axis_eth_i1/i_add_preamble/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.014    axis_eth_i1/i_add_preamble/data_out[3]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.820     1.972    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[3]/C
                         clock pessimism             -0.250     1.721    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.107     1.828    axis_eth_i1/i_add_preamble/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_crc32/crc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_crc32/crc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.554     1.460    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  axis_eth_i1/i_add_crc32/crc_reg[22]/Q
                         net (fo=1, routed)           0.053     1.642    axis_eth_i1/i_add_crc32/crc_reg_n_0_[22]
    SLICE_X47Y23         LUT6 (Prop_lut6_I3_O)        0.099     1.741 r  axis_eth_i1/i_add_crc32/crc[26]_i_1/O
                         net (fo=1, routed)           0.000     1.741    axis_eth_i1/i_add_crc32/p_1_in[26]
    SLICE_X47Y23         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.821     1.973    axis_eth_i1/i_add_crc32/eth_tx_clk_IBUF_BUFG
    SLICE_X47Y23         FDRE                                         r  axis_eth_i1/i_add_crc32/crc_reg[26]/C
                         clock pessimism             -0.512     1.460    
    SLICE_X47Y23         FDRE (Hold_fdre_C_D)         0.092     1.552    axis_eth_i1/i_add_crc32/crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 axis_eth_i1/i_add_preamble/delay_data_enable_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/i_add_preamble/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.553     1.459    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/delay_data_enable_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  axis_eth_i1/i_add_preamble/delay_data_enable_reg[15]/Q
                         net (fo=5, routed)           0.120     1.720    axis_eth_i1/i_add_preamble/p_0_in
    SLICE_X28Y26         LUT4 (Prop_lut4_I1_O)        0.049     1.769 r  axis_eth_i1/i_add_preamble/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    axis_eth_i1/i_add_preamble/data_out[2]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.820     1.972    axis_eth_i1/i_add_preamble/eth_tx_clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  axis_eth_i1/i_add_preamble/data_out_reg[2]/C
                         clock pessimism             -0.499     1.472    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.107     1.579    axis_eth_i1/i_add_preamble/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 axis_eth_i1/e_fifo_rden_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.462    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X48Y26         FDCE                                         r  axis_eth_i1/e_fifo_rden_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  axis_eth_i1/e_fifo_rden_reg/Q
                         net (fo=2, routed)           0.215     1.818    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_en
    RAMB18_X1Y10         FIFO18E1                                     r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.868     2.020    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y10         FIFO18E1                                     r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
                         clock pessimism             -0.499     1.521    
    RAMB18_X1Y10         FIFO18E1 (Hold_fifo18e1_RDCLK_RDEN)
                                                      0.106     1.627    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_tx_clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  eth_tx_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X51Y23    axis_eth_i1/e_packet_counter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X51Y25    axis_eth_i1/e_packet_counter_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X51Y25    axis_eth_i1/e_packet_counter_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X51Y25    axis_eth_i1/e_packet_counter_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X53Y25    axis_eth_i1/e_packet_counter_reg[13]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X53Y25    axis_eth_i1/e_packet_counter_reg[14]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X53Y25    axis_eth_i1/e_packet_counter_reg[15]/C
Min Period        n/a     FDRE/C          n/a            1.000         40.000      39.000     SLICE_X53Y26    axis_eth_i1/e_packet_counter_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X30Y26    axis_eth_i1/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[56]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[57]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[58]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[59]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X30Y26    axis_eth_i1/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[56]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[57]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[58]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[59]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[57]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[59]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X30Y26    axis_eth_i1/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X30Y26    axis_eth_i1/i_add_preamble/delay_data_enable_reg[13]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[56]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[57]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[58]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         20.000      19.020     SLICE_X42Y25    axis_eth_i1/i_add_preamble/delay_data_reg[59]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/reset_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.578ns (33.619%)  route 3.116ns (66.381%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 f  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.596     9.108    resetgen_i1/sel
    SLICE_X45Y34         LUT2 (Prop_lut2_I1_O)        0.124     9.232 r  resetgen_i1/reset_n_o_i_1/O
                         net (fo=1, routed)           0.574     9.806    resetgen_i1/reset_n_o_i_1_n_0
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.817    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)       -0.067    14.973    resetgen_i1/reset_n_o_reg
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.454ns (42.844%)  route 1.940ns (57.156%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.994     8.506    resetgen_i1/sel
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.815    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.016    15.060    resetgen_i1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.454ns (42.844%)  route 1.940ns (57.156%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.994     8.506    resetgen_i1/sel
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.815    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[1]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.016    15.060    resetgen_i1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.454ns (42.844%)  route 1.940ns (57.156%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.994     8.506    resetgen_i1/sel
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.815    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[2]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.016    15.060    resetgen_i1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.555ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.454ns (42.844%)  route 1.940ns (57.156%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.994     8.506    resetgen_i1/sel
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.815    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[3]/C
                         clock pessimism              0.297    15.112    
                         clock uncertainty           -0.035    15.076    
    SLICE_X41Y33         FDRE (Setup_fdre_C_CE)      -0.016    15.060    resetgen_i1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.555    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.454ns (43.102%)  route 1.919ns (56.898%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.974     8.485    resetgen_i1/sel
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.448    14.820    resetgen_i1/CLK100MHZ
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[28]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.016    15.041    resetgen_i1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.454ns (43.102%)  route 1.919ns (56.898%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.974     8.485    resetgen_i1/sel
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.448    14.820    resetgen_i1/CLK100MHZ
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[29]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.016    15.041    resetgen_i1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.454ns (43.102%)  route 1.919ns (56.898%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.974     8.485    resetgen_i1/sel
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.448    14.820    resetgen_i1/CLK100MHZ
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[30]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.016    15.041    resetgen_i1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.454ns (43.102%)  route 1.919ns (56.898%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.974     8.485    resetgen_i1/sel
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.448    14.820    resetgen_i1/CLK100MHZ
    SLICE_X41Y40         FDRE                                         r  resetgen_i1/counter_reg[31]/C
                         clock pessimism              0.273    15.093    
                         clock uncertainty           -0.035    15.057    
    SLICE_X41Y40         FDRE (Setup_fdre_C_CE)      -0.016    15.041    resetgen_i1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.672ns  (required time - arrival time)
  Source:                 resetgen_i1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 1.454ns (44.685%)  route 1.800ns (55.315%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.560     5.112    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     5.568 f  resetgen_i1/counter_reg[0]/Q
                         net (fo=2, routed)           0.945     6.513    resetgen_i1/counter_reg[0]
    SLICE_X40Y34         LUT2 (Prop_lut2_I1_O)        0.124     6.637 r  resetgen_i1/counter[0]_i_24/O
                         net (fo=1, routed)           0.000     6.637    resetgen_i1/counter[0]_i_24_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.169 r  resetgen_i1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.169    resetgen_i1/counter_reg[0]_i_14_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  resetgen_i1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.283    resetgen_i1/counter_reg[0]_i_9_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  resetgen_i1/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.397    resetgen_i1/counter_reg[0]_i_3_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  resetgen_i1/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.854     8.366    resetgen_i1/sel
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.816    resetgen_i1/CLK100MHZ
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[4]/C
                         clock pessimism              0.273    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y34         FDRE (Setup_fdre_C_CE)      -0.016    15.037    resetgen_i1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  6.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X41Y37         FDRE                                         r  resetgen_i1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.734    resetgen_i1/counter_reg[19]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  resetgen_i1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    resetgen_i1/counter_reg[16]_i_1_n_4
    SLICE_X41Y37         FDRE                                         r  resetgen_i1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.989    resetgen_i1/CLK100MHZ
    SLICE_X41Y37         FDRE                                         r  resetgen_i1/counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.580    resetgen_i1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.474    resetgen_i1/CLK100MHZ
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resetgen_i1/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.735    resetgen_i1/counter_reg[11]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  resetgen_i1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    resetgen_i1/counter_reg[8]_i_1_n_4
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.988    resetgen_i1/CLK100MHZ
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    resetgen_i1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.474    resetgen_i1/CLK100MHZ
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resetgen_i1/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.735    resetgen_i1/counter_reg[7]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  resetgen_i1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    resetgen_i1/counter_reg[4]_i_1_n_4
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.987    resetgen_i1/CLK100MHZ
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    resetgen_i1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.474    resetgen_i1/CLK100MHZ
    SLICE_X41Y36         FDRE                                         r  resetgen_i1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resetgen_i1/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.736    resetgen_i1/counter_reg[15]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  resetgen_i1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    resetgen_i1/counter_reg[12]_i_1_n_4
    SLICE_X41Y36         FDRE                                         r  resetgen_i1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.988    resetgen_i1/CLK100MHZ
    SLICE_X41Y36         FDRE                                         r  resetgen_i1/counter_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105     1.579    resetgen_i1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.473    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  resetgen_i1/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.735    resetgen_i1/counter_reg[3]
    SLICE_X41Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  resetgen_i1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    resetgen_i1/counter_reg[0]_i_2_n_4
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.986    resetgen_i1/CLK100MHZ
    SLICE_X41Y33         FDRE                                         r  resetgen_i1/counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    resetgen_i1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.476    resetgen_i1/CLK100MHZ
    SLICE_X41Y38         FDRE                                         r  resetgen_i1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  resetgen_i1/counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.738    resetgen_i1/counter_reg[23]
    SLICE_X41Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  resetgen_i1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    resetgen_i1/counter_reg[20]_i_1_n_4
    SLICE_X41Y38         FDRE                                         r  resetgen_i1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    resetgen_i1/CLK100MHZ
    SLICE_X41Y38         FDRE                                         r  resetgen_i1/counter_reg[23]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.105     1.581    resetgen_i1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.476    resetgen_i1/CLK100MHZ
    SLICE_X41Y39         FDRE                                         r  resetgen_i1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  resetgen_i1/counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.738    resetgen_i1/counter_reg[27]
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  resetgen_i1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    resetgen_i1/counter_reg[24]_i_1_n_4
    SLICE_X41Y39         FDRE                                         r  resetgen_i1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.833     1.991    resetgen_i1/CLK100MHZ
    SLICE_X41Y39         FDRE                                         r  resetgen_i1/counter_reg[27]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.105     1.581    resetgen_i1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.474    resetgen_i1/CLK100MHZ
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resetgen_i1/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.732    resetgen_i1/counter_reg[8]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  resetgen_i1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    resetgen_i1/counter_reg[8]_i_1_n_7
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.988    resetgen_i1/CLK100MHZ
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    resetgen_i1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.474    resetgen_i1/CLK100MHZ
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resetgen_i1/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.732    resetgen_i1/counter_reg[4]
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  resetgen_i1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    resetgen_i1/counter_reg[4]_i_1_n_7
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.987    resetgen_i1/CLK100MHZ
    SLICE_X41Y34         FDRE                                         r  resetgen_i1/counter_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    resetgen_i1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 resetgen_i1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetgen_i1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.474    resetgen_i1/CLK100MHZ
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  resetgen_i1/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.736    resetgen_i1/counter_reg[10]
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  resetgen_i1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    resetgen_i1/counter_reg[8]_i_1_n_5
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.988    resetgen_i1/CLK100MHZ
    SLICE_X41Y35         FDRE                                         r  resetgen_i1/counter_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    resetgen_i1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y33    resetgen_i1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35    resetgen_i1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35    resetgen_i1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36    resetgen_i1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36    resetgen_i1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36    resetgen_i1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y36    resetgen_i1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37    resetgen_i1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y37    resetgen_i1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35    resetgen_i1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35    resetgen_i1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    resetgen_i1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    resetgen_i1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    resetgen_i1/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y36    resetgen_i1/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y38    resetgen_i1/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y38    resetgen_i1/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y38    resetgen_i1/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y38    resetgen_i1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33    resetgen_i1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33    resetgen_i1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33    resetgen_i1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33    resetgen_i1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    resetgen_i1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    resetgen_i1/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    resetgen_i1/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34    resetgen_i1/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y34    resetgen_i1/reset_n_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y33    resetgen_i1/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.018ns  (required time - arrival time)
  Source:                 not_simul.phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_clock_i1/phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 0.456ns (18.316%)  route 2.034ns (81.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.674ns = ( 24.674 - 20.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.564     5.004    C
    SLICE_X29Y39         FDRE                                         r  not_simul.phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.460 r  not_simul.phy_ready_reg/Q
                         net (fo=2, routed)           2.034     7.494    main_clock_i1/phy_ready
    SLICE_X40Y34         FDRE                                         r  main_clock_i1/phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.441    24.674    main_clock_i1/clk_out2
    SLICE_X40Y34         FDRE                                         r  main_clock_i1/phy_ready_reg/C
                         clock pessimism              0.123    24.797    
                         clock uncertainty           -0.218    24.579    
    SLICE_X40Y34         FDRE (Setup_fdre_C_D)       -0.067    24.512    main_clock_i1/phy_ready_reg
  -------------------------------------------------------------------
                         required time                         24.512    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                 17.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 not_simul.phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_clock_i1/phy_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.723%)  route 0.817ns (85.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.561     1.693    C
    SLICE_X29Y39         FDRE                                         r  not_simul.phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  not_simul.phy_ready_reg/Q
                         net (fo=2, routed)           0.817     2.651    main_clock_i1/phy_ready
    SLICE_X40Y34         FDRE                                         r  main_clock_i1/phy_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X40Y34         FDRE                                         r  main_clock_i1/phy_ready_reg/C
                         clock pessimism             -0.271     2.007    
                         clock uncertainty            0.218     2.225    
    SLICE_X40Y34         FDRE (Hold_fdre_C_D)         0.070     2.295    main_clock_i1/phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.356    





---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.834ns  (required time - arrival time)
  Source:                 packet_decoder_i1/e_pcnt_inc_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/rx_pcnt_inc_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.518ns (14.934%)  route 2.951ns (85.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 24.678 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.116    packet_decoder_i1/CLK
    SLICE_X46Y11         FDCE                                         r  packet_decoder_i1/e_pcnt_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.518     5.634 r  packet_decoder_i1/e_pcnt_inc_reg/Q
                         net (fo=2, routed)           2.951     8.585    packet_decoder_i1/e_pcnt_inc
    SLICE_X44Y11         FDRE                                         r  packet_decoder_i1/rx_pcnt_inc_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.445    24.678    packet_decoder_i1/clk_out2
    SLICE_X44Y11         FDRE                                         r  packet_decoder_i1/rx_pcnt_inc_meta_reg/C
                         clock pessimism              0.000    24.678    
                         clock uncertainty           -0.193    24.485    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)       -0.067    24.418    packet_decoder_i1/rx_pcnt_inc_meta_reg
  -------------------------------------------------------------------
                         required time                         24.418    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                 15.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 packet_decoder_i1/e_pcnt_inc_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/rx_pcnt_inc_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.164ns (12.381%)  route 1.161ns (87.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.474    packet_decoder_i1/CLK
    SLICE_X46Y11         FDCE                                         r  packet_decoder_i1/e_pcnt_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  packet_decoder_i1/e_pcnt_inc_reg/Q
                         net (fo=2, routed)           1.161     2.798    packet_decoder_i1/e_pcnt_inc
    SLICE_X44Y11         FDRE                                         r  packet_decoder_i1/rx_pcnt_inc_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.832     2.283    packet_decoder_i1/clk_out2
    SLICE_X44Y11         FDRE                                         r  packet_decoder_i1/rx_pcnt_inc_meta_reg/C
                         clock pessimism              0.000     2.283    
                         clock uncertainty            0.193     2.475    
    SLICE_X44Y11         FDRE (Hold_fdre_C_D)         0.070     2.545    packet_decoder_i1/rx_pcnt_inc_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.077ns  (required time - arrival time)
  Source:                 axis_eth_i1/e_counter_down_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/cnt_down_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.456ns (14.105%)  route 2.777ns (85.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.554     5.101    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  axis_eth_i1/e_counter_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.456     5.557 r  axis_eth_i1/e_counter_down_reg/Q
                         net (fo=2, routed)           2.777     8.333    axis_eth_i1/e_counter_down
    SLICE_X53Y23         FDRE                                         r  axis_eth_i1/cnt_down_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437    24.670    axis_eth_i1/clk_out2
    SLICE_X53Y23         FDRE                                         r  axis_eth_i1/cnt_down_meta_reg/C
                         clock pessimism              0.000    24.670    
                         clock uncertainty           -0.193    24.477    
    SLICE_X53Y23         FDRE (Setup_fdre_C_D)       -0.067    24.410    axis_eth_i1/cnt_down_meta_reg
  -------------------------------------------------------------------
                         required time                         24.410    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                 16.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 axis_eth_i1/e_counter_down_reg/C
                            (rising edge-triggered cell FDCE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            axis_eth_i1/cnt_down_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.141ns (10.532%)  route 1.198ns (89.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.556     1.462    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X49Y26         FDCE                                         r  axis_eth_i1/e_counter_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  axis_eth_i1/e_counter_down_reg/Q
                         net (fo=2, routed)           1.198     2.801    axis_eth_i1/e_counter_down
    SLICE_X53Y23         FDRE                                         r  axis_eth_i1/cnt_down_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.822     2.273    axis_eth_i1/clk_out2
    SLICE_X53Y23         FDRE                                         r  axis_eth_i1/cnt_down_meta_reg/C
                         clock pessimism              0.000     2.273    
                         clock uncertainty            0.193     2.465    
    SLICE_X53Y23         FDRE (Hold_fdre_C_D)         0.070     2.535    axis_eth_i1/cnt_down_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.323ns  (logic 0.704ns (9.614%)  route 6.619ns (90.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.191    22.436    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437    24.670    ipv4_decoder_i1/clk_out2
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[27]/C
                         clock pessimism              0.000    24.670    
                         clock uncertainty           -0.193    24.477    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429    24.048    ipv4_decoder_i1/dst_ip_reg[27]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.323ns  (logic 0.704ns (9.614%)  route 6.619ns (90.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.191    22.436    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437    24.670    ipv4_decoder_i1/clk_out2
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[28]/C
                         clock pessimism              0.000    24.670    
                         clock uncertainty           -0.193    24.477    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429    24.048    ipv4_decoder_i1/dst_ip_reg[28]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.323ns  (logic 0.704ns (9.614%)  route 6.619ns (90.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.191    22.436    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437    24.670    ipv4_decoder_i1/clk_out2
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[29]/C
                         clock pessimism              0.000    24.670    
                         clock uncertainty           -0.193    24.477    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429    24.048    ipv4_decoder_i1/dst_ip_reg[29]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.323ns  (logic 0.704ns (9.614%)  route 6.619ns (90.386%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.670ns = ( 24.670 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.191    22.436    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.437    24.670    ipv4_decoder_i1/clk_out2
    SLICE_X39Y17         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[30]/C
                         clock pessimism              0.000    24.670    
                         clock uncertainty           -0.193    24.477    
    SLICE_X39Y17         FDRE (Setup_fdre_C_R)       -0.429    24.048    ipv4_decoder_i1/dst_ip_reg[30]
  -------------------------------------------------------------------
                         required time                         24.048    
                         arrival time                         -22.436    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.311ns  (logic 0.704ns (9.630%)  route 6.607ns (90.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.179    22.425    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    ipv4_decoder_i1/clk_out2
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[24]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429    24.046    ipv4_decoder_i1/dst_ip_reg[24]
  -------------------------------------------------------------------
                         required time                         24.046    
                         arrival time                         -22.425    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.311ns  (logic 0.704ns (9.630%)  route 6.607ns (90.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.179    22.425    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    ipv4_decoder_i1/clk_out2
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[25]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429    24.046    ipv4_decoder_i1/dst_ip_reg[25]
  -------------------------------------------------------------------
                         required time                         24.046    
                         arrival time                         -22.425    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.311ns  (logic 0.704ns (9.630%)  route 6.607ns (90.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.179    22.425    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    ipv4_decoder_i1/clk_out2
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[26]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429    24.046    ipv4_decoder_i1/dst_ip_reg[26]
  -------------------------------------------------------------------
                         required time                         24.046    
                         arrival time                         -22.425    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.311ns  (logic 0.704ns (9.630%)  route 6.607ns (90.370%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.913    20.483    ipv4_decoder_i1/reset_n
    SLICE_X40Y17         LUT6 (Prop_lut6_I1_O)        0.124    20.607 r  ipv4_decoder_i1/dst_ip[31]_i_2/O
                         net (fo=9, routed)           0.515    21.121    ipv4_decoder_i1/dst_ip[31]_i_2_n_0
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.245 r  ipv4_decoder_i1/dst_ip[31]_i_1/O
                         net (fo=8, routed)           1.179    22.425    ipv4_decoder_i1/dst_ip[31]_i_1_n_0
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    ipv4_decoder_i1/clk_out2
    SLICE_X39Y18         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[31]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X39Y18         FDRE (Setup_fdre_C_R)       -0.429    24.046    ipv4_decoder_i1/dst_ip_reg[31]
  -------------------------------------------------------------------
                         required time                         24.046    
                         arrival time                         -22.425    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.209ns  (logic 0.704ns (9.765%)  route 6.505ns (90.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 24.671 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.074    19.644    ipv4_decoder_i1/reset_n
    SLICE_X41Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.768 r  ipv4_decoder_i1/dst_ip[23]_i_2/O
                         net (fo=9, routed)           1.087    20.855    ipv4_decoder_i1/dst_ip[23]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.124    20.979 r  ipv4_decoder_i1/dst_ip[23]_i_1/O
                         net (fo=8, routed)           1.344    22.323    ipv4_decoder_i1/dst_ip[23]_i_1_n_0
    SLICE_X39Y16         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.438    24.671    ipv4_decoder_i1/clk_out2
    SLICE_X39Y16         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[16]/C
                         clock pessimism              0.000    24.671    
                         clock uncertainty           -0.193    24.478    
    SLICE_X39Y16         FDRE (Setup_fdre_C_R)       -0.429    24.049    ipv4_decoder_i1/dst_ip_reg[16]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ipv4_decoder_i1/dst_ip_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.209ns  (logic 0.704ns (9.765%)  route 6.505ns (90.235%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.671ns = ( 24.671 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.074    19.644    ipv4_decoder_i1/reset_n
    SLICE_X41Y17         LUT6 (Prop_lut6_I3_O)        0.124    19.768 r  ipv4_decoder_i1/dst_ip[23]_i_2/O
                         net (fo=9, routed)           1.087    20.855    ipv4_decoder_i1/dst_ip[23]_i_2_n_0
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.124    20.979 r  ipv4_decoder_i1/dst_ip[23]_i_1/O
                         net (fo=8, routed)           1.344    22.323    ipv4_decoder_i1/dst_ip[23]_i_1_n_0
    SLICE_X39Y16         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.438    24.671    ipv4_decoder_i1/clk_out2
    SLICE_X39Y16         FDRE                                         r  ipv4_decoder_i1/dst_ip_reg[17]/C
                         clock pessimism              0.000    24.671    
                         clock uncertainty           -0.193    24.478    
    SLICE_X39Y16         FDRE (Setup_fdre_C_R)       -0.429    24.049    ipv4_decoder_i1/dst_ip_reg[17]
  -------------------------------------------------------------------
                         required time                         24.049    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                  1.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/phy_ready_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.141ns (11.560%)  route 1.079ns (88.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.079     2.695    main_clock_i1/reset_n
    SLICE_X40Y34         FDRE                                         r  main_clock_i1/phy_ready_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X40Y34         FDRE                                         r  main_clock_i1/phy_ready_reg/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.193     2.470    
    SLICE_X40Y34         FDRE (Hold_fdre_C_CE)       -0.039     2.431    main_clock_i1/phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_switch_0_i1/inst/areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.186ns (11.435%)  route 1.441ns (88.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.441     3.057    axis_switch_0_i1/inst/aresetn
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.045     3.102 r  axis_switch_0_i1/inst/areset_r_i_1/O
                         net (fo=1, routed)           0.000     3.102    axis_switch_0_i1/inst/p_0_in
    SLICE_X55Y22         FDRE                                         r  axis_switch_0_i1/inst/areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.824     2.275    axis_switch_0_i1/inst/aclk
    SLICE_X55Y22         FDRE                                         r  axis_switch_0_i1/inst/areset_r_reg/C
                         clock pessimism              0.000     2.275    
                         clock uncertainty            0.193     2.467    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.091     2.558    axis_switch_0_i1/inst/areset_r_reg
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/packet_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.186ns (11.364%)  route 1.451ns (88.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.451     3.067    axis_ntp_i1/reset_n
    SLICE_X57Y27         LUT5 (Prop_lut5_I2_O)        0.045     3.112 r  axis_ntp_i1/packet[13][0]_i_1/O
                         net (fo=1, routed)           0.000     3.112    axis_ntp_i1/packet[13][0]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  axis_ntp_i1/packet_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.824     2.275    axis_ntp_i1/clk_out2
    SLICE_X57Y27         FDRE                                         r  axis_ntp_i1/packet_reg[13][0]/C
                         clock pessimism              0.000     2.275    
                         clock uncertainty            0.193     2.467    
    SLICE_X57Y27         FDRE (Hold_fdre_C_D)         0.091     2.558    axis_ntp_i1/packet_reg[13][0]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.186ns (11.429%)  route 1.441ns (88.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.357     3.103    axis_ntp_i1/udp_checksum0
    SLICE_X64Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.860     2.311    axis_ntp_i1/clk_out2
    SLICE_X64Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[15]/C
                         clock pessimism              0.000     2.311    
                         clock uncertainty            0.193     2.503    
    SLICE_X64Y34         FDRE (Hold_fdre_C_CE)       -0.016     2.487    axis_ntp_i1/udp_checksum_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.186ns (11.429%)  route 1.441ns (88.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.357     3.103    axis_ntp_i1/udp_checksum0
    SLICE_X64Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.860     2.311    axis_ntp_i1/clk_out2
    SLICE_X64Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[9]/C
                         clock pessimism              0.000     2.311    
                         clock uncertainty            0.193     2.503    
    SLICE_X64Y34         FDRE (Hold_fdre_C_CE)       -0.016     2.487    axis_ntp_i1/udp_checksum_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.190%)  route 1.476ns (88.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.392     3.138    axis_ntp_i1/udp_checksum0
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.860     2.311    axis_ntp_i1/clk_out2
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[11]/C
                         clock pessimism              0.000     2.311    
                         clock uncertainty            0.193     2.503    
    SLICE_X62Y34         FDRE (Hold_fdre_C_CE)       -0.039     2.464    axis_ntp_i1/udp_checksum_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.190%)  route 1.476ns (88.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.392     3.138    axis_ntp_i1/udp_checksum0
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.860     2.311    axis_ntp_i1/clk_out2
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[12]/C
                         clock pessimism              0.000     2.311    
                         clock uncertainty            0.193     2.503    
    SLICE_X62Y34         FDRE (Hold_fdre_C_CE)       -0.039     2.464    axis_ntp_i1/udp_checksum_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.190%)  route 1.476ns (88.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.392     3.138    axis_ntp_i1/udp_checksum0
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.860     2.311    axis_ntp_i1/clk_out2
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[13]/C
                         clock pessimism              0.000     2.311    
                         clock uncertainty            0.193     2.503    
    SLICE_X62Y34         FDRE (Hold_fdre_C_CE)       -0.039     2.464    axis_ntp_i1/udp_checksum_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.186ns (11.190%)  route 1.476ns (88.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.392     3.138    axis_ntp_i1/udp_checksum0
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.860     2.311    axis_ntp_i1/clk_out2
    SLICE_X62Y34         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[14]/C
                         clock pessimism              0.000     2.311    
                         clock uncertainty            0.193     2.503    
    SLICE_X62Y34         FDRE (Hold_fdre_C_CE)       -0.039     2.464    axis_ntp_i1/udp_checksum_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_ntp_i1/udp_checksum_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.186ns (11.040%)  route 1.499ns (88.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.084     2.700    axis_ntp_i1/reset_n
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.045     2.745 r  axis_ntp_i1/udp_checksum[15]_i_1/O
                         net (fo=16, routed)          0.415     3.160    axis_ntp_i1/udp_checksum0
    SLICE_X64Y33         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.859     2.310    axis_ntp_i1/clk_out2
    SLICE_X64Y33         FDRE                                         r  axis_ntp_i1/udp_checksum_reg[8]/C
                         clock pessimism              0.000     2.310    
                         clock uncertainty            0.193     2.502    
    SLICE_X64Y33         FDRE (Hold_fdre_C_CE)       -0.016     2.486    axis_ntp_i1/udp_checksum_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.674    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.672ns  (logic 0.580ns (10.226%)  route 5.092ns (89.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.618    40.188    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.124    40.312 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.474    40.786    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.447    44.818    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[0]/C
                         clock pessimism              0.000    44.818    
                         clock uncertainty           -0.035    44.783    
    SLICE_X47Y12         FDRE (Setup_fdre_C_CE)      -0.205    44.578    packet_decoder_i1/rx_nibble_reg[0]
  -------------------------------------------------------------------
                         required time                         44.578    
                         arrival time                         -40.786    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.672ns  (logic 0.580ns (10.226%)  route 5.092ns (89.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.618    40.188    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.124    40.312 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.474    40.786    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.447    44.818    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[1]/C
                         clock pessimism              0.000    44.818    
                         clock uncertainty           -0.035    44.783    
    SLICE_X47Y12         FDRE (Setup_fdre_C_CE)      -0.205    44.578    packet_decoder_i1/rx_nibble_reg[1]
  -------------------------------------------------------------------
                         required time                         44.578    
                         arrival time                         -40.786    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.672ns  (logic 0.580ns (10.226%)  route 5.092ns (89.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.618    40.188    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.124    40.312 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.474    40.786    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.447    44.818    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[2]/C
                         clock pessimism              0.000    44.818    
                         clock uncertainty           -0.035    44.783    
    SLICE_X47Y12         FDRE (Setup_fdre_C_CE)      -0.205    44.578    packet_decoder_i1/rx_nibble_reg[2]
  -------------------------------------------------------------------
                         required time                         44.578    
                         arrival time                         -40.786    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             3.792ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.672ns  (logic 0.580ns (10.226%)  route 5.092ns (89.774%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 44.818 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.618    40.188    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.124    40.312 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.474    40.786    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.447    44.818    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[3]/C
                         clock pessimism              0.000    44.818    
                         clock uncertainty           -0.035    44.783    
    SLICE_X47Y12         FDRE (Setup_fdre_C_CE)      -0.205    44.578    packet_decoder_i1/rx_nibble_reg[3]
  -------------------------------------------------------------------
                         required time                         44.578    
                         arrival time                         -40.786    
  -------------------------------------------------------------------
                         slack                                  3.792    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/eth_rx_dv_prev_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.038ns  (logic 0.456ns (9.050%)  route 4.582ns (90.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.582    40.152    packet_decoder_i1/reset_n
    SLICE_X45Y11         FDRE                                         r  packet_decoder_i1/eth_rx_dv_prev_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X45Y11         FDRE                                         r  packet_decoder_i1/eth_rx_dv_prev_reg/C
                         clock pessimism              0.000    44.819    
                         clock uncertainty           -0.035    44.784    
    SLICE_X45Y11         FDRE (Setup_fdre_C_CE)      -0.205    44.579    packet_decoder_i1/eth_rx_dv_prev_reg
  -------------------------------------------------------------------
                         required time                         44.579    
                         arrival time                         -40.152    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/nibble_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.258ns  (logic 0.580ns (11.031%)  route 4.678ns (88.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 44.823 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          4.678    40.248    packet_decoder_i1/reset_n
    SLICE_X49Y10         LUT5 (Prop_lut5_I1_O)        0.124    40.372 r  packet_decoder_i1/nibble_i_1/O
                         net (fo=1, routed)           0.000    40.372    packet_decoder_i1/nibble_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.452    44.823    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
                         clock pessimism              0.000    44.823    
                         clock uncertainty           -0.035    44.788    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.029    44.817    packet_decoder_i1/nibble_reg
  -------------------------------------------------------------------
                         required time                         44.817    
                         arrival time                         -40.372    
  -------------------------------------------------------------------
                         slack                                  4.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/nibble_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.186ns (8.387%)  route 2.032ns (91.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.032     3.648    packet_decoder_i1/reset_n
    SLICE_X49Y10         LUT5 (Prop_lut5_I1_O)        0.045     3.693 r  packet_decoder_i1/nibble_i_1/O
                         net (fo=1, routed)           0.000     3.693    packet_decoder_i1/nibble_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.991    packet_decoder_i1/CLK
    SLICE_X49Y10         FDRE                                         r  packet_decoder_i1/nibble_reg/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.027    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.091     2.118    packet_decoder_i1/nibble_reg
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           3.693    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.699ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/eth_rx_dv_prev_reg/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.382%)  route 2.068ns (93.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.068     3.685    packet_decoder_i1/reset_n
    SLICE_X45Y11         FDRE                                         r  packet_decoder_i1/eth_rx_dv_prev_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.989    packet_decoder_i1/CLK
    SLICE_X45Y11         FDRE                                         r  packet_decoder_i1/eth_rx_dv_prev_reg/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.025    
    SLICE_X45Y11         FDRE (Hold_fdre_C_CE)       -0.039     1.986    packet_decoder_i1/eth_rx_dv_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           3.685    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.186ns (7.737%)  route 2.218ns (92.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.072     3.688    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045     3.733 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.146     3.879    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.987    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[0]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X47Y12         FDRE (Hold_fdre_C_CE)       -0.039     1.984    packet_decoder_i1/rx_nibble_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.186ns (7.737%)  route 2.218ns (92.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.072     3.688    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045     3.733 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.146     3.879    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.987    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[1]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X47Y12         FDRE (Hold_fdre_C_CE)       -0.039     1.984    packet_decoder_i1/rx_nibble_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.186ns (7.737%)  route 2.218ns (92.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.072     3.688    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045     3.733 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.146     3.879    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.987    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[2]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X47Y12         FDRE (Hold_fdre_C_CE)       -0.039     1.984    packet_decoder_i1/rx_nibble_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/rx_nibble_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.186ns (7.737%)  route 2.218ns (92.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.072     3.688    packet_decoder_i1/reset_n
    SLICE_X47Y11         LUT5 (Prop_lut5_I3_O)        0.045     3.733 r  packet_decoder_i1/rx_nibble[3]_i_1/O
                         net (fo=4, routed)           0.146     3.879    packet_decoder_i1/rx_nibble0
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.987    packet_decoder_i1/CLK
    SLICE_X47Y12         FDRE                                         r  packet_decoder_i1/rx_nibble_reg[3]/C
                         clock pessimism              0.000     1.987    
                         clock uncertainty            0.035     2.023    
    SLICE_X47Y12         FDRE (Hold_fdre_C_CE)       -0.039     1.984    packet_decoder_i1/rx_nibble_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  1.896    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.373ns  (required time - arrival time)
  Source:                 not_simul.phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.456ns (21.127%)  route 1.702ns (78.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 44.807 - 40.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          1.564     5.004    C
    SLICE_X29Y39         FDRE                                         r  not_simul.phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.456     5.460 r  not_simul.phy_ready_reg/Q
                         net (fo=2, routed)           1.702     7.163    phy_ready
    SLICE_X28Y29         FDRE                                         r  tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.439    44.807    eth_tx_clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  tx_ready_meta_reg/C
                         clock pessimism              0.000    44.807    
                         clock uncertainty           -0.204    44.603    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.067    44.536    tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         44.536    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                 37.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 not_simul.phy_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tx_ready_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.314%)  route 0.673ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout1_buf/O
                         net (fo=28, routed)          0.561     1.693    C
    SLICE_X29Y39         FDRE                                         r  not_simul.phy_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y39         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  not_simul.phy_ready_reg/Q
                         net (fo=2, routed)           0.673     2.507    phy_ready
    SLICE_X28Y29         FDRE                                         r  tx_ready_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    eth_tx_clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  tx_ready_meta_reg/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.204     2.179    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.070     2.249    tx_ready_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.258    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.165ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.376ns  (logic 0.518ns (21.801%)  route 1.858ns (78.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 44.806 - 40.000 ) 
    Source Clock Delay      (SCD):    4.991ns = ( 24.991 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.551    24.991    axis_eth_i1/clk_out2
    SLICE_X52Y25         FDCE                                         r  axis_eth_i1/packet_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.518    25.509 r  axis_eth_i1/packet_counter_reg[14]/Q
                         net (fo=3, routed)           1.858    27.367    axis_eth_i1/packet_counter_reg[14]
    SLICE_X53Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.438    44.806    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[14]/C
                         clock pessimism              0.000    44.806    
                         clock uncertainty           -0.193    44.613    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)       -0.081    44.532    axis_eth_i1/e_packet_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         44.532    
                         arrival time                         -27.367    
  -------------------------------------------------------------------
                         slack                                 17.165    

Slack (MET) :             17.196ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.321ns  (logic 0.518ns (22.317%)  route 1.803ns (77.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 44.806 - 40.000 ) 
    Source Clock Delay      (SCD):    4.991ns = ( 24.991 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.551    24.991    axis_eth_i1/clk_out2
    SLICE_X52Y24         FDCE                                         r  axis_eth_i1/packet_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y24         FDCE (Prop_fdce_C_Q)         0.518    25.509 r  axis_eth_i1/packet_counter_reg[11]/Q
                         net (fo=3, routed)           1.803    27.312    axis_eth_i1/packet_counter_reg[11]
    SLICE_X51Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.438    44.806    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[11]/C
                         clock pessimism              0.000    44.806    
                         clock uncertainty           -0.193    44.613    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)       -0.105    44.508    axis_eth_i1/e_packet_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         44.508    
                         arrival time                         -27.312    
  -------------------------------------------------------------------
                         slack                                 17.196    

Slack (MET) :             17.222ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.333ns  (logic 0.518ns (22.206%)  route 1.815ns (77.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 44.806 - 40.000 ) 
    Source Clock Delay      (SCD):    4.991ns = ( 24.991 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.551    24.991    axis_eth_i1/clk_out2
    SLICE_X52Y25         FDCE                                         r  axis_eth_i1/packet_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.518    25.509 r  axis_eth_i1/packet_counter_reg[13]/Q
                         net (fo=3, routed)           1.815    27.324    axis_eth_i1/packet_counter_reg[13]
    SLICE_X53Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.438    44.806    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[13]/C
                         clock pessimism              0.000    44.806    
                         clock uncertainty           -0.193    44.613    
    SLICE_X53Y25         FDRE (Setup_fdre_C_D)       -0.067    44.546    axis_eth_i1/e_packet_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         44.546    
                         arrival time                         -27.324    
  -------------------------------------------------------------------
                         slack                                 17.222    

Slack (MET) :             17.245ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.295ns  (logic 0.518ns (22.568%)  route 1.777ns (77.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 24.994 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.554    24.994    axis_eth_i1/clk_out2
    SLICE_X52Y27         FDCE                                         r  axis_eth_i1/packet_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518    25.512 r  axis_eth_i1/packet_counter_reg[21]/Q
                         net (fo=3, routed)           1.777    27.290    axis_eth_i1/packet_counter_reg[21]
    SLICE_X53Y27         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[21]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.193    44.616    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.081    44.535    axis_eth_i1/e_packet_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         44.535    
                         arrival time                         -27.290    
  -------------------------------------------------------------------
                         slack                                 17.245    

Slack (MET) :             17.310ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.209ns  (logic 0.518ns (23.451%)  route 1.691ns (76.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 24.994 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.554    24.994    axis_eth_i1/clk_out2
    SLICE_X52Y22         FDCE                                         r  axis_eth_i1/packet_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.518    25.512 r  axis_eth_i1/packet_counter_reg[3]/Q
                         net (fo=3, routed)           1.691    27.203    axis_eth_i1/packet_counter_reg[3]
    SLICE_X51Y23         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.440    44.808    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[3]/C
                         clock pessimism              0.000    44.808    
                         clock uncertainty           -0.193    44.615    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)       -0.102    44.513    axis_eth_i1/e_packet_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         44.513    
                         arrival time                         -27.203    
  -------------------------------------------------------------------
                         slack                                 17.310    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.232ns  (logic 0.518ns (23.212%)  route 1.714ns (76.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 24.994 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.554    24.994    axis_eth_i1/clk_out2
    SLICE_X52Y27         FDCE                                         r  axis_eth_i1/packet_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518    25.512 r  axis_eth_i1/packet_counter_reg[20]/Q
                         net (fo=3, routed)           1.714    27.226    axis_eth_i1/packet_counter_reg[20]
    SLICE_X53Y27         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[20]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.193    44.616    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.067    44.549    axis_eth_i1/e_packet_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         44.549    
                         arrival time                         -27.226    
  -------------------------------------------------------------------
                         slack                                 17.323    

Slack (MET) :             17.385ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.176ns  (logic 0.518ns (23.810%)  route 1.658ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    4.993ns = ( 24.993 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.553    24.993    axis_eth_i1/clk_out2
    SLICE_X52Y26         FDCE                                         r  axis_eth_i1/packet_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.518    25.511 r  axis_eth_i1/packet_counter_reg[18]/Q
                         net (fo=3, routed)           1.658    27.169    axis_eth_i1/packet_counter_reg[18]
    SLICE_X53Y26         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.440    44.808    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y26         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[18]/C
                         clock pessimism              0.000    44.808    
                         clock uncertainty           -0.193    44.615    
    SLICE_X53Y26         FDRE (Setup_fdre_C_D)       -0.061    44.554    axis_eth_i1/e_packet_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         44.554    
                         arrival time                         -27.169    
  -------------------------------------------------------------------
                         slack                                 17.385    

Slack (MET) :             17.385ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.176ns  (logic 0.518ns (23.810%)  route 1.658ns (76.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    4.994ns = ( 24.994 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.554    24.994    axis_eth_i1/clk_out2
    SLICE_X52Y27         FDCE                                         r  axis_eth_i1/packet_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.518    25.512 r  axis_eth_i1/packet_counter_reg[22]/Q
                         net (fo=3, routed)           1.658    27.170    axis_eth_i1/packet_counter_reg[22]
    SLICE_X53Y27         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[22]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.193    44.616    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.061    44.555    axis_eth_i1/e_packet_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         44.555    
                         arrival time                         -27.170    
  -------------------------------------------------------------------
                         slack                                 17.385    

Slack (MET) :             17.410ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.103ns  (logic 0.518ns (24.633%)  route 1.585ns (75.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 44.806 - 40.000 ) 
    Source Clock Delay      (SCD):    4.991ns = ( 24.991 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.551    24.991    axis_eth_i1/clk_out2
    SLICE_X52Y25         FDCE                                         r  axis_eth_i1/packet_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDCE (Prop_fdce_C_Q)         0.518    25.509 r  axis_eth_i1/packet_counter_reg[12]/Q
                         net (fo=3, routed)           1.585    27.094    axis_eth_i1/packet_counter_reg[12]
    SLICE_X51Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.438    44.806    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[12]/C
                         clock pessimism              0.000    44.806    
                         clock uncertainty           -0.193    44.613    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)       -0.109    44.504    axis_eth_i1/e_packet_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         44.504    
                         arrival time                         -27.094    
  -------------------------------------------------------------------
                         slack                                 17.410    

Slack (MET) :             17.418ns  (required time - arrival time)
  Source:                 axis_eth_i1/packet_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_tx_clk rise@40.000ns - clk_out2_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.109ns  (logic 0.518ns (24.557%)  route 1.591ns (75.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    4.997ns = ( 24.997 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600    21.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    21.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    23.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    23.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.557    24.997    axis_eth_i1/clk_out2
    SLICE_X52Y28         FDCE                                         r  axis_eth_i1/packet_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.518    25.515 r  axis_eth_i1/packet_counter_reg[27]/Q
                         net (fo=3, routed)           1.591    27.107    axis_eth_i1/packet_counter_reg[27]
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[27]/C
                         clock pessimism              0.000    44.811    
                         clock uncertainty           -0.193    44.618    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)       -0.093    44.525    axis_eth_i1/e_packet_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         44.525    
                         arrival time                         -27.107    
  -------------------------------------------------------------------
                         slack                                 17.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.164ns (23.061%)  route 0.547ns (76.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.556     1.688    axis_eth_i1/clk_out2
    SLICE_X52Y22         FDCE                                         r  axis_eth_i1/packet_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  axis_eth_i1/packet_counter_reg[1]/Q
                         net (fo=3, routed)           0.547     2.399    axis_eth_i1/packet_counter_reg[1]
    SLICE_X51Y23         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.193     2.168    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.061     2.229    axis_eth_i1/e_packet_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.206%)  route 0.575ns (77.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     1.689    axis_eth_i1/clk_out2
    SLICE_X52Y29         FDCE                                         r  axis_eth_i1/packet_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  axis_eth_i1/packet_counter_reg[30]/Q
                         net (fo=3, routed)           0.575     2.428    axis_eth_i1/packet_counter_reg[30]
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.979    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[30]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.193     2.171    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.071     2.242    axis_eth_i1/e_packet_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.186%)  route 0.575ns (77.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.554     1.686    axis_eth_i1/clk_out2
    SLICE_X52Y23         FDCE                                         r  axis_eth_i1/packet_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.850 r  axis_eth_i1/packet_counter_reg[4]/Q
                         net (fo=3, routed)           0.575     2.425    axis_eth_i1/packet_counter_reg[4]
    SLICE_X53Y24         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.823     1.975    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[4]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.193     2.167    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.070     2.237    axis_eth_i1/e_packet_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.164ns (22.126%)  route 0.577ns (77.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.554     1.686    axis_eth_i1/clk_out2
    SLICE_X52Y23         FDCE                                         r  axis_eth_i1/packet_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.850 r  axis_eth_i1/packet_counter_reg[6]/Q
                         net (fo=3, routed)           0.577     2.427    axis_eth_i1/packet_counter_reg[6]
    SLICE_X53Y24         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.823     1.975    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[6]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.193     2.167    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.070     2.237    axis_eth_i1/e_packet_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.792%)  route 0.589ns (78.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     1.689    axis_eth_i1/clk_out2
    SLICE_X52Y29         FDCE                                         r  axis_eth_i1/packet_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  axis_eth_i1/packet_counter_reg[29]/Q
                         net (fo=3, routed)           0.589     2.442    axis_eth_i1/packet_counter_reg[29]
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.979    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[29]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.193     2.171    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.075     2.246    axis_eth_i1/e_packet_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.164ns (21.892%)  route 0.585ns (78.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.554     1.686    axis_eth_i1/clk_out2
    SLICE_X52Y23         FDCE                                         r  axis_eth_i1/packet_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     1.850 r  axis_eth_i1/packet_counter_reg[5]/Q
                         net (fo=3, routed)           0.585     2.435    axis_eth_i1/packet_counter_reg[5]
    SLICE_X53Y24         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.823     1.975    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y24         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[5]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.193     2.167    
    SLICE_X53Y24         FDRE (Hold_fdre_C_D)         0.066     2.233    axis_eth_i1/e_packet_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.181%)  route 0.575ns (77.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.556     1.688    axis_eth_i1/clk_out2
    SLICE_X52Y22         FDCE                                         r  axis_eth_i1/packet_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  axis_eth_i1/packet_counter_reg[2]/Q
                         net (fo=3, routed)           0.575     2.427    axis_eth_i1/packet_counter_reg[2]
    SLICE_X51Y23         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X51Y23         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[2]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.193     2.168    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.057     2.225    axis_eth_i1/e_packet_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.164ns (21.718%)  route 0.591ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.556     1.688    axis_eth_i1/clk_out2
    SLICE_X52Y27         FDCE                                         r  axis_eth_i1/packet_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  axis_eth_i1/packet_counter_reg[23]/Q
                         net (fo=3, routed)           0.591     2.443    axis_eth_i1/packet_counter_reg[23]
    SLICE_X51Y26         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[23]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.193     2.168    
    SLICE_X51Y26         FDRE (Hold_fdre_C_D)         0.066     2.234    axis_eth_i1/e_packet_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.164ns (21.349%)  route 0.604ns (78.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.557     1.689    axis_eth_i1/clk_out2
    SLICE_X52Y29         FDCE                                         r  axis_eth_i1/packet_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  axis_eth_i1/packet_counter_reg[31]/Q
                         net (fo=2, routed)           0.604     2.457    axis_eth_i1/packet_counter_reg[31]
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.979    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[31]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.193     2.171    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.076     2.247    axis_eth_i1/e_packet_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 axis_eth_i1/packet_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/e_packet_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.164ns (22.144%)  route 0.577ns (77.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.556     1.688    axis_eth_i1/clk_out2
    SLICE_X52Y28         FDCE                                         r  axis_eth_i1/packet_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.164     1.852 r  axis_eth_i1/packet_counter_reg[26]/Q
                         net (fo=3, routed)           0.577     2.429    axis_eth_i1/packet_counter_reg[26]
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.979    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  axis_eth_i1/e_packet_counter_reg[26]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.193     2.171    
    SLICE_X53Y28         FDRE (Hold_fdre_C_D)         0.047     2.218    axis_eth_i1/e_packet_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.210    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.578ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.159%)  route 1.432ns (75.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.432     6.899    display_top_i1/reset
    SLICE_X48Y39         FDCE                                         f  display_top_i1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y39         FDCE                                         r  display_top_i1/counter_reg[2]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 17.578    

Slack (MET) :             17.578ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.159%)  route 1.432ns (75.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.432     6.899    display_top_i1/reset
    SLICE_X48Y39         FDCE                                         f  display_top_i1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y39         FDCE                                         r  display_top_i1/counter_reg[3]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 17.578    

Slack (MET) :             17.578ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.159%)  route 1.432ns (75.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.432     6.899    display_top_i1/reset
    SLICE_X48Y39         FDCE                                         f  display_top_i1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y39         FDCE                                         r  display_top_i1/counter_reg[4]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 17.578    

Slack (MET) :             17.578ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.159%)  route 1.432ns (75.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.432     6.899    display_top_i1/reset
    SLICE_X48Y39         FDCE                                         f  display_top_i1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y39         FDCE                                         r  display_top_i1/counter_reg[7]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 17.578    

Slack (MET) :             17.578ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.456ns (24.159%)  route 1.432ns (75.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.432     6.899    display_top_i1/reset
    SLICE_X48Y39         FDCE                                         f  display_top_i1/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y39         FDCE                                         r  display_top_i1/counter_reg[8]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y39         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                 17.578    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.456ns (24.416%)  route 1.412ns (75.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.412     6.879    display_top_i1/reset
    SLICE_X48Y40         FDCE                                         f  display_top_i1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y40         FDCE                                         r  display_top_i1/counter_reg[10]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y40         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 17.598    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.456ns (24.416%)  route 1.412ns (75.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.412     6.879    display_top_i1/reset
    SLICE_X48Y40         FDCE                                         f  display_top_i1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y40         FDCE                                         r  display_top_i1/counter_reg[11]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y40         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 17.598    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.456ns (24.416%)  route 1.412ns (75.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.412     6.879    display_top_i1/reset
    SLICE_X48Y40         FDCE                                         f  display_top_i1/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y40         FDCE                                         r  display_top_i1/counter_reg[12]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y40         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 17.598    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.456ns (24.416%)  route 1.412ns (75.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.412     6.879    display_top_i1/reset
    SLICE_X48Y40         FDCE                                         f  display_top_i1/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y40         FDCE                                         r  display_top_i1/counter_reg[13]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y40         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 17.598    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.456ns (24.416%)  route 1.412ns (75.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 24.682 - 20.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.600     1.600    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.688 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655     3.344    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.440 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.571     5.011    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.467 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         1.412     6.879    display_top_i1/reset
    SLICE_X48Y40         FDCE                                         f  display_top_i1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.449    24.682    display_top_i1/clk_out2
    SLICE_X48Y40         FDCE                                         r  display_top_i1/counter_reg[6]/C
                         clock pessimism              0.287    24.969    
                         clock uncertainty           -0.087    24.882    
    SLICE_X48Y40         FDCE (Recov_fdce_C_CLR)     -0.405    24.477    display_top_i1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.477    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                 17.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.567     1.699    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X56Y7          FDPE                                         r  uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDPE (Prop_fdpe_C_Q)         0.148     1.847 f  uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.966    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X57Y8          FDPE                                         f  uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.836     2.287    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X57Y8          FDPE                                         r  uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.572     1.715    
    SLICE_X57Y8          FDPE (Remov_fdpe_C_PRE)     -0.148     1.567    uartdump_i1/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.565     1.697    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X51Y9          FDPE                                         r  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDPE (Prop_fdpe_C_Q)         0.128     1.825 f  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.988    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X53Y9          FDPE                                         f  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.836     2.287    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X53Y9          FDPE                                         r  uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.574     1.713    
    SLICE_X53Y9          FDPE (Remov_fdpe_C_PRE)     -0.149     1.564    uartdump_i3/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.640%)  route 0.165ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.558     1.690    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X53Y19         FDPE                                         r  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.818 f  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.165     1.983    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X51Y19         FDPE                                         f  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X51Y19         FDPE                                         r  uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.574     1.704    
    SLICE_X51Y19         FDPE (Remov_fdpe_C_PRE)     -0.149     1.555    uartdump_i2/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     1.694    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X52Y14         FDPE                                         r  uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y14         FDPE (Prop_fdpe_C_Q)         0.148     1.842 f  uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178     2.020    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X52Y13         FDPE                                         f  uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.832     2.283    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X52Y13         FDPE                                         r  uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.574     1.709    
    SLICE_X52Y13         FDPE (Remov_fdpe_C_PRE)     -0.124     1.585    uartdump_i4/fifo_2048x8_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.252%)  route 0.182ns (58.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.562     1.694    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y13         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDPE (Prop_fdpe_C_Q)         0.128     1.822 f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.182     2.004    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X51Y11         FDPE                                         f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.835     2.286    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X51Y11         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism             -0.574     1.712    
    SLICE_X51Y11         FDPE (Remov_fdpe_C_PRE)     -0.149     1.563    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.734%)  route 0.230ns (64.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.556     1.688    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X49Y27         FDPE                                         r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDPE (Prop_fdpe_C_Q)         0.128     1.816 f  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.230     2.046    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X51Y27         FDPE                                         f  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.824     2.275    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X51Y27         FDPE                                         r  axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.553     1.722    
    SLICE_X51Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     1.573    axis_eth_i1/fifo_2048x9_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[21]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.566     1.698    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.839 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         0.323     2.162    display_top_i1/reset
    SLICE_X50Y43         FDCE                                         f  display_top_i1/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.837     2.288    display_top_i1/clk_out2
    SLICE_X50Y43         FDCE                                         r  display_top_i1/counter_reg[21]/C
                         clock pessimism             -0.574     1.714    
    SLICE_X50Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    display_top_i1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[22]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.566     1.698    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.839 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         0.323     2.162    display_top_i1/reset
    SLICE_X50Y43         FDCE                                         f  display_top_i1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.837     2.288    display_top_i1/clk_out2
    SLICE_X50Y43         FDCE                                         r  display_top_i1/counter_reg[22]/C
                         clock pessimism             -0.574     1.714    
    SLICE_X50Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    display_top_i1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[27]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.566     1.698    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.839 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         0.323     2.162    display_top_i1/reset
    SLICE_X50Y43         FDCE                                         f  display_top_i1/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.837     2.288    display_top_i1/clk_out2
    SLICE_X50Y43         FDCE                                         r  display_top_i1/counter_reg[27]/C
                         clock pessimism             -0.574     1.714    
    SLICE_X50Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    display_top_i1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 display_top_i1/resetShift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            display_top_i1/counter_reg[31]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.397%)  route 0.323ns (69.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.574ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     0.556    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.606 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     1.106    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.132 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.566     1.698    display_top_i1/clk_out2
    SLICE_X53Y46         FDRE                                         r  display_top_i1/resetShift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.839 f  display_top_i1/resetShift_reg[0]/Q
                         net (fo=115, routed)         0.323     2.162    display_top_i1/reset
    SLICE_X50Y43         FDCE                                         f  display_top_i1/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.837     2.288    display_top_i1/clk_out2
    SLICE_X50Y43         FDCE                                         r  display_top_i1/counter_reg[31]/C
                         clock pessimism             -0.574     1.714    
    SLICE_X50Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.647    display_top_i1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.515    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartdump_i3/delay_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.518ns  (logic 0.580ns (7.715%)  route 6.938ns (92.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.603    19.173    resetgen_i1/reset_n
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124    19.297 f  resetgen_i1/fifo_2048x8_i1_i_1/O
                         net (fo=148, routed)         3.335    22.632    uartdump_i3/reset_n_o_reg
    SLICE_X48Y5          FDCE                                         f  uartdump_i3/delay_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.451    24.684    uartdump_i3/clk_out2
    SLICE_X48Y5          FDCE                                         r  uartdump_i3/delay_reg[10]/C
                         clock pessimism              0.000    24.684    
                         clock uncertainty           -0.193    24.491    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.405    24.086    uartdump_i3/delay_reg[10]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartdump_i3/delay_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.518ns  (logic 0.580ns (7.715%)  route 6.938ns (92.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.603    19.173    resetgen_i1/reset_n
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124    19.297 f  resetgen_i1/fifo_2048x8_i1_i_1/O
                         net (fo=148, routed)         3.335    22.632    uartdump_i3/reset_n_o_reg
    SLICE_X48Y5          FDCE                                         f  uartdump_i3/delay_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.451    24.684    uartdump_i3/clk_out2
    SLICE_X48Y5          FDCE                                         r  uartdump_i3/delay_reg[11]/C
                         clock pessimism              0.000    24.684    
                         clock uncertainty           -0.193    24.491    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.405    24.086    uartdump_i3/delay_reg[11]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartdump_i3/delay_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.518ns  (logic 0.580ns (7.715%)  route 6.938ns (92.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.603    19.173    resetgen_i1/reset_n
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124    19.297 f  resetgen_i1/fifo_2048x8_i1_i_1/O
                         net (fo=148, routed)         3.335    22.632    uartdump_i3/reset_n_o_reg
    SLICE_X48Y5          FDCE                                         f  uartdump_i3/delay_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.451    24.684    uartdump_i3/clk_out2
    SLICE_X48Y5          FDCE                                         r  uartdump_i3/delay_reg[8]/C
                         clock pessimism              0.000    24.684    
                         clock uncertainty           -0.193    24.491    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.405    24.086    uartdump_i3/delay_reg[8]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartdump_i3/delay_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.518ns  (logic 0.580ns (7.715%)  route 6.938ns (92.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 24.684 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.603    19.173    resetgen_i1/reset_n
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.124    19.297 f  resetgen_i1/fifo_2048x8_i1_i_1/O
                         net (fo=148, routed)         3.335    22.632    uartdump_i3/reset_n_o_reg
    SLICE_X48Y5          FDCE                                         f  uartdump_i3/delay_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.451    24.684    uartdump_i3/clk_out2
    SLICE_X48Y5          FDCE                                         r  uartdump_i3/delay_reg[9]/C
                         clock pessimism              0.000    24.684    
                         clock uncertainty           -0.193    24.491    
    SLICE_X48Y5          FDCE (Recov_fdce_C_CLR)     -0.405    24.086    uartdump_i3/delay_reg[9]
  -------------------------------------------------------------------
                         required time                         24.086    
                         arrival time                         -22.632    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/timestamp_reg[60]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.435ns  (logic 0.580ns (7.801%)  route 6.855ns (92.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.954    18.524    resetgen_i1/reset_n
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.124    18.648 f  resetgen_i1/bcounter[9]_i_2/O
                         net (fo=120, routed)         3.901    22.549    main_clock_i1/reset_n_o_reg
    SLICE_X38Y31         FDCE                                         f  main_clock_i1/timestamp_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    main_clock_i1/clk_out2
    SLICE_X38Y31         FDCE                                         r  main_clock_i1/timestamp_reg[60]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.156    main_clock_i1/timestamp_reg[60]
  -------------------------------------------------------------------
                         required time                         24.156    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/timestamp_reg[61]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.435ns  (logic 0.580ns (7.801%)  route 6.855ns (92.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.954    18.524    resetgen_i1/reset_n
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.124    18.648 f  resetgen_i1/bcounter[9]_i_2/O
                         net (fo=120, routed)         3.901    22.549    main_clock_i1/reset_n_o_reg
    SLICE_X38Y31         FDCE                                         f  main_clock_i1/timestamp_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    main_clock_i1/clk_out2
    SLICE_X38Y31         FDCE                                         r  main_clock_i1/timestamp_reg[61]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.156    main_clock_i1/timestamp_reg[61]
  -------------------------------------------------------------------
                         required time                         24.156    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/timestamp_reg[62]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.435ns  (logic 0.580ns (7.801%)  route 6.855ns (92.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.954    18.524    resetgen_i1/reset_n
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.124    18.648 f  resetgen_i1/bcounter[9]_i_2/O
                         net (fo=120, routed)         3.901    22.549    main_clock_i1/reset_n_o_reg
    SLICE_X38Y31         FDCE                                         f  main_clock_i1/timestamp_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    main_clock_i1/clk_out2
    SLICE_X38Y31         FDCE                                         r  main_clock_i1/timestamp_reg[62]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.156    main_clock_i1/timestamp_reg[62]
  -------------------------------------------------------------------
                         required time                         24.156    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/timestamp_reg[63]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.435ns  (logic 0.580ns (7.801%)  route 6.855ns (92.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.668ns = ( 24.668 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.954    18.524    resetgen_i1/reset_n
    SLICE_X57Y34         LUT1 (Prop_lut1_I0_O)        0.124    18.648 f  resetgen_i1/bcounter[9]_i_2/O
                         net (fo=120, routed)         3.901    22.549    main_clock_i1/reset_n_o_reg
    SLICE_X38Y31         FDCE                                         f  main_clock_i1/timestamp_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.435    24.668    main_clock_i1/clk_out2
    SLICE_X38Y31         FDCE                                         r  main_clock_i1/timestamp_reg[63]/C
                         clock pessimism              0.000    24.668    
                         clock uncertainty           -0.193    24.475    
    SLICE_X38Y31         FDCE (Recov_fdce_C_CLR)     -0.319    24.156    main_clock_i1/timestamp_reg[63]
  -------------------------------------------------------------------
                         required time                         24.156    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arp_decoder_i1/byte_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.308ns  (logic 0.580ns (7.937%)  route 6.728ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 24.749 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.466    18.035    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    18.159 f  resetgen_i1/ST[1]_i_2/O
                         net (fo=120, routed)         4.262    22.422    arp_decoder_i1/reset_n_o_reg
    SLICE_X65Y11         FDCE                                         f  arp_decoder_i1/byte_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.516    24.749    arp_decoder_i1/clk_out2
    SLICE_X65Y11         FDCE                                         r  arp_decoder_i1/byte_counter_reg[0]/C
                         clock pessimism              0.000    24.749    
                         clock uncertainty           -0.193    24.556    
    SLICE_X65Y11         FDCE (Recov_fdce_C_CLR)     -0.405    24.151    arp_decoder_i1/byte_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         24.151    
                         arrival time                         -22.422    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            arp_decoder_i1/byte_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        7.308ns  (logic 0.580ns (7.937%)  route 6.728ns (92.063%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.749ns = ( 24.749 - 20.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 15.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    11.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    13.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    15.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    15.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          2.466    18.035    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    18.159 f  resetgen_i1/ST[1]_i_2/O
                         net (fo=120, routed)         4.262    22.422    arp_decoder_i1/reset_n_o_reg
    SLICE_X65Y11         FDCE                                         f  arp_decoder_i1/byte_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.482    21.482    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    21.565 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    23.141    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.232 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        1.516    24.749    arp_decoder_i1/clk_out2
    SLICE_X65Y11         FDCE                                         r  arp_decoder_i1/byte_counter_reg[4]/C
                         clock pessimism              0.000    24.749    
                         clock uncertainty           -0.193    24.556    
    SLICE_X65Y11         FDCE (Recov_fdce_C_CLR)     -0.405    24.151    arp_decoder_i1/byte_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.151    
                         arrival time                         -22.422    
  -------------------------------------------------------------------
                         slack                                  1.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[14]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.169%)  route 1.226ns (86.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.509     2.888    main_clock_i1/AR[1]
    SLICE_X48Y32         FDPE                                         f  main_clock_i1/req_counter_reg[14]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     2.279    main_clock_i1/clk_out2
    SLICE_X48Y32         FDPE                                         r  main_clock_i1/req_counter_reg[14]/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.193     2.471    
    SLICE_X48Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     2.376    main_clock_i1/req_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[15]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.169%)  route 1.226ns (86.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.509     2.888    main_clock_i1/AR[1]
    SLICE_X48Y32         FDPE                                         f  main_clock_i1/req_counter_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     2.279    main_clock_i1/clk_out2
    SLICE_X48Y32         FDPE                                         r  main_clock_i1/req_counter_reg[15]/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.193     2.471    
    SLICE_X48Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     2.376    main_clock_i1/req_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[16]/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.186ns (13.169%)  route 1.226ns (86.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.509     2.888    main_clock_i1/AR[1]
    SLICE_X48Y32         FDPE                                         f  main_clock_i1/req_counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.828     2.279    main_clock_i1/clk_out2
    SLICE_X48Y32         FDPE                                         r  main_clock_i1/req_counter_reg[16]/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.193     2.471    
    SLICE_X48Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     2.376    main_clock_i1/req_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.186ns (12.087%)  route 1.353ns (87.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.635     3.014    main_clock_i1/AR[1]
    SLICE_X48Y30         FDCE                                         f  main_clock_i1/req_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     2.277    main_clock_i1/clk_out2
    SLICE_X48Y30         FDCE                                         r  main_clock_i1/req_counter_reg[4]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.193     2.469    
    SLICE_X48Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.377    main_clock_i1/req_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.186ns (12.087%)  route 1.353ns (87.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.635     3.014    main_clock_i1/AR[1]
    SLICE_X48Y30         FDCE                                         f  main_clock_i1/req_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.826     2.277    main_clock_i1/clk_out2
    SLICE_X48Y30         FDCE                                         r  main_clock_i1/req_counter_reg[8]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.193     2.469    
    SLICE_X48Y30         FDCE (Remov_fdce_C_CLR)     -0.092     2.377    main_clock_i1/req_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.972%)  route 1.368ns (88.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.650     3.029    main_clock_i1/AR[1]
    SLICE_X48Y31         FDCE                                         f  main_clock_i1/req_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X48Y31         FDCE                                         r  main_clock_i1/req_counter_reg[10]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.193     2.470    
    SLICE_X48Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.378    main_clock_i1/req_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.972%)  route 1.368ns (88.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.650     3.029    main_clock_i1/AR[1]
    SLICE_X48Y31         FDCE                                         f  main_clock_i1/req_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X48Y31         FDCE                                         r  main_clock_i1/req_counter_reg[11]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.193     2.470    
    SLICE_X48Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.378    main_clock_i1/req_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.972%)  route 1.368ns (88.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.650     3.029    main_clock_i1/AR[1]
    SLICE_X48Y31         FDCE                                         f  main_clock_i1/req_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X48Y31         FDCE                                         r  main_clock_i1/req_counter_reg[12]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.193     2.470    
    SLICE_X48Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.378    main_clock_i1/req_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.972%)  route 1.368ns (88.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.650     3.029    main_clock_i1/AR[1]
    SLICE_X48Y31         FDCE                                         f  main_clock_i1/req_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X48Y31         FDCE                                         r  main_clock_i1/req_counter_reg[1]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.193     2.470    
    SLICE_X48Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.378    main_clock_i1/req_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock_i1/req_counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.186ns (11.972%)  route 1.368ns (88.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.105ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         0.650     3.029    main_clock_i1/AR[1]
    SLICE_X48Y31         FDCE                                         f  main_clock_i1/req_counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     0.824    clk_wiz_0_i1/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.877 r  clk_wiz_0_i1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546     1.422    clk_wiz_0_i1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.451 r  clk_wiz_0_i1/inst/clkout2_buf/O
                         net (fo=1552, routed)        0.827     2.278    main_clock_i1/clk_out2
    SLICE_X48Y31         FDCE                                         r  main_clock_i1/req_counter_reg[28]/C
                         clock pessimism              0.000     2.278    
                         clock uncertainty            0.193     2.470    
    SLICE_X48Y31         FDCE (Remov_fdce_C_CLR)     -0.092     2.378    main_clock_i1/req_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.651    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.226ns  (required time - arrival time)
  Source:                 packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.419ns (35.477%)  route 0.762ns (64.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 44.816 - 40.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.563     5.113    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X43Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.419     5.532 f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.762     6.294    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X42Y14         FDPE                                         f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.445    44.816    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X42Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.275    45.091    
                         clock uncertainty           -0.035    45.056    
    SLICE_X42Y14         FDPE (Recov_fdpe_C_PRE)     -0.536    44.520    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         44.520    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                 38.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.505%)  route 0.254ns (66.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.561     1.471    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X43Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDPE (Prop_fdpe_C_Q)         0.128     1.599 f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.254     1.853    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X42Y14         FDPE                                         f  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.985    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X42Y14         FDPE                                         r  packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.501     1.484    
    SLICE_X42Y14         FDPE (Remov_fdpe_C_PRE)     -0.125     1.359    packet_decoder_i1/fifo_2048x9_dv_i1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.494    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.815ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.703ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[0]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.449ns  (logic 0.580ns (10.643%)  route 4.869ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.203    40.563    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y11         FDCE                                         f  packet_decoder_i1/byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/C
                         clock pessimism              0.000    44.819    
                         clock uncertainty           -0.035    44.784    
    SLICE_X47Y11         FDCE (Recov_fdce_C_CLR)     -0.405    44.379    packet_decoder_i1/byte_reg[0]
  -------------------------------------------------------------------
                         required time                         44.379    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[1]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.449ns  (logic 0.580ns (10.643%)  route 4.869ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.203    40.563    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y11         FDCE                                         f  packet_decoder_i1/byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[1]/C
                         clock pessimism              0.000    44.819    
                         clock uncertainty           -0.035    44.784    
    SLICE_X47Y11         FDCE (Recov_fdce_C_CLR)     -0.405    44.379    packet_decoder_i1/byte_reg[1]
  -------------------------------------------------------------------
                         required time                         44.379    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[2]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.449ns  (logic 0.580ns (10.643%)  route 4.869ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.203    40.563    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y11         FDCE                                         f  packet_decoder_i1/byte_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[2]/C
                         clock pessimism              0.000    44.819    
                         clock uncertainty           -0.035    44.784    
    SLICE_X47Y11         FDCE (Recov_fdce_C_CLR)     -0.405    44.379    packet_decoder_i1/byte_reg[2]
  -------------------------------------------------------------------
                         required time                         44.379    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[3]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.449ns  (logic 0.580ns (10.643%)  route 4.869ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.203    40.563    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y11         FDCE                                         f  packet_decoder_i1/byte_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[3]/C
                         clock pessimism              0.000    44.819    
                         clock uncertainty           -0.035    44.784    
    SLICE_X47Y11         FDCE (Recov_fdce_C_CLR)     -0.405    44.379    packet_decoder_i1/byte_reg[3]
  -------------------------------------------------------------------
                         required time                         44.379    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/e_pcnt_inc_reg/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.449ns  (logic 0.580ns (10.643%)  route 4.869ns (89.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 44.819 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.203    40.563    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X46Y11         FDCE                                         f  packet_decoder_i1/e_pcnt_inc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    44.819    packet_decoder_i1/CLK
    SLICE_X46Y11         FDCE                                         r  packet_decoder_i1/e_pcnt_inc_reg/C
                         clock pessimism              0.000    44.819    
                         clock uncertainty           -0.035    44.784    
    SLICE_X46Y11         FDCE (Recov_fdce_C_CLR)     -0.319    44.465    packet_decoder_i1/e_pcnt_inc_reg
  -------------------------------------------------------------------
                         required time                         44.465    
                         arrival time                         -40.563    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[4]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.257ns  (logic 0.580ns (11.034%)  route 4.677ns (88.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.010    40.370    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[4]/C
                         clock pessimism              0.000    44.817    
                         clock uncertainty           -0.035    44.782    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.405    44.377    packet_decoder_i1/byte_reg[4]
  -------------------------------------------------------------------
                         required time                         44.377    
                         arrival time                         -40.370    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[5]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.257ns  (logic 0.580ns (11.034%)  route 4.677ns (88.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.010    40.370    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[5]/C
                         clock pessimism              0.000    44.817    
                         clock uncertainty           -0.035    44.782    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.405    44.377    packet_decoder_i1/byte_reg[5]
  -------------------------------------------------------------------
                         required time                         44.377    
                         arrival time                         -40.370    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[6]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.257ns  (logic 0.580ns (11.034%)  route 4.677ns (88.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.010    40.370    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[6]/C
                         clock pessimism              0.000    44.817    
                         clock uncertainty           -0.035    44.782    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.405    44.377    packet_decoder_i1/byte_reg[6]
  -------------------------------------------------------------------
                         required time                         44.377    
                         arrival time                         -40.370    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[7]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.257ns  (logic 0.580ns (11.034%)  route 4.677ns (88.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.010    40.370    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[7]/C
                         clock pessimism              0.000    44.817    
                         clock uncertainty           -0.035    44.782    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.405    44.377    packet_decoder_i1/byte_reg[7]
  -------------------------------------------------------------------
                         required time                         44.377    
                         arrival time                         -40.370    
  -------------------------------------------------------------------
                         slack                                  4.006    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[8]/CLR
                            (recovery check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_rx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.257ns  (logic 0.580ns (11.034%)  route 4.677ns (88.966%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 44.817 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.667    37.236    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124    37.360 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         3.010    40.370    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    44.817    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[8]/C
                         clock pessimism              0.000    44.817    
                         clock uncertainty           -0.035    44.782    
    SLICE_X47Y13         FDCE (Recov_fdce_C_CLR)     -0.405    44.377    packet_decoder_i1/byte_reg[8]
  -------------------------------------------------------------------
                         required time                         44.377    
                         arrival time                         -40.370    
  -------------------------------------------------------------------
                         slack                                  4.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/STRX_reg/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.186ns (8.602%)  route 1.976ns (91.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.259     3.638    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X49Y11         FDCE                                         f  packet_decoder_i1/STRX_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.991    packet_decoder_i1/CLK
    SLICE_X49Y11         FDCE                                         r  packet_decoder_i1/STRX_reg/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.027    
    SLICE_X49Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    packet_decoder_i1/STRX_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_dv_reg/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.186ns (8.602%)  route 1.976ns (91.398%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.259     3.638    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X49Y11         FDCE                                         f  packet_decoder_i1/byte_dv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.991    packet_decoder_i1/CLK
    SLICE_X49Y11         FDCE                                         r  packet_decoder_i1/byte_dv_reg/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.035     2.027    
    SLICE_X49Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.935    packet_decoder_i1/byte_dv_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[4]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.403%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.310     3.689    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.986    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[4]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X47Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.930    packet_decoder_i1/byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[5]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.403%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.310     3.689    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.986    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[5]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X47Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.930    packet_decoder_i1/byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[6]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.403%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.310     3.689    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.986    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[6]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X47Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.930    packet_decoder_i1/byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[7]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.403%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.310     3.689    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.986    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[7]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X47Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.930    packet_decoder_i1/byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[8]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.186ns (8.403%)  route 2.028ns (91.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.310     3.689    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y13         FDCE                                         f  packet_decoder_i1/byte_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.831     1.986    packet_decoder_i1/CLK
    SLICE_X47Y13         FDCE                                         r  packet_decoder_i1/byte_reg[8]/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.035     2.022    
    SLICE_X47Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.930    packet_decoder_i1/byte_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.830ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/e_pcnt_inc_reg/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.186ns (8.044%)  route 2.126ns (91.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.409     3.788    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X46Y11         FDCE                                         f  packet_decoder_i1/e_pcnt_inc_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.989    packet_decoder_i1/CLK
    SLICE_X46Y11         FDCE                                         r  packet_decoder_i1/e_pcnt_inc_reg/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.025    
    SLICE_X46Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.958    packet_decoder_i1/e_pcnt_inc_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  1.830    

Slack (MET) :             1.855ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[0]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.186ns (8.044%)  route 2.126ns (91.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.409     3.788    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y11         FDCE                                         f  packet_decoder_i1/byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.989    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[0]/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.025    
    SLICE_X47Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    packet_decoder_i1/byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.855ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            packet_decoder_i1/byte_reg[1]/CLR
                            (removal check against rising-edge clock eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.186ns (8.044%)  route 2.126ns (91.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          0.718     2.334    resetgen_i1/reset_n
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     2.379 f  resetgen_i1/STdec[1]_i_2/O
                         net (fo=120, routed)         1.409     3.788    packet_decoder_i1/reset_n_o_reg[0]
    SLICE_X47Y11         FDCE                                         f  packet_decoder_i1/byte_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  eth_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_rx_clk_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_rx_clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.989    packet_decoder_i1/CLK
    SLICE_X47Y11         FDCE                                         r  packet_decoder_i1/byte_reg[1]/C
                         clock pessimism              0.000     1.989    
                         clock uncertainty            0.035     2.025    
    SLICE_X47Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.933    packet_decoder_i1/byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.788    
  -------------------------------------------------------------------
                         slack                                  1.855    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[28]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.680ns  (logic 0.580ns (10.212%)  route 5.100ns (89.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.478    40.793    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y28         FDCE                                         f  axis_eth_i1/e_delay_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[28]/C
                         clock pessimism              0.000    44.811    
                         clock uncertainty           -0.035    44.775    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.456    axis_eth_i1/e_delay_reg[28]
  -------------------------------------------------------------------
                         required time                         44.456    
                         arrival time                         -40.793    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[29]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.680ns  (logic 0.580ns (10.212%)  route 5.100ns (89.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.478    40.793    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y28         FDCE                                         f  axis_eth_i1/e_delay_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[29]/C
                         clock pessimism              0.000    44.811    
                         clock uncertainty           -0.035    44.775    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.456    axis_eth_i1/e_delay_reg[29]
  -------------------------------------------------------------------
                         required time                         44.456    
                         arrival time                         -40.793    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[30]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.680ns  (logic 0.580ns (10.212%)  route 5.100ns (89.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.478    40.793    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y28         FDCE                                         f  axis_eth_i1/e_delay_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[30]/C
                         clock pessimism              0.000    44.811    
                         clock uncertainty           -0.035    44.775    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.456    axis_eth_i1/e_delay_reg[30]
  -------------------------------------------------------------------
                         required time                         44.456    
                         arrival time                         -40.793    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[31]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.680ns  (logic 0.580ns (10.212%)  route 5.100ns (89.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 44.811 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.478    40.793    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y28         FDCE                                         f  axis_eth_i1/e_delay_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.443    44.811    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  axis_eth_i1/e_delay_reg[31]/C
                         clock pessimism              0.000    44.811    
                         clock uncertainty           -0.035    44.775    
    SLICE_X50Y28         FDCE (Recov_fdce_C_CLR)     -0.319    44.456    axis_eth_i1/e_delay_reg[31]
  -------------------------------------------------------------------
                         required time                         44.456    
                         arrival time                         -40.793    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[24]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 0.580ns (10.782%)  route 4.799ns (89.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.178    40.493    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y27         FDCE                                         f  axis_eth_i1/e_delay_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  axis_eth_i1/e_delay_reg[24]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.035    44.773    
    SLICE_X50Y27         FDCE (Recov_fdce_C_CLR)     -0.319    44.454    axis_eth_i1/e_delay_reg[24]
  -------------------------------------------------------------------
                         required time                         44.454    
                         arrival time                         -40.493    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[25]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 0.580ns (10.782%)  route 4.799ns (89.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.178    40.493    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y27         FDCE                                         f  axis_eth_i1/e_delay_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  axis_eth_i1/e_delay_reg[25]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.035    44.773    
    SLICE_X50Y27         FDCE (Recov_fdce_C_CLR)     -0.319    44.454    axis_eth_i1/e_delay_reg[25]
  -------------------------------------------------------------------
                         required time                         44.454    
                         arrival time                         -40.493    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[26]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 0.580ns (10.782%)  route 4.799ns (89.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.178    40.493    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y27         FDCE                                         f  axis_eth_i1/e_delay_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  axis_eth_i1/e_delay_reg[26]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.035    44.773    
    SLICE_X50Y27         FDCE (Recov_fdce_C_CLR)     -0.319    44.454    axis_eth_i1/e_delay_reg[26]
  -------------------------------------------------------------------
                         required time                         44.454    
                         arrival time                         -40.493    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[27]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.379ns  (logic 0.580ns (10.782%)  route 4.799ns (89.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 44.809 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.178    40.493    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y27         FDCE                                         f  axis_eth_i1/e_delay_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.441    44.809    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  axis_eth_i1/e_delay_reg[27]/C
                         clock pessimism              0.000    44.809    
                         clock uncertainty           -0.035    44.773    
    SLICE_X50Y27         FDCE (Recov_fdce_C_CLR)     -0.319    44.454    axis_eth_i1/e_delay_reg[27]
  -------------------------------------------------------------------
                         required time                         44.454    
                         arrival time                         -40.493    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[20]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 0.580ns (11.071%)  route 4.659ns (88.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.038    40.353    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y26         FDCE                                         f  axis_eth_i1/e_delay_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.440    44.808    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y26         FDCE                                         r  axis_eth_i1/e_delay_reg[20]/C
                         clock pessimism              0.000    44.808    
                         clock uncertainty           -0.035    44.772    
    SLICE_X50Y26         FDCE (Recov_fdce_C_CLR)     -0.319    44.453    axis_eth_i1/e_delay_reg[20]
  -------------------------------------------------------------------
                         required time                         44.453    
                         arrival time                         -40.353    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[21]/CLR
                            (recovery check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (eth_tx_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        5.239ns  (logic 0.580ns (11.071%)  route 4.659ns (88.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 44.808 - 40.000 ) 
    Source Clock Delay      (SCD):    5.114ns = ( 35.114 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562    35.114    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.456    35.570 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          3.621    39.191    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.124    39.315 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          1.038    40.353    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y26         FDCE                                         f  axis_eth_i1/e_delay_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000    40.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         1.440    44.808    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y26         FDCE                                         r  axis_eth_i1/e_delay_reg[21]/C
                         clock pessimism              0.000    44.808    
                         clock uncertainty           -0.035    44.772    
    SLICE_X50Y26         FDCE (Recov_fdce_C_CLR)     -0.319    44.453    axis_eth_i1/e_delay_reg[21]
  -------------------------------------------------------------------
                         required time                         44.453    
                         arrival time                         -40.353    
  -------------------------------------------------------------------
                         slack                                  4.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[10]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.186ns (9.924%)  route 1.688ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.146     3.350    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y23         FDCE                                         f  axis_eth_i1/e_delay_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  axis_eth_i1/e_delay_reg[10]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X50Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.944    axis_eth_i1/e_delay_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[11]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.186ns (9.924%)  route 1.688ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.146     3.350    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y23         FDCE                                         f  axis_eth_i1/e_delay_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  axis_eth_i1/e_delay_reg[11]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X50Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.944    axis_eth_i1/e_delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[8]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.186ns (9.924%)  route 1.688ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.146     3.350    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y23         FDCE                                         f  axis_eth_i1/e_delay_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  axis_eth_i1/e_delay_reg[8]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X50Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.944    axis_eth_i1/e_delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[9]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.186ns (9.924%)  route 1.688ns (90.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.146     3.350    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y23         FDCE                                         f  axis_eth_i1/e_delay_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.824     1.976    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y23         FDCE                                         r  axis_eth_i1/e_delay_reg[9]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X50Y23         FDCE (Remov_fdce_C_CLR)     -0.067     1.944    axis_eth_i1/e_delay_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[4]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.598%)  route 1.752ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.210     3.413    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y22         FDCE                                         f  axis_eth_i1/e_delay_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.978    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y22         FDCE                                         r  axis_eth_i1/e_delay_reg[4]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.946    axis_eth_i1/e_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[5]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.598%)  route 1.752ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.210     3.413    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y22         FDCE                                         f  axis_eth_i1/e_delay_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.978    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y22         FDCE                                         r  axis_eth_i1/e_delay_reg[5]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.946    axis_eth_i1/e_delay_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[6]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.598%)  route 1.752ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.210     3.413    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y22         FDCE                                         f  axis_eth_i1/e_delay_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.978    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y22         FDCE                                         r  axis_eth_i1/e_delay_reg[6]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.946    axis_eth_i1/e_delay_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[7]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.186ns (9.598%)  route 1.752ns (90.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.210     3.413    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y22         FDCE                                         f  axis_eth_i1/e_delay_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.826     1.978    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y22         FDCE                                         r  axis_eth_i1/e_delay_reg[7]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.946    axis_eth_i1/e_delay_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[0]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.186ns (9.338%)  route 1.806ns (90.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.264     3.467    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y21         FDCE                                         f  axis_eth_i1/e_delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.979    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[0]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.947    axis_eth_i1/e_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.520ns  (arrival time - required time)
  Source:                 resetgen_i1/reset_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axis_eth_i1/e_delay_reg[1]/CLR
                            (removal check against rising-edge clock eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.186ns (9.338%)  route 1.806ns (90.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.475    resetgen_i1/CLK100MHZ
    SLICE_X44Y34         FDRE                                         r  resetgen_i1/reset_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  resetgen_i1/reset_n_o_reg/Q
                         net (fo=70, routed)          1.542     3.159    resetgen_i1/reset_n
    SLICE_X48Y23         LUT1 (Prop_lut1_I0_O)        0.045     3.204 f  resetgen_i1/fifo_2048x9_i1_i_1/O
                         net (fo=76, routed)          0.264     3.467    axis_eth_i1/reset_n_o_reg
    SLICE_X50Y21         FDCE                                         f  axis_eth_i1/e_delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  eth_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    eth_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_tx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_tx_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_tx_clk_IBUF_BUFG_inst/O
                         net (fo=140, routed)         0.827     1.979    axis_eth_i1/eth_tx_clk_IBUF_BUFG
    SLICE_X50Y21         FDCE                                         r  axis_eth_i1/e_delay_reg[1]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.035     2.014    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.947    axis_eth_i1/e_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           3.467    
  -------------------------------------------------------------------
                         slack                                  1.520    





