# Design Explorer: Shortcut to "C:\Users\Z585\Desktop\LD1sl\Klasika2\Klasika2.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
addfile C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis.vhd
# Adding file C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd ... Done
vlib C:/Users/Z585/Desktop/LD1sl/Klasika2/work
# Adding library O.K.
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/Z585/Desktop/LD1sl/LD1/dekoderis.vhd
# Compile...
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
entity DEKODERIS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r DEKODERIS -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.DEKODERIS'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: vsim: cannot select specified top-level
add wave *
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Simulation not initialized.
#     while executing
# "error "Simulation not initialized.""
#     (procedure "run" line 6)
#     invoked from within
# "run 1000ns"
#     (file "C:/Users/Z585/Desktop/LD1sl/Klasika2/Klasika2.ado" line 26)
#     invoked from within
# "source {C:/Users/Z585/Desktop/LD1sl/Klasika2/Klasika2.ado}"
#     invoked from within
# "interp eval $slave "source $source_file""
acom -O3 -work work -2002  $dsn/../LD1/dekoderis.vhd $dsn/src/TestBench/dekoderis_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# File: C:\Users\Z585\Desktop\LD1sl\Klasika2\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
SetActiveLib -work
comp -include "C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\LD1\dekoderis.vhd
# Compile Entity "DEKODERIS"
# Compile Architecture "SCHEMATIC" of Entity "DEKODERIS"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
comp -include "$dsn\src\TestBench\dekoderis_TB.vhd" 
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Z585\Desktop\LD1sl\Klasika2\src\TestBench\dekoderis_TB.vhd
# Compile Entity "dekoderis_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "dekoderis_tb"
# Compile Configuration "TESTBENCH_FOR_dekoderis"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim +access +r TESTBENCH_FOR_dekoderis 
# ELBREAD: Elaboration process.
# ELBREAD: Error: You do not have a valid license to simulate VHDL unit 'work.testbench_for_dekoderis'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# Error: asim: cannot select specified top-level
# Error: DO_001 in file C:\Users\Z585\Desktop\LD1sl\Klasika2\src\TestBench\dekoderis_TB_runtest.do line 4
# Error: Cannot run C:\Users\Z585\Desktop\LD1sl\Klasika2\src\TestBench\dekoderis_TB_runtest.do
