#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 17 12:39:26 2020
# Process ID: 10484
# Current directory: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4832 C:\Users\Mohsen\Desktop\zturn_sg_DMA\Mahsa\Zturn_SG_DMA\Zturn_SG_DMA.xpr
# Log file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/vivado.log
# Journal file: C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  c:/Users/Mohsen/Desktop/zturn_sg_DMA/mycores/sample_generator [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/HLS_SampleGn [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:DLU:1.0 DLU_0
endgroup
delete_bd_objs [get_bd_intf_nets sampleGenerator_0_outStream]
connect_bd_intf_net [get_bd_intf_pins DLU_0/outStream] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
delete_bd_objs [get_bd_intf_nets axi_interconnect_3_M02_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_3/M02_AXI] [get_bd_intf_pins DLU_0/s_axi_CRTL_BUS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins DLU_0/inStream]
delete_bd_objs [get_bd_cells sampleGenerator_0]
set_property location {3 721 314} [get_bd_cells DLU_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins DLU_0/ap_clk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
assign_bd_address [get_bd_addr_segs {DLU_0/s_axi_CRTL_BUS/Reg }]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
open_run impl_1
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
report_power -name {power_1}
open_bd_design {C:/Users/Mohsen/Desktop/zturn_sg_DMA/Mahsa/Zturn_SG_DMA/Zturn_SG_DMA.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
set_property LOCK_UPGRADE 1 [get_bd_cells /DLU_0]
report_ip_status -name ip_status 
save_bd_design
regenerate_bd_layout
save_bd_design
