Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr  4 04:04:06 2021
| Host         : DESKTOP-C2974B1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file instruction_fetch_methodology_drc_routed.rpt -pb instruction_fetch_methodology_drc_routed.pb -rpx instruction_fetch_methodology_drc_routed.rpx
| Design       : instruction_fetch
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 1          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between if_id_instr_OBUF[31]_inst_i_2/I0 and if_id_instr_OBUF[31]_inst_i_2/O to disable the timing loop
Related violations: <none>


