INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-311] analyzing module Single_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/question1_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider_t
