# //  Questa Sim
# //  Version 10.7b_1 linux Jul 26 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 10.7b_1 Lib Mapping Utility 2018.07 Jul 26 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:41:47 on Apr 24,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/ctrl_aux.v 
# -- Skipping module RBUF
# -- Skipping module CLKDIV
# 
# Top level modules:
# 	RBUF
# 	CLKDIV
# End time: 17:41:47 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:41:47 on Apr 24,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/mem8.v 
# -- Skipping module mem8
# 
# Top level modules:
# 	mem8
# End time: 17:41:48 on Apr 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:41:48 on Apr 24,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/mem/inpmem.v 
# -- Skipping module INPMEM
# 
# Top level modules:
# 	INPMEM
# End time: 17:41:48 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:41:48 on Apr 24,2022
# vlog -reportprogress 300 "+acc" -incr ../../verilog/ctrl/arr_controller.v 
# -- Skipping module ARR_CTRL_16x16
# 
# Top level modules:
# 	ARR_CTRL_16x16
# End time: 17:41:48 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vlog 10.7b_1 Compiler 2018.07 Jul 26 2018
# Start time: 17:41:48 on Apr 24,2022
# vlog -reportprogress 300 "+acc" -incr tb_ctrl.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:41:48 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim "+acc" -t ps -lib work testbench 
# Start time: 17:41:48 on Apr 24,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.testbench(fast)
# Loading work.ARR_CTRL_16x16(fast)
# Loading work.CLKDIV(fast)
# Loading work.INPMEM(fast)
# Loading work.mem8(fast)
# Loading work.RBUF(fast)
# Loading work.RBUF(fast__1)
# Loading work.RBUF(fast__2)
# Loading work.RBUF(fast__3)
# Loading work.RBUF(fast__4)
# Loading work.RBUF(fast__5)
# Loading work.RBUF(fast__6)
# Loading work.RBUF(fast__7)
# Loading work.RBUF(fast__8)
# Loading work.RBUF(fast__9)
# Loading work.RBUF(fast__10)
# Loading work.RBUF(fast__11)
# Loading work.RBUF(fast__12)
# Loading work.RBUF(fast__13)
# Loading work.RBUF(fast__14)
# Loading work.RBUF(fast__15)
# ** Note: $finish    : tb_ctrl.v(92)
#    Time: 34350 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_ctrl.v line 92
# End time: 17:54:47 on Apr 24,2022, Elapsed time: 0:12:59
# Errors: 0, Warnings: 1
