Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Aug 27 14:35:08 2024
| Host         : DESKTOP-H9C91L2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_demo_dvi_timing_summary_routed.rpt -pb display_demo_dvi_timing_summary_routed.pb -rpx display_demo_dvi_timing_summary_routed.rpx -warn_on_violation
| Design       : display_demo_dvi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   270         
TIMING-18  Warning   Missing input or output delay     7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.093        0.000                      0               222082        0.013        0.000                      0               222082        0.538        0.000                       0                138341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  clk_1x_pre  {0.000 6.734}        13.468          74.250          
  clk_5x_pre  {0.000 1.347}        2.694           371.250         
  clk_fb      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.093        0.000                      0               219200        0.013        0.000                      0               219200        3.000        0.000                       0                138073  
  clk_1x_pre        0.691        0.000                      0                 2882        0.122        0.000                      0                 2882        6.234        0.000                       0                   256  
  clk_5x_pre                                                                                                                                                    0.538        0.000                       0                    10  
  clk_fb                                                                                                                                                       48.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_5x_pre                  
(none)        clk_fb                      
(none)                      clk_1x_pre    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[15][64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.975ns  (logic 3.024ns (30.315%)  route 6.951ns (69.685%))
  Logic Levels:           18  (CARRY4=17 LUT1=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.201ns = ( 15.201 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.659     5.344    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X55Y199        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[15][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_fdre_C_Q)         0.456     5.800 f  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[15][64]/Q
                         net (fo=134, routed)         6.942    12.742    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[15][64]
    SLICE_X50Y61         LUT1 (Prop_lut1_I0_O)        0.152    12.894 r  raymarcher/ss/msdi_3/tc/tc/sc1/x[16][3]_i_2__9/O
                         net (fo=1, routed)           0.000    12.894    raymarcher/ss/msdi_3/tc/tc/sc1/p_0_out__13
    SLICE_X50Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    13.377 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.377    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][3]_i_1__9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.491    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][7]_i_1__9_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][11]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.605    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][11]_i_1__9_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.719    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][15]_i_1__9_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.833    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][19]_i_1__9_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.947    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][23]_i_1__9_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][27]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.061    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][27]_i_1__9_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][31]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.175    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][31]_i_1__9_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][35]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.289    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][35]_i_1__9_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][39]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.403    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][39]_i_1__9_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][43]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.517    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][43]_i_1__9_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][47]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.631    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][47]_i_1__9_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][51]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.745    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][51]_i_1__9_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][55]_i_1__9/CO[3]
                         net (fo=1, routed)           0.009    14.868    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][55]_i_1__9_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][59]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.982    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][59]_i_1__9_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.096 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][63]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    15.096    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][63]_i_1__9_n_0
    SLICE_X50Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    15.319 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][64]_i_1__9/O[0]
                         net (fo=1, routed)           0.000    15.319    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][64]_i_1__9_n_7
    SLICE_X50Y77         FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.701    15.201    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][64]/C
                         clock pessimism              0.185    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X50Y77         FDRE (Setup_fdre_C_D)        0.062    15.412    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][64]
  -------------------------------------------------------------------
                         required time                         15.412    
                         arrival time                         -15.319    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[15][64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.972ns  (logic 3.021ns (30.294%)  route 6.951ns (69.706%))
  Logic Levels:           17  (CARRY4=16 LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 15.200 - 10.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.659     5.344    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X55Y199        FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[15][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_fdre_C_Q)         0.456     5.800 f  raymarcher/ss/msdi_3/tc/tc/sc1/z_reg[15][64]/Q
                         net (fo=134, routed)         6.942    12.742    raymarcher/ss/msdi_3/tc/tc/sc1/z_reg_n_0_[15][64]
    SLICE_X50Y61         LUT1 (Prop_lut1_I0_O)        0.152    12.894 r  raymarcher/ss/msdi_3/tc/tc/sc1/x[16][3]_i_2__9/O
                         net (fo=1, routed)           0.000    12.894    raymarcher/ss/msdi_3/tc/tc/sc1/p_0_out__13
    SLICE_X50Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    13.377 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][3]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.377    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][3]_i_1__9_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.491 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][7]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.491    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][7]_i_1__9_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.605 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][11]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.605    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][11]_i_1__9_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][15]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.719    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][15]_i_1__9_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.833 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][19]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.833    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][19]_i_1__9_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.947 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][23]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    13.947    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][23]_i_1__9_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.061 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][27]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.061    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][27]_i_1__9_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.175 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][31]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.175    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][31]_i_1__9_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.289 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][35]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.289    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][35]_i_1__9_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.403 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][39]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.403    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][39]_i_1__9_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.517 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][43]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.517    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][43]_i_1__9_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.631 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][47]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.631    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][47]_i_1__9_n_0
    SLICE_X50Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.745 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][51]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.745    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][51]_i_1__9_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.859 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][55]_i_1__9/CO[3]
                         net (fo=1, routed)           0.009    14.868    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][55]_i_1__9_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.982 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][59]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000    14.982    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][59]_i_1__9_n_0
    SLICE_X50Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.316 r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][63]_i_1__9/O[1]
                         net (fo=1, routed)           0.000    15.316    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][63]_i_1__9_n_6
    SLICE_X50Y76         FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.700    15.200    raymarcher/ss/msdi_3/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][61]/C
                         clock pessimism              0.185    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)        0.062    15.411    raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[16][61]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -15.316    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][64]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.454ns  (logic 0.456ns (4.824%)  route 8.998ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.305 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.998    15.145    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y230       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.805    15.305    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y230       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][64]/C
                         clock pessimism              0.185    15.490    
                         clock uncertainty           -0.035    15.454    
    SLICE_X143Y230       FDRE (Setup_fdre_C_CE)      -0.205    15.249    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][64]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -15.145    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.456ns (4.824%)  route 8.997ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.305 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.997    15.144    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.805    15.305    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][60]/C
                         clock pessimism              0.185    15.490    
                         clock uncertainty           -0.035    15.454    
    SLICE_X143Y229       FDRE (Setup_fdre_C_CE)      -0.205    15.249    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][60]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][61]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.456ns (4.824%)  route 8.997ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.305 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.997    15.144    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.805    15.305    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][61]/C
                         clock pessimism              0.185    15.490    
                         clock uncertainty           -0.035    15.454    
    SLICE_X143Y229       FDRE (Setup_fdre_C_CE)      -0.205    15.249    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][61]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][62]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.456ns (4.824%)  route 8.997ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.305 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.997    15.144    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.805    15.305    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][62]/C
                         clock pessimism              0.185    15.490    
                         clock uncertainty           -0.035    15.454    
    SLICE_X143Y229       FDRE (Setup_fdre_C_CE)      -0.205    15.249    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][62]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][63]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 0.456ns (4.824%)  route 8.997ns (95.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 15.305 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.997    15.144    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.805    15.305    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y229       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][63]/C
                         clock pessimism              0.185    15.490    
                         clock uncertainty           -0.035    15.454    
    SLICE_X143Y229       FDRE (Setup_fdre_C_CE)      -0.205    15.249    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][63]
  -------------------------------------------------------------------
                         required time                         15.249    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tp/res_reg[dr][40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.570ns  (logic 0.456ns (4.765%)  route 9.114ns (95.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.352ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.667     5.352    raymarcher/ss/msdi_1/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X139Y179       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y179       FDRE (Prop_fdre_C_Q)         0.456     5.808 r  raymarcher/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[36]/Q
                         net (fo=969, routed)         9.114    14.922    raymarcher/ss/msdi_1/tp/valid1
    SLICE_X98Y106        FDRE                                         r  raymarcher/ss/msdi_1/tp/res_reg[dr][40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.551    15.051    raymarcher/ss/msdi_1/tp/CLK_IBUF_BUFG
    SLICE_X98Y106        FDRE                                         r  raymarcher/ss/msdi_1/tp/res_reg[dr][40]/C
                         clock pessimism              0.185    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X98Y106        FDRE (Setup_fdre_C_CE)      -0.169    15.032    raymarcher/ss/msdi_1/tp/res_reg[dr][40]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.922    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][44]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 0.456ns (4.830%)  route 8.985ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.985    15.132    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y225       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.799    15.299    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y225       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][44]/C
                         clock pessimism              0.185    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X143Y225       FDRE (Setup_fdre_C_CE)      -0.205    15.243    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][44]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 0.456ns (4.830%)  route 8.985ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.006     5.691    raymarcher/ss/msdi_1/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X160Y50        FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y50        FDRE (Prop_fdre_C_Q)         0.456     6.147 r  raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]/Q
                         net (fo=5208, routed)        8.985    15.132    raymarcher/ss/msdi_1/tc/tc/sc2/valid1_0
    SLICE_X143Y225       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.799    15.299    raymarcher/ss/msdi_1/tc/tc/sc2/CLK_IBUF_BUFG
    SLICE_X143Y225       FDRE                                         r  raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][45]/C
                         clock pessimism              0.185    15.484    
                         clock uncertainty           -0.035    15.448    
    SLICE_X143Y225       FDRE (Setup_fdre_C_CE)      -0.205    15.243    raymarcher/ss/msdi_1/tc/tc/sc2/y_reg[27][45]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                         -15.132    
  -------------------------------------------------------------------
                         slack                                  0.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.973%)  route 0.212ns (60.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.633     1.578    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X81Y52         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][10]/Q
                         net (fo=1, routed)           0.212     1.931    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[10]_0
    SLICE_X85Y51         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.907     2.100    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X85Y51         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[10]/C
                         clock pessimism             -0.257     1.843    
    SLICE_X85Y51         FDRE (Hold_fdre_C_D)         0.075     1.918    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/reg_num1_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[0][11]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.626%)  route 0.179ns (58.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.575     1.520    raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X89Y149        FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/reg_num1_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/reg_num1_reg[62]/Q
                         net (fo=1, routed)           0.179     1.827    raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/reg_num1[62]
    SLICE_X89Y150        FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[0][11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.843     2.036    raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X89Y150        FDRE                                         r  raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[0][11]__0/C
                         clock pessimism             -0.248     1.788    
    SLICE_X89Y150        FDRE (Hold_fdre_C_D)         0.023     1.811    raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[0][11]__0
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][13]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.126ns (32.314%)  route 0.264ns (67.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.742     1.687    raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y21          DSP48E1                                      r  raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.126     1.813 r  raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[17]
                         net (fo=1, routed)           0.264     2.077    raymarcher/ss/msdi_4/tc/tc/sc1/out_times_scale_factor[34]
    SLICE_X44Y49         SRL16E                                       r  raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][13]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.004     2.197    raymarcher/ss/msdi_4/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X44Y49         SRL16E                                       r  raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][13]_srl10/CLK
                         clock pessimism             -0.257     1.940    
    SLICE_X44Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.055    raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][13]_srl10
  -------------------------------------------------------------------
                         required time                         -2.055    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.769%)  route 0.223ns (61.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.630     1.575    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X81Y60         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y60         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][40]/Q
                         net (fo=1, routed)           0.223     1.939    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[40]_0
    SLICE_X85Y60         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.904     2.097    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[40]/C
                         clock pessimism             -0.257     1.840    
    SLICE_X85Y60         FDRE (Hold_fdre_C_D)         0.075     1.915    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_2/tp/tp/act2/x_reg[27][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/reg_num1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.556%)  route 0.234ns (62.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.626     1.571    raymarcher/ss/msdi_2/tp/tp/act2/CLK_IBUF_BUFG
    SLICE_X9Y152         FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/x_reg[27][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  raymarcher/ss/msdi_2/tp/tp/act2/x_reg[27][3]/Q
                         net (fo=1, routed)           0.234     1.946    raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/Q[3]
    SLICE_X11Y146        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/reg_num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.899     2.092    raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X11Y146        FDRE                                         r  raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/reg_num1_reg[3]/C
                         clock pessimism             -0.248     1.844    
    SLICE_X11Y146        FDRE (Hold_fdre_C_D)         0.078     1.922    raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/reg_num1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][44]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][44]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.907%)  route 0.171ns (51.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.648     1.593    raymarcher/ss/msdi_3/dr_zr/CLK_IBUF_BUFG
    SLICE_X98Y97         FDRE                                         r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y97         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  raymarcher/ss/msdi_3/dr_zr/res_reg[rayd_y][44]/Q
                         net (fo=1, routed)           0.171     1.929    raymarcher/ss/msdi_3/tc/msg_reg_reg[63][rayd_y][64]_srl32_0[44]
    SLICE_X98Y100        SRLC32E                                      r  raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][44]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.853     2.046    raymarcher/ss/msdi_3/tc/CLK_IBUF_BUFG
    SLICE_X98Y100        SRLC32E                                      r  raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][44]_srl32/CLK
                         clock pessimism             -0.253     1.793    
    SLICE_X98Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.902    raymarcher/ss/msdi_3/tc/msg_reg_reg[31][rayd_y][44]_srl32
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.451%)  route 0.226ns (61.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.629     1.574    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X81Y62         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y62         FDRE (Prop_fdre_C_Q)         0.141     1.715 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][50]/Q
                         net (fo=1, routed)           0.226     1.941    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[50]_0
    SLICE_X85Y64         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.901     2.094    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X85Y64         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[50]/C
                         clock pessimism             -0.257     1.837    
    SLICE_X85Y64         FDRE (Hold_fdre_C_D)         0.076     1.913    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.289%)  route 0.227ns (61.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.630     1.575    raymarcher/ss/msdi_4/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X81Y61         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  raymarcher/ss/msdi_4/tp/tp/act1/x_reg[27][45]/Q
                         net (fo=1, routed)           0.227     1.944    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[45]_0
    SLICE_X85Y62         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.902     2.095    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/CLK_IBUF_BUFG
    SLICE_X85Y62         FDRE                                         r  raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[45]/C
                         clock pessimism             -0.257     1.838    
    SLICE_X85Y62         FDRE (Hold_fdre_C_D)         0.076     1.914    raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/reg_num1_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][14]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.126ns (32.149%)  route 0.266ns (67.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.742     1.687    raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y21          DSP48E1                                      r  raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.126     1.813 r  raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[18]
                         net (fo=1, routed)           0.266     2.079    raymarcher/ss/msdi_4/tc/tc/sc1/out_times_scale_factor[35]
    SLICE_X44Y49         SRL16E                                       r  raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][14]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.004     2.197    raymarcher/ss/msdi_4/tc/tc/sc1/CLK_IBUF_BUFG
    SLICE_X44Y49         SRL16E                                       r  raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][14]_srl10/CLK
                         clock pessimism             -0.257     1.940    
    SLICE_X44Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.049    raymarcher/ss/msdi_4/tc/tc/sc1/scale_res_reg[9][14]_srl10
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 raymarcher/ss/msdi_1/tp/tp/act1/x_reg[7][39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.386ns (77.377%)  route 0.113ns (22.623%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.647     1.592    raymarcher/ss/msdi_1/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X161Y198       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[7][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y198       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[7][39]/Q
                         net (fo=3, routed)           0.112     1.845    raymarcher/ss/msdi_1/tp/tp/act1/x_reg[7]_377[39]
    SLICE_X163Y197       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.958 r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.958    raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][39]_i_1_n_0
    SLICE_X163Y198       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][43]_i_1_n_0
    SLICE_X163Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][47]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.037    raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][47]_i_1_n_0
    SLICE_X163Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.091 r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][51]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][51]_i_1_n_7
    SLICE_X163Y200       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.016     2.210    raymarcher/ss/msdi_1/tp/tp/act1/CLK_IBUF_BUFG
    SLICE_X163Y200       FDRE                                         r  raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][48]/C
                         clock pessimism             -0.253     1.956    
    SLICE_X163Y200       FDRE (Hold_fdre_C_D)         0.105     2.061    raymarcher/ss/msdi_1/tp/tp/act1/x_reg[8][48]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X4Y65      raymarcher/fm1/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y62      raymarcher/fm1/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y68      raymarcher/fm2/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y52      raymarcher/fm2/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y52      raymarcher/fm3/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X5Y60      raymarcher/fm3/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X6Y70      raymarcher/ss/ld/approxmult_dst1/fm/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X7Y91      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X1Y85      raymarcher/ss/ld/approxmult_dst2/fm/M_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         10.000      6.116      DSP48_X2Y84      raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]/CLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y196    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y196    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y196    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X66Y196    raymarcher/msg_out_reg[7][epsilon][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][10]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][11]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y193    raymarcher/msg_out_reg[7][epsilon][12]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_1x_pre
  To Clock:  clk_1x_pre

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        12.138ns  (logic 4.712ns (38.819%)  route 7.426ns (61.181%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.230ns = ( 23.698 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[19])
                                                      4.016    15.942 f  bth/addrb0/P[19]
                         net (fo=1, routed)           0.818    16.760    display_timings_inst/P[19]
    SLICE_X103Y59        LUT5 (Prop_lut5_I0_O)        0.124    16.884 f  display_timings_inst/framebuffer_i_1/O
                         net (fo=17, routed)          1.939    18.823    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[19]
    SLICE_X99Y86         LUT4 (Prop_lut4_I0_O)        0.153    18.976 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb/O
                         net (fo=10, routed)          3.686    22.662    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENB
    RAMB36_X1Y5          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.011    23.698    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.470    24.168    
                         clock uncertainty           -0.168    24.000    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    23.354    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.354    
                         arrival time                         -22.662    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.975ns  (logic 4.712ns (39.348%)  route 7.263ns (60.652%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.236ns = ( 23.704 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[19])
                                                      4.016    15.942 f  bth/addrb0/P[19]
                         net (fo=1, routed)           0.818    16.760    display_timings_inst/P[19]
    SLICE_X103Y59        LUT5 (Prop_lut5_I0_O)        0.124    16.884 f  display_timings_inst/framebuffer_i_1/O
                         net (fo=17, routed)          1.939    18.823    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[19]
    SLICE_X99Y86         LUT4 (Prop_lut4_I0_O)        0.153    18.976 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb/O
                         net (fo=10, routed)          3.523    22.499    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         2.017    23.704    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.470    24.174    
                         clock uncertainty           -0.168    24.006    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    23.360    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.360    
                         arrival time                         -22.499    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             1.004ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 4.559ns (39.722%)  route 6.918ns (60.278%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.810ns = ( 23.278 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[10])
                                                      4.016    15.942 r  bth/addrb0/P[10]
                         net (fo=1, routed)           0.633    16.576    display_timings_inst/P[10]
    SLICE_X103Y53        LUT5 (Prop_lut5_I0_O)        0.124    16.700 r  display_timings_inst/framebuffer_i_10/O
                         net (fo=155, routed)         5.301    22.001    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addrb[10]
    RAMB36_X6Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.591    23.278    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clkb
    RAMB36_X6Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.739    
                         clock uncertainty           -0.168    23.571    
    RAMB36_X6Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.005    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.005    
                         arrival time                         -22.001    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.475ns  (logic 4.683ns (40.810%)  route 6.792ns (59.190%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.251 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      4.016    15.942 f  bth/addrb0/P[16]
                         net (fo=1, routed)           0.905    16.847    display_timings_inst/P[16]
    SLICE_X98Y64         LUT5 (Prop_lut5_I0_O)        0.124    16.971 f  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          2.306    19.277    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124    19.401 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb/O
                         net (fo=10, routed)          2.598    21.999    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ENB
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.564    23.251    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.712    
                         clock uncertainty           -0.168    23.544    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.101    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.101    
                         arrival time                         -21.999    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.144ns  (logic 4.554ns (40.866%)  route 6.590ns (59.134%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.786ns = ( 23.254 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[0])
                                                      4.016    15.942 r  bth/addrb0/P[0]
                         net (fo=1, routed)           1.001    16.943    display_timings_inst/P[0]
    SLICE_X105Y51        LUT5 (Prop_lut5_I0_O)        0.119    17.062 r  display_timings_inst/framebuffer_i_20/O
                         net (fo=155, routed)         4.606    21.668    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.567    23.254    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.715    
                         clock uncertainty           -0.168    23.547    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774    22.773    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.773    
                         arrival time                         -21.668    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.136ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 4.683ns (40.922%)  route 6.761ns (59.078%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.786ns = ( 23.254 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[16])
                                                      4.016    15.942 f  bth/addrb0/P[16]
                         net (fo=1, routed)           0.905    16.847    display_timings_inst/P[16]
    SLICE_X98Y64         LUT5 (Prop_lut5_I0_O)        0.124    16.971 f  display_timings_inst/framebuffer_i_4/O
                         net (fo=17, routed)          2.306    19.277    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124    19.401 r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb/O
                         net (fo=10, routed)          2.567    21.968    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ENB
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.567    23.254    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.715    
                         clock uncertainty           -0.168    23.547    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    23.104    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.104    
                         arrival time                         -21.968    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 4.559ns (40.453%)  route 6.711ns (59.547%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.783ns = ( 23.251 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[4])
                                                      4.016    15.942 r  bth/addrb0/P[4]
                         net (fo=1, routed)           0.829    16.771    display_timings_inst/P[4]
    SLICE_X105Y51        LUT5 (Prop_lut5_I0_O)        0.124    16.895 r  display_timings_inst/framebuffer_i_16/O
                         net (fo=155, routed)         4.899    21.794    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.564    23.251    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.712    
                         clock uncertainty           -0.168    23.544    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    22.978    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.978    
                         arrival time                         -21.794    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.405ns  (logic 4.559ns (39.974%)  route 6.846ns (60.026%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.891ns = ( 23.359 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      4.016    15.942 r  bth/addrb0/P[15]
                         net (fo=1, routed)           0.747    16.689    display_timings_inst/P[15]
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    16.813 r  display_timings_inst/framebuffer_i_5/O
                         net (fo=152, routed)         5.116    21.929    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[15]
    RAMB36_X8Y22         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.672    23.359    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X8Y22         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.461    23.820    
                         clock uncertainty           -0.168    23.652    
    RAMB36_X8Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    23.137    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.137    
                         arrival time                         -21.929    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.400ns  (logic 4.559ns (39.992%)  route 6.841ns (60.008%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.887ns = ( 23.355 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[15])
                                                      4.016    15.942 r  bth/addrb0/P[15]
                         net (fo=1, routed)           0.747    16.689    display_timings_inst/P[15]
    SLICE_X103Y55        LUT5 (Prop_lut5_I0_O)        0.124    16.813 r  display_timings_inst/framebuffer_i_5/O
                         net (fo=152, routed)         5.111    21.924    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[15]
    RAMB36_X8Y23         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.668    23.355    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X8Y23         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.816    
                         clock uncertainty           -0.168    23.648    
    RAMB36_X8Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    23.133    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         23.133    
                         arrival time                         -21.924    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 display_timings_inst/o_sy_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_1x_pre rise@13.468ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        11.248ns  (logic 4.559ns (40.533%)  route 6.689ns (59.467%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.786ns = ( 23.254 - 13.468 ) 
    Source Clock Delay      (SCD):    10.524ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.851    10.524    display_timings_inst/o_clk_1x
    SLICE_X103Y50        FDSE                                         r  display_timings_inst/o_sy_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDSE (Prop_fdse_C_Q)         0.419    10.943 r  display_timings_inst/o_sy_reg[15]/Q
                         net (fo=62, routed)          0.983    11.926    bth/Q[15]
    DSP48_X6Y20          DSP48E1 (Prop_dsp48e1_A[16]_P[6])
                                                      4.016    15.942 r  bth/addrb0/P[6]
                         net (fo=1, routed)           0.637    16.580    display_timings_inst/P[6]
    SLICE_X103Y50        LUT5 (Prop_lut5_I0_O)        0.124    16.704 r  display_timings_inst/framebuffer_i_14/O
                         net (fo=155, routed)         5.068    21.772    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                     13.468    13.468 r  
    R4                                                0.000    13.468 r  CLK (IN)
                         net (fo=0)                   0.000    13.468    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.873 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    16.877    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.968 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972    18.939    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    19.022 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574    21.596    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.687 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.567    23.254    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X4Y28         RAMB36E1                                     r  bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.461    23.715    
                         clock uncertainty           -0.168    23.547    
    RAMB36_X4Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    22.981    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         22.981    
                         arrival time                         -21.772    
  -------------------------------------------------------------------
                         slack                                  1.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/rst_shf_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.706     3.384    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y80        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y80        FDPE (Prop_fdpe_C_Q)         0.141     3.525 r  dvi_out/async_reset_instance/rst_shf_reg[0]/Q
                         net (fo=1, routed)           0.056     3.581    dvi_out/async_reset_instance/rst_shf[0]
    SLICE_X163Y80        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.981     4.267    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y80        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
                         clock pessimism             -0.883     3.384    
    SLICE_X163Y80        FDPE (Hold_fdpe_C_D)         0.075     3.459    dvi_out/async_reset_instance/rst_shf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.459    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.029%)  route 0.134ns (34.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDSE                                         r  display_timings_inst/o_sx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y44        FDSE (Prop_fdse_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[7]/Q
                         net (fo=5, routed)           0.134     3.686    display_timings_inst/out[7]
    SLICE_X121Y44        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.794 r  display_timings_inst/o_sx_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.794    display_timings_inst/o_sx_reg[4]_i_1_n_4
    SLICE_X121Y44        FDSE                                         r  display_timings_inst/o_sx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDSE                                         r  display_timings_inst/o_sx_reg[7]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y44        FDSE (Hold_fdse_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.249ns (64.524%)  route 0.137ns (35.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y45        FDSE                                         r  display_timings_inst/o_sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y45        FDSE (Prop_fdse_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[11]/Q
                         net (fo=8, routed)           0.137     3.689    display_timings_inst/out[11]
    SLICE_X121Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.797 r  display_timings_inst/o_sx_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.797    display_timings_inst/o_sx_reg[8]_i_1_n_4
    SLICE_X121Y45        FDSE                                         r  display_timings_inst/o_sx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y45        FDSE                                         r  display_timings_inst/o_sx_reg[11]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y45        FDSE (Hold_fdse_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.249ns (64.524%)  route 0.137ns (35.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y43        FDSE (Prop_fdse_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[3]/Q
                         net (fo=6, routed)           0.137     3.689    display_timings_inst/out[3]
    SLICE_X121Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.797 r  display_timings_inst/o_sx_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     3.797    display_timings_inst/o_sx_reg[0]_i_2_n_4
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[3]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y43        FDSE (Hold_fdse_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (66.024%)  route 0.132ns (33.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y44        FDRE (Prop_fdre_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[4]/Q
                         net (fo=5, routed)           0.132     3.684    display_timings_inst/out[4]
    SLICE_X121Y44        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.799 r  display_timings_inst/o_sx_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.799    display_timings_inst/o_sx_reg[4]_i_1_n_7
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y44        FDRE (Hold_fdre_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (66.024%)  route 0.132ns (33.976%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y45        FDRE                                         r  display_timings_inst/o_sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y45        FDRE (Prop_fdre_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[8]/Q
                         net (fo=9, routed)           0.132     3.684    display_timings_inst/out[8]
    SLICE_X121Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.799 r  display_timings_inst/o_sx_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.799    display_timings_inst/o_sx_reg[8]_i_1_n_7
    SLICE_X121Y45        FDRE                                         r  display_timings_inst/o_sx_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y45        FDRE                                         r  display_timings_inst/o_sx_reg[8]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y45        FDRE (Hold_fdre_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.256ns (65.657%)  route 0.134ns (34.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y46        FDSE (Prop_fdse_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[12]/Q
                         net (fo=7, routed)           0.134     3.686    display_timings_inst/out[12]
    SLICE_X121Y46        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.801 r  display_timings_inst/o_sx_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.801    display_timings_inst/o_sx_reg[12]_i_1_n_7
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[12]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y46        FDSE (Hold_fdse_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.547%)  route 0.149ns (37.453%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y46        FDSE (Prop_fdse_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[15]/Q
                         net (fo=80, routed)          0.149     3.702    display_timings_inst/out[15]
    SLICE_X121Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     3.810 r  display_timings_inst/o_sx_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.810    display_timings_inst/o_sx_reg[12]_i_1_n_4
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[15]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y46        FDSE (Hold_fdse_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dvi_out/async_reset_instance/rst_shf_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dvi_out/async_reset_instance/o_rst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.267ns
    Source Clock Delay      (SCD):    3.384ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.706     3.384    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y80        FDPE                                         r  dvi_out/async_reset_instance/rst_shf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y80        FDPE (Prop_fdpe_C_Q)         0.128     3.512 r  dvi_out/async_reset_instance/rst_shf_reg[1]/Q
                         net (fo=1, routed)           0.180     3.691    dvi_out/async_reset_instance/rst_shf[1]
    SLICE_X163Y80        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.981     4.267    dvi_out/async_reset_instance/o_clk_1x
    SLICE_X163Y80        FDPE                                         r  dvi_out/async_reset_instance/o_rst_reg/C
                         clock pessimism             -0.883     3.384    
    SLICE_X163Y80        FDPE (Hold_fdpe_C_D)         0.012     3.396    dvi_out/async_reset_instance/o_rst_reg
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 display_timings_inst/o_sx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            display_timings_inst/o_sx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_1x_pre
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_1x_pre rise@0.000ns - clk_1x_pre rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.292ns (68.911%)  route 0.132ns (31.089%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    0.886ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         0.734     3.411    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y44        FDRE (Prop_fdre_C_Q)         0.141     3.552 r  display_timings_inst/o_sx_reg[4]/Q
                         net (fo=5, routed)           0.132     3.684    display_timings_inst/out[4]
    SLICE_X121Y44        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     3.835 r  display_timings_inst/o_sx_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.835    display_timings_inst/o_sx_reg[4]_i_1_n_6
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C
                         clock pessimism             -0.886     3.411    
    SLICE_X121Y44        FDRE (Hold_fdre_C_D)         0.105     3.516    display_timings_inst/o_sx_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.516    
                         arrival time                           3.835    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_1x_pre
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X4Y27     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X4Y28     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y8      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X2Y9      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y4      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X8Y5      bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y10     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X5Y11     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y14     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         13.468      10.576     RAMB36_X7Y15     bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X139Y71    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X139Y71    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X139Y71    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X139Y71    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X146Y68    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X145Y69    bth/framebuffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_gmuxr.ce_pri.dout_i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5x_pre
  To Clock:  clk_5x_pre

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5x_pre
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    display_clocks_inst/bufg_clk_pix_5x/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y140    dvi_out/serialize_ch0/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y139    dvi_out/serialize_ch0/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y136    dvi_out/serialize_ch1/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y135    dvi_out/serialize_ch1/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y134    dvi_out/serialize_ch2/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y133    dvi_out/serialize_ch2/slave10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y148    dvi_out/serialize_chc/master10/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y147    dvi_out/serialize_chc/slave10/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_5x_pre
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897    12.874 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000    12.874    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896    12.873 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000    12.873    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.831    10.503    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.975 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001    10.976    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896    12.873 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000    12.873    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.832    10.504    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.976 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001    10.977    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895    12.872 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000    12.872    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885    12.865 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000    12.865    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.835    10.507    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.979 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001    10.980    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     1.884    12.864 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000    12.864    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868    12.851 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000    12.851    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106     5.791    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.879 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.697     8.576    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.672 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           1.838    10.510    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    10.982 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001    10.983    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     1.867    12.850 r  tmds_buf_chc/O
                         net (fo=0)                   0.000    12.850    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.994ns  (logic 0.993ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_O)     0.816     4.311 r  tmds_buf_chc/O
                         net (fo=0)                   0.000     4.311    hdmi_tx_clk_p
    T1                                                                r  hdmi_tx_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_chc/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.995ns  (logic 0.994ns (99.900%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.640     3.317    dvi_out/serialize_chc/i_clk_hs
    OLOGIC_X1Y148        OSERDESE2                                    r  dvi_out/serialize_chc/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.494 r  dvi_out/serialize_chc/master10/OQ
                         net (fo=1, routed)           0.001     3.495    tmds_chc_serial
    T1                   OBUFDS (Prop_obufds_I_OB)    0.817     4.312 r  tmds_buf_chc/OB
                         net (fo=0)                   0.000     4.312    hdmi_tx_clk_n
    U1                                                                r  hdmi_tx_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 1.009ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_O)     0.832     4.326 r  tmds_buf_ch0/O
                         net (fo=0)                   0.000     4.326    hdmi_tx_p[0]
    W1                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch0/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 1.010ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.638     3.315    dvi_out/serialize_ch0/i_clk_hs
    OLOGIC_X1Y140        OSERDESE2                                    r  dvi_out/serialize_ch0/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.492 r  dvi_out/serialize_ch0/master10/OQ
                         net (fo=1, routed)           0.001     3.493    tmds_ch0_serial
    W1                   OBUFDS (Prop_obufds_I_OB)    0.833     4.327 r  tmds_buf_ch0/OB
                         net (fo=0)                   0.000     4.327    hdmi_tx_n[0]
    Y1                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_O)     0.844     4.335 r  tmds_buf_ch1/O
                         net (fo=0)                   0.000     4.335    hdmi_tx_p[1]
    AA1                                                               r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch1/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch1/i_clk_hs
    OLOGIC_X1Y136        OSERDESE2                                    r  dvi_out/serialize_ch1/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch1/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch1_serial
    AA1                  OBUFDS (Prop_obufds_I_OB)    0.845     4.336 r  tmds_buf_ch1/OB
                         net (fo=0)                   0.000     4.336    hdmi_tx_n[1]
    AB1                                                               r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 1.022ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_O)     0.845     4.336 r  tmds_buf_ch2/O
                         net (fo=0)                   0.000     4.336    hdmi_tx_p[2]
    AB3                                                               r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi_out/serialize_ch2/master10/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_5x_pre  {rise@0.000ns fall@1.347ns period=2.694ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 1.023ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.453ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.912     2.652    display_clocks_inst/clk_5x_pre
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.678 r  display_clocks_inst/bufg_clk_pix_5x/O
                         net (fo=8, routed)           0.636     3.313    dvi_out/serialize_ch2/i_clk_hs
    OLOGIC_X1Y134        OSERDESE2                                    r  dvi_out/serialize_ch2/master10/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     3.490 r  dvi_out/serialize_ch2/master10/OQ
                         net (fo=1, routed)           0.001     3.491    tmds_ch2_serial
    AB3                  OBUFDS (Prop_obufds_I_OB)    0.846     4.337 r  tmds_buf_ch2/OB
                         net (fo=0)                   0.000     4.337    hdmi_tx_n[2]
    AB2                                                               r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb fall edge)    25.000    25.000 f  
    R4                                                0.000    25.000 f  CLK (IN)
                         net (fo=0)                   0.000    25.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475    26.475 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114    28.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    28.685 f  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      2.106    30.791    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    30.879 f  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    30.893    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                            (clock source 'clk_fb'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.439ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fb rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      0.745     1.690    display_clocks_inst/CLK_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.740 r  display_clocks_inst/MMCME2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.745    display_clocks_inst/clk_fb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  display_clocks_inst/MMCME2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_1x_pre

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/bias_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 0.124ns (1.633%)  route 7.471ns (98.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.361     3.361    display_timings_inst/o_locked
    SLICE_X135Y46        LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          4.109     7.595    dvi_out/encode_ch2/SR[0]
    SLICE_X163Y79        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X163Y79        FDRE                                         r  dvi_out/encode_ch2/bias_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/bias_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.595ns  (logic 0.124ns (1.633%)  route 7.471ns (98.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.361     3.361    display_timings_inst/o_locked
    SLICE_X135Y46        LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          4.109     7.595    dvi_out/encode_ch2/SR[0]
    SLICE_X163Y79        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X163Y79        FDRE                                         r  dvi_out/encode_ch2/bias_reg[4]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/bias_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 0.124ns (1.690%)  route 7.214ns (98.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.361     3.361    display_timings_inst/o_locked
    SLICE_X135Y46        LUT3 (Prop_lut3_I0_O)        0.124     3.485 r  display_timings_inst/bias[4]_i_1/O
                         net (fo=12, routed)          3.853     7.338    dvi_out/encode_ch2/SR[0]
    SLICE_X163Y78        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.866    10.085    dvi_out/encode_ch2/o_clk_1x
    SLICE_X163Y78        FDRE                                         r  dvi_out/encode_ch2/bias_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch0/o_tmds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 0.124ns (1.699%)  route 7.175ns (98.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.250     7.299    dvi_out/encode_ch0/AS[0]
    SLICE_X161Y70        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch0/o_clk_1x
    SLICE_X161Y70        FDRE                                         r  dvi_out/encode_ch0/o_tmds_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 0.124ns (1.699%)  route 7.175ns (98.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.250     7.299    dvi_out/encode_ch2/AS[0]
    SLICE_X161Y70        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y70        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 0.124ns (1.699%)  route 7.175ns (98.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.250     7.299    dvi_out/encode_ch2/AS[0]
    SLICE_X161Y70        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y70        FDRE                                         r  dvi_out/encode_ch2/o_tmds_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.299ns  (logic 0.124ns (1.699%)  route 7.175ns (98.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.250     7.299    dvi_out/encode_ch2/AS[0]
    SLICE_X161Y70        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y70        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[6]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch1/o_tmds_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 0.124ns (1.732%)  route 7.037ns (98.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.112     7.161    dvi_out/encode_ch1/AS[0]
    SLICE_X161Y69        FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch1/o_clk_1x
    SLICE_X161Y69        FDSE                                         r  dvi_out/encode_ch1/o_tmds_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 0.124ns (1.732%)  route 7.037ns (98.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.112     7.161    dvi_out/encode_ch2/AS[0]
    SLICE_X161Y69        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y69        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            dvi_out/encode_ch2/o_tmds_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.161ns  (logic 0.124ns (1.732%)  route 7.037ns (98.268%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           3.925     3.925    display_clocks_inst/o_locked
    SLICE_X134Y50        LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  display_clocks_inst/o_sy[15]_i_1/O
                         net (fo=45, routed)          3.112     7.161    dvi_out/encode_ch2/AS[0]
    SLICE_X161Y69        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.972     5.471    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.554 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.574     8.128    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.219 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.867    10.086    dvi_out/encode_ch2/o_clk_1x
    SLICE_X161Y69        FDSE                                         r  dvi_out/encode_ch2/o_tmds_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.049ns (2.686%)  route 1.775ns (97.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.263     1.824    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[12]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.049ns (2.686%)  route 1.775ns (97.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.263     1.824    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[13]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.049ns (2.686%)  route 1.775ns (97.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.263     1.824    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[14]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.824ns  (logic 0.049ns (2.686%)  route 1.775ns (97.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.263     1.824    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y46        FDSE                                         r  display_timings_inst/o_sx_reg[15]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.049ns (2.534%)  route 1.885ns (97.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.374     1.934    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y43        FDRE                                         r  display_timings_inst/o_sx_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y43        FDRE                                         r  display_timings_inst/o_sx_reg[0]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.049ns (2.534%)  route 1.885ns (97.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.374     1.934    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[1]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.049ns (2.534%)  route 1.885ns (97.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.374     1.934    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[2]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.049ns (2.534%)  route 1.885ns (97.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.374     1.934    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y43        FDSE                                         r  display_timings_inst/o_sx_reg[3]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.049ns (2.528%)  route 1.889ns (97.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.378     1.938    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[4]/C

Slack:                    inf
  Source:                 display_clocks_inst/MMCME2_BASE_inst/LOCKED
                            (internal pin)
  Destination:            display_timings_inst/o_sx_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_1x_pre  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.049ns (2.528%)  route 1.889ns (97.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  display_clocks_inst/MMCME2_BASE_inst/LOCKED
                         net (fo=6, routed)           1.511     1.511    display_timings_inst/o_locked
    SLICE_X135Y46        LUT2 (Prop_lut2_I1_O)        0.049     1.560 r  display_timings_inst/o_sx[0]_i_1/O
                         net (fo=16, routed)          0.378     1.938    display_timings_inst/o_sx[0]_i_1_n_0
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_1x_pre rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.022     2.215    display_clocks_inst/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.268 r  display_clocks_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.989     3.257    display_clocks_inst/clk_1x_pre
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.286 r  display_clocks_inst/bufg_clk_pix/O
                         net (fo=254, routed)         1.012     4.298    display_timings_inst/o_clk_1x
    SLICE_X121Y44        FDRE                                         r  display_timings_inst/o_sx_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1785 Endpoints
Min Delay          1785 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            raymarcher/msg_reg[epsilon][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.143ns  (logic 1.204ns (10.804%)  route 9.939ns (89.196%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw0_IBUF_inst/O
                         net (fo=54, routed)          9.939    11.019    raymarcher/sw0_IBUF
    SLICE_X115Y217       LUT5 (Prop_lut5_I0_O)        0.124    11.143 r  raymarcher/msg[epsilon][13]_i_1/O
                         net (fo=1, routed)           0.000    11.143    raymarcher/msg[epsilon][13]_i_1_n_0
    SLICE_X115Y217       FDRE                                         r  raymarcher/msg_reg[epsilon][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.738     5.238    raymarcher/CLK_IBUF_BUFG
    SLICE_X115Y217       FDRE                                         r  raymarcher/msg_reg[epsilon][13]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 3.636ns (33.768%)  route 7.133ns (66.232%))
  Logic Levels:           17  (CARRY4=15 IBUF=1 LUT5=1)
  Clock Path Skew:        5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    raymarcher/debounce_BTNL/camera_x_reg[56]_i_1_n_0
    SLICE_X119Y179       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.546 r  raymarcher/debounce_BTNL/camera_x_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.546    raymarcher/debounce_BTNL/camera_x_reg[60]_i_1_n_0
    SLICE_X119Y180       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.769 r  raymarcher/debounce_BTNL/camera_x_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.769    raymarcher/debounce_BTNL_n_52
    SLICE_X119Y180       FDRE                                         r  raymarcher/camera_x_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.546     5.045    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y180       FDRE                                         r  raymarcher/camera_x_reg[64]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.766ns  (logic 3.633ns (33.749%)  route 7.133ns (66.251%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    raymarcher/debounce_BTNL/camera_x_reg[56]_i_1_n_0
    SLICE_X119Y179       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.766 r  raymarcher/debounce_BTNL/camera_x_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.766    raymarcher/debounce_BTNL_n_50
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.546     5.045    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[61]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.745ns  (logic 3.612ns (33.620%)  route 7.133ns (66.380%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    raymarcher/debounce_BTNL/camera_x_reg[56]_i_1_n_0
    SLICE_X119Y179       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.745 r  raymarcher/debounce_BTNL/camera_x_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.745    raymarcher/debounce_BTNL_n_48
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.546     5.045    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[63]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.671ns  (logic 3.538ns (33.160%)  route 7.133ns (66.840%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    raymarcher/debounce_BTNL/camera_x_reg[56]_i_1_n_0
    SLICE_X119Y179       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.671 r  raymarcher/debounce_BTNL/camera_x_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.671    raymarcher/debounce_BTNL_n_49
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.546     5.045    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[62]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.655ns  (logic 3.522ns (33.059%)  route 7.133ns (66.941%))
  Logic Levels:           16  (CARRY4=14 IBUF=1 LUT5=1)
  Clock Path Skew:        5.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.432 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    raymarcher/debounce_BTNL/camera_x_reg[56]_i_1_n_0
    SLICE_X119Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.655 r  raymarcher/debounce_BTNL/camera_x_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.655    raymarcher/debounce_BTNL_n_51
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.546     5.045    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y179       FDRE                                         r  raymarcher/camera_x_reg[60]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.652ns  (logic 3.519ns (33.040%)  route 7.133ns (66.960%))
  Logic Levels:           15  (CARRY4=13 IBUF=1 LUT5=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.652 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.652    raymarcher/debounce_BTNL_n_46
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.545     5.044    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[57]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.631ns  (logic 3.498ns (32.908%)  route 7.133ns (67.092%))
  Logic Levels:           15  (CARRY4=13 IBUF=1 LUT5=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.631 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.631    raymarcher/debounce_BTNL_n_44
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.545     5.044    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[59]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.557ns  (logic 3.424ns (32.438%)  route 7.133ns (67.562%))
  Logic Levels:           15  (CARRY4=13 IBUF=1 LUT5=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.557 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.557    raymarcher/debounce_BTNL_n_45
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.545     5.044    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[58]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            raymarcher/camera_x_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.541ns  (logic 3.408ns (32.335%)  route 7.133ns (67.665%))
  Logic Levels:           15  (CARRY4=13 IBUF=1 LUT5=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw1_IBUF_inst/O
                         net (fo=70, routed)          6.211     7.278    raymarcher/debounce_BTNR/sw1_IBUF
    SLICE_X126Y169       LUT5 (Prop_lut5_I3_O)        0.154     7.432 r  raymarcher/debounce_BTNR/camera_x[4]_i_2/O
                         net (fo=40, routed)          0.913     8.345    raymarcher/debounce_BTNR/PB_state_reg_0[0]
    SLICE_X119Y166       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     9.055 r  raymarcher/debounce_BTNR/camera_x_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.055    raymarcher/debounce_BTNR/camera_x_reg[8]_i_1_n_0
    SLICE_X119Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.169 r  raymarcher/debounce_BTNR/camera_x_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.169    raymarcher/debounce_BTNR/camera_x_reg[12]_i_1_n_0
    SLICE_X119Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.283 r  raymarcher/debounce_BTNR/camera_x_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.283    raymarcher/debounce_BTNL/CO[0]
    SLICE_X119Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.397 r  raymarcher/debounce_BTNL/camera_x_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.397    raymarcher/debounce_BTNL/camera_x_reg[20]_i_1_n_0
    SLICE_X119Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.511 r  raymarcher/debounce_BTNL/camera_x_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.511    raymarcher/debounce_BTNL/camera_x_reg[24]_i_1_n_0
    SLICE_X119Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.625 r  raymarcher/debounce_BTNL/camera_x_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.625    raymarcher/debounce_BTNL/camera_x_reg[28]_i_1_n_0
    SLICE_X119Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.739 r  raymarcher/debounce_BTNL/camera_x_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    raymarcher/debounce_BTNL/camera_x_reg[32]_i_1_n_0
    SLICE_X119Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.853 r  raymarcher/debounce_BTNL/camera_x_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.853    raymarcher/debounce_BTNL/camera_x_reg[36]_i_1_n_0
    SLICE_X119Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.967 r  raymarcher/debounce_BTNL/camera_x_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.976    raymarcher/debounce_BTNL/camera_x_reg[40]_i_1_n_0
    SLICE_X119Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  raymarcher/debounce_BTNL/camera_x_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    raymarcher/debounce_BTNL/camera_x_reg[44]_i_1_n_0
    SLICE_X119Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  raymarcher/debounce_BTNL/camera_x_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.204    raymarcher/debounce_BTNL/camera_x_reg[48]_i_1_n_0
    SLICE_X119Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  raymarcher/debounce_BTNL/camera_x_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    raymarcher/debounce_BTNL/camera_x_reg[52]_i_1_n_0
    SLICE_X119Y178       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.541 r  raymarcher/debounce_BTNL/camera_x_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.541    raymarcher/debounce_BTNL_n_47
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.545     5.044    raymarcher/CLK_IBUF_BUFG
    SLICE_X119Y178       FDRE                                         r  raymarcher/camera_x_reg[56]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_53
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_43
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_42
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_41
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_40
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_39
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_38
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_37
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_36
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK

Slack:                    inf
  Source:                 raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                            (internal pin)
  Destination:            raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y91          DSP48E1                      0.000     0.000 r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    raymarcher/ss/ld/approxmult_dst3/fm/M_reg[0]__0_n_35
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=138072, routed)      1.933     5.618    raymarcher/ss/ld/approxmult_dst3/fm/CLK_IBUF_BUFG
    DSP48_X2Y92          DSP48E1                                      r  raymarcher/ss/ld/approxmult_dst3/fm/M_reg[1]__0/CLK





