INFO-FLOW: Workspace /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1 opened at Thu Nov 28 03:49:49 EST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 0.17 sec.
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 6.13 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.31 sec.
Execute     create_clock -period 3.33 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
Execute       ap_set_clock -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 131.03 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 133.64 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 131.17 seconds. CPU system time: 2.41 seconds. Elapsed time: 133.64 seconds; current allocated memory: -1033.656 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 459.359 MB.
INFO: [HLS 200-10] Analyzing design file './src/matrix_mul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ./src/matrix_mul.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang ./src/matrix_mul.cpp -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.cpp.clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top matrix_mul -name=matrix_mul 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.34 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.44 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.52 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.56 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.28 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (./src/matrix_mul.cpp:36:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 ./src/matrix_mul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ./src/matrix_mul.cpp
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.33 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.74 seconds; current allocated memory: 461.648 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.g.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.89 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.89 sec.
Execute         run_link_or_opt -opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_mul -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=matrix_mul -reflow-float-conversion -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.74 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.75 sec.
Execute         run_link_or_opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_mul 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=matrix_mul -mllvm -hls-db-dir -mllvm /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.99 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_3' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:45:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_5' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:58:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_6' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:67:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_8' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:82:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_9' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:84:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_99_10' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:99:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_3' (./src/matrix_mul.cpp:45:19) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_5' (./src/matrix_mul.cpp:58:19) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_6' (./src/matrix_mul.cpp:67:19) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_82_8' (./src/matrix_mul.cpp:82:42) in function 'matrix_mul' completely with a factor of 4 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_9' (./src/matrix_mul.cpp:84:19) in function 'matrix_mul' completely with a factor of 4 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_10' (./src/matrix_mul.cpp:99:20) in function 'matrix_mul' completely with a factor of 16 (./src/matrix_mul.cpp:10:0)
INFO: [HLS 214-248] Applying array_partition to 'local_A': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'local_B0': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:27:12)
INFO: [HLS 214-248] Applying array_partition to 'local_B1': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:28:12)
INFO: [HLS 214-248] Applying array_partition to 'local_C': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:29:12)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:59:43)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:71:48)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:99:29)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.98 seconds; current allocated memory: 462.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.535 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top matrix_mul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.48 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 469.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 469.227 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_38_1_proc' (./src/matrix_mul.cpp:39) to a process function for dataflow in function 'matrix_mul'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'matrix_mul' (./src/matrix_mul.cpp:4)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'matrix_mul' (./src/matrix_mul.cpp:4), detected/extracted 2 process function(s): 
	 'Block_entry5165_proc'
	 'Loop_VITIS_LOOP_38_1_proc'.
Command           transform done; 1.97 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./src/matrix_mul.cpp:80:9) to (./src/matrix_mul.cpp:90:41) in function 'Loop_VITIS_LOOP_38_1_proc'... converting 4 basic blocks.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.17 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.39 seconds; current allocated memory: 501.094 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'compute' (./src/matrix_mul.cpp:78:26) in function 'Loop_VITIS_LOOP_38_1_proc' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_52_4' (./src/matrix_mul.cpp:52:39) in function 'Loop_VITIS_LOOP_38_1_proc' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_39_2' (./src/matrix_mul.cpp:39:35) in function 'Loop_VITIS_LOOP_38_1_proc' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (./src/matrix_mul.cpp:39:35) in function 'Loop_VITIS_LOOP_38_1_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.15' (./src/matrix_mul.cpp:46:37)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B1.14' (./src/matrix_mul.cpp:71:46)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B0.14' (./src/matrix_mul.cpp:69:46)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A.15' (./src/matrix_mul.cpp:59:41)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.15' (./src/matrix_mul.cpp:90:41)
WARNING: [HLS 200-1449] Process Loop_VITIS_LOOP_38_1_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 1.56 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.56 seconds; current allocated memory: 581.445 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.64 sec.
Command       elaborate done; 11.38 sec.
Execute       ap_eval exec zip -j /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'matrix_mul' ...
Execute         ap_set_top_model matrix_mul 
Execute         get_model_list matrix_mul -filter all-wo-channel -topdown 
Execute         preproc_iomode -model matrix_mul 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         preproc_iomode -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         preproc_iomode -model Block_entry5165_proc 
Execute         get_model_list matrix_mul -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c Loop_VITIS_LOOP_38_1_proc matrix_mul
INFO-FLOW: Configuring Module : Block_entry5165_proc ...
Execute         set_default_model Block_entry5165_proc 
Execute         apply_spec_resource_limit Block_entry5165_proc 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
INFO-FLOW: Configuring Module : Loop_VITIS_LOOP_38_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         apply_spec_resource_limit Loop_VITIS_LOOP_38_1_proc 
INFO-FLOW: Configuring Module : matrix_mul ...
Execute         set_default_model matrix_mul 
Execute         apply_spec_resource_limit matrix_mul 
INFO-FLOW: Model list for preprocess: Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c Loop_VITIS_LOOP_38_1_proc matrix_mul
INFO-FLOW: Preprocessing Module: Block_entry5165_proc ...
Execute         set_default_model Block_entry5165_proc 
Execute         cdfg_preprocess -model Block_entry5165_proc 
Execute         rtl_gen_preprocess Block_entry5165_proc 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Command         cdfg_preprocess done; 2.14 sec.
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
INFO-FLOW: Preprocessing Module: Loop_VITIS_LOOP_38_1_proc ...
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         cdfg_preprocess -model Loop_VITIS_LOOP_38_1_proc 
Command         cdfg_preprocess done; 0.93 sec.
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc 
INFO-FLOW: Preprocessing Module: matrix_mul ...
Execute         set_default_model matrix_mul 
Execute         cdfg_preprocess -model matrix_mul 
Execute         rtl_gen_preprocess matrix_mul 
INFO-FLOW: Model list for synthesis: Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c Loop_VITIS_LOOP_38_1_proc matrix_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry5165_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry5165_proc 
Execute         schedule -model Block_entry5165_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.15 seconds; current allocated memory: 584.211 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry5165_proc.
Execute         set_default_model Block_entry5165_proc 
Execute         bind -model Block_entry5165_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 584.211 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry5165_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_c'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_c'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 585.367 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 585.367 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_a'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' (loop 'load_a'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem0_addr_read_15', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59) and bus read operation ('gmem0_addr_read', ./src/matrix_mul.cpp:59) on port 'gmem0' (./src/matrix_mul.cpp:59).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 31, loop 'load_a'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 586.348 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 586.348 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_b'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' (loop 'load_b'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus read operation ('gmem1_addr_read_15', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71) and bus read operation ('gmem1_addr_read', ./src/matrix_mul.cpp:71) on port 'gmem1' (./src/matrix_mul.cpp:71).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 26, loop 'load_b'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.61 seconds. CPU system time: 0 seconds. Elapsed time: 3.61 seconds; current allocated memory: 609.773 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 609.773 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_7'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' (loop 'VITIS_LOOP_79_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1278933_i_write_ln90', ./src/matrix_mul.cpp:90) of variable 'add1_i', ./src/matrix_mul.cpp:90 on local variable 'add1278933_i' and 'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' (loop 'VITIS_LOOP_79_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1278933_i_write_ln90', ./src/matrix_mul.cpp:90) of variable 'add1_i', ./src/matrix_mul.cpp:90 on local variable 'add1278933_i' and 'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' (loop 'VITIS_LOOP_79_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1278933_i_write_ln90', ./src/matrix_mul.cpp:90) of variable 'add1_i', ./src/matrix_mul.cpp:90 on local variable 'add1278933_i' and 'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 124, loop 'VITIS_LOOP_79_7'
WARNING: [HLS 200-871] Estimated clock period (2.576ns) exceeds the target (target clock period: 3.33ns, clock uncertainty: 0.8991ns, effective delay budget: 2.4309ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' consists of the following:	'load' operation ('add1278933_i_load', ./src/matrix_mul.cpp:90) on local variable 'add1278933_i' [176]  (0 ns)
	'mux' operation ('tmp_1_i', ./src/matrix_mul.cpp:90) [323]  (0.493 ns)
	'fadd' operation ('add1_i', ./src/matrix_mul.cpp:90) [324]  (2.08 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 609.773 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.56 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 609.773 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_c'.
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
WARNING: [HLS 200-880] The II Violation in module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' (loop 'store_c'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99) and bus write operation ('gmem2_addr_write_ln99', ./src/matrix_mul.cpp:99) on port 'gmem2' (./src/matrix_mul.cpp:99).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 24, loop 'store_c'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 610.770 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 610.770 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.bind.adb -f 
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_38_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         schedule -model Loop_VITIS_LOOP_38_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.5 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 644.426 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.3 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_VITIS_LOOP_38_1_proc.
Execute         set_default_model Loop_VITIS_LOOP_38_1_proc 
Execute         bind -model Loop_VITIS_LOOP_38_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.59 seconds. CPU system time: 0 seconds. Elapsed time: 2.59 seconds; current allocated memory: 644.426 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.16 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding Loop_VITIS_LOOP_38_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matrix_mul 
Execute         schedule -model matrix_mul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.31 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 644.426 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.sched.adb -f 
INFO-FLOW: Finish scheduling matrix_mul.
Execute         set_default_model matrix_mul 
Execute         bind -model matrix_mul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 644.426 MB.
Execute         syn_report -verbosereport -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.64 sec.
Execute         db_write -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.bind.adb -f 
INFO-FLOW: Finish binding matrix_mul.
Execute         get_model_list matrix_mul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Block_entry5165_proc 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         rtl_gen_preprocess Loop_VITIS_LOOP_38_1_proc 
Execute         rtl_gen_preprocess matrix_mul 
INFO-FLOW: Model list for RTL generation: Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c Loop_VITIS_LOOP_38_1_proc matrix_mul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry5165_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_entry5165_proc -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry5165_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 644.426 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry5165_proc -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Block_entry5165_proc 
Execute         gen_rtl Block_entry5165_proc -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Block_entry5165_proc 
Execute         syn_report -csynth -model Block_entry5165_proc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Block_entry5165_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Block_entry5165_proc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Block_entry5165_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Block_entry5165_proc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Block_entry5165_proc -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.adb 
Execute         db_write -model Block_entry5165_proc -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry5165_proc -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 644.426 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.adb 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a' pipeline 'load_a' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_62s_62_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 644.426 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.adb 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' pipeline 'load_b' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b' is 16384 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_01001) & (icmp_ln65_reg_21826 == 1'd1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b'.
Command         create_rtl_model done; 1.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 652.918 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7' pipeline 'VITIS_LOOP_79_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.21 seconds; current allocated memory: 710.574 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.45 sec.
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.adb 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c' pipeline 'store_c' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 710.574 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.adb 
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_38_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_VITIS_LOOP_38_1_proc -top_prefix matrix_mul_ -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Loop_VITIS_LOOP_38_1_proc' is 16445 from HDL expression: ((1'b1 == ap_CS_fsm_state23) & (icmp_ln78_fu_14859_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_60ns_88_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_27ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_28ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_38_1_proc'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 731.594 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul_Loop_VITIS_LOOP_38_1_proc 
Execute         gen_rtl Loop_VITIS_LOOP_38_1_proc -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul_Loop_VITIS_LOOP_38_1_proc 
Execute         syn_report -csynth -model Loop_VITIS_LOOP_38_1_proc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model Loop_VITIS_LOOP_38_1_proc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/Loop_VITIS_LOOP_38_1_proc_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model Loop_VITIS_LOOP_38_1_proc -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.32 sec.
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model Loop_VITIS_LOOP_38_1_proc -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Loop_VITIS_LOOP_38_1_proc -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model matrix_mul -top_prefix  -sub_prefix matrix_mul_ -mg_file /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/P' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'M', 'N', 'P' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.6 seconds; current allocated memory: 788.461 MB.
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         gen_rtl matrix_mul -istop -style xilinx -f -lang vhdl -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/vhdl/matrix_mul 
Command         gen_rtl done; 0.25 sec.
Execute         gen_rtl matrix_mul -istop -style xilinx -f -lang vlog -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/verilog/matrix_mul 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/matrix_mul_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.9 sec.
Execute         db_write -model matrix_mul -f -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model matrix_mul -bindview -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info matrix_mul -p /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul 
Execute         export_constraint_db -f -tool general -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute         syn_report -designview -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.design.xml 
Command         syn_report done; 1.11 sec.
Execute         syn_report -csynthDesign -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model matrix_mul -o /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks matrix_mul 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain matrix_mul 
INFO-FLOW: Model list for RTL component generation: Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c Loop_VITIS_LOOP_38_1_proc matrix_mul
INFO-FLOW: Handling components in module [Block_entry5165_proc] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.compgen.tcl 
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.compgen.tcl 
INFO-FLOW: Found component matrix_mul_mul_32ns_62s_62_5_1.
INFO-FLOW: Append model matrix_mul_mul_32ns_62s_62_5_1
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.compgen.tcl 
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.compgen.tcl 
INFO-FLOW: Found component matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: Found component matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component matrix_mul_mux_165_32_1_1.
INFO-FLOW: Append model matrix_mul_mux_165_32_1_1
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.compgen.tcl 
INFO-FLOW: Found component matrix_mul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_VITIS_LOOP_38_1_proc] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
INFO-FLOW: Found component matrix_mul_mul_28ns_60ns_88_5_1.
INFO-FLOW: Append model matrix_mul_mul_28ns_60ns_88_5_1
INFO-FLOW: Found component matrix_mul_mul_32s_28ns_58_2_1.
INFO-FLOW: Append model matrix_mul_mul_32s_28ns_58_2_1
INFO-FLOW: Found component matrix_mul_mul_32s_27ns_58_2_1.
INFO-FLOW: Append model matrix_mul_mul_32s_27ns_58_2_1
INFO-FLOW: Found component matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W.
INFO-FLOW: Append model matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [matrix_mul] ... 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.tcl 
INFO-FLOW: Found component matrix_mul_local_B0_RAM_AUTO_1R1W.
INFO-FLOW: Append model matrix_mul_local_B0_RAM_AUTO_1R1W
INFO-FLOW: Found component matrix_mul_fifo_w1_d2_S.
INFO-FLOW: Append model matrix_mul_fifo_w1_d2_S
INFO-FLOW: Found component matrix_mul_fifo_w62_d2_S.
INFO-FLOW: Append model matrix_mul_fifo_w62_d2_S
INFO-FLOW: Found component matrix_mul_fifo_w64_d2_S.
INFO-FLOW: Append model matrix_mul_fifo_w64_d2_S
INFO-FLOW: Found component matrix_mul_fifo_w37_d2_S.
INFO-FLOW: Append model matrix_mul_fifo_w37_d2_S
INFO-FLOW: Found component matrix_mul_fifo_w61_d2_S.
INFO-FLOW: Append model matrix_mul_fifo_w61_d2_S
INFO-FLOW: Found component matrix_mul_fifo_w28_d2_S.
INFO-FLOW: Append model matrix_mul_fifo_w28_d2_S
INFO-FLOW: Found component matrix_mul_gmem0_m_axi.
INFO-FLOW: Append model matrix_mul_gmem0_m_axi
INFO-FLOW: Found component matrix_mul_gmem1_m_axi.
INFO-FLOW: Append model matrix_mul_gmem1_m_axi
INFO-FLOW: Found component matrix_mul_gmem2_m_axi.
INFO-FLOW: Append model matrix_mul_gmem2_m_axi
INFO-FLOW: Found component matrix_mul_control_s_axi.
INFO-FLOW: Append model matrix_mul_control_s_axi
INFO-FLOW: Append model Block_entry5165_proc
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c
INFO-FLOW: Append model Loop_VITIS_LOOP_38_1_proc
INFO-FLOW: Append model matrix_mul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_mul_32ns_62s_62_5_1 matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1 matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1 matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1 matrix_mul_mux_165_32_1_1 matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_flow_control_loop_pipe_sequential_init matrix_mul_mul_28ns_60ns_88_5_1 matrix_mul_mul_32s_28ns_58_2_1 matrix_mul_mul_32s_27ns_58_2_1 matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W matrix_mul_local_B0_RAM_AUTO_1R1W matrix_mul_fifo_w1_d2_S matrix_mul_fifo_w62_d2_S matrix_mul_fifo_w64_d2_S matrix_mul_fifo_w37_d2_S matrix_mul_fifo_w61_d2_S matrix_mul_fifo_w28_d2_S matrix_mul_gmem0_m_axi matrix_mul_gmem1_m_axi matrix_mul_gmem2_m_axi matrix_mul_control_s_axi Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c Loop_VITIS_LOOP_38_1_proc matrix_mul
INFO-FLOW: Generating /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_mul_32ns_62s_62_5_1
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model matrix_mul_mux_165_32_1_1
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model matrix_mul_mul_28ns_60ns_88_5_1
INFO-FLOW: To file: write model matrix_mul_mul_32s_28ns_58_2_1
INFO-FLOW: To file: write model matrix_mul_mul_32s_27ns_58_2_1
INFO-FLOW: To file: write model matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matrix_mul_local_B0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model matrix_mul_fifo_w1_d2_S
INFO-FLOW: To file: write model matrix_mul_fifo_w62_d2_S
INFO-FLOW: To file: write model matrix_mul_fifo_w64_d2_S
INFO-FLOW: To file: write model matrix_mul_fifo_w37_d2_S
INFO-FLOW: To file: write model matrix_mul_fifo_w61_d2_S
INFO-FLOW: To file: write model matrix_mul_fifo_w28_d2_S
INFO-FLOW: To file: write model matrix_mul_gmem0_m_axi
INFO-FLOW: To file: write model matrix_mul_gmem1_m_axi
INFO-FLOW: To file: write model matrix_mul_gmem2_m_axi
INFO-FLOW: To file: write model matrix_mul_control_s_axi
INFO-FLOW: To file: write model Block_entry5165_proc
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c
INFO-FLOW: To file: write model Loop_VITIS_LOOP_38_1_proc
INFO-FLOW: To file: write model matrix_mul
INFO-FLOW: Generating /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db' modelList='matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_32ns_62s_62_5_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
matrix_mul_mux_165_32_1_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_28ns_60ns_88_5_1
matrix_mul_mul_32s_28ns_58_2_1
matrix_mul_mul_32s_27ns_58_2_1
matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W
matrix_mul_local_B0_RAM_AUTO_1R1W
matrix_mul_fifo_w1_d2_S
matrix_mul_fifo_w62_d2_S
matrix_mul_fifo_w64_d2_S
matrix_mul_fifo_w37_d2_S
matrix_mul_fifo_w61_d2_S
matrix_mul_fifo_w28_d2_S
matrix_mul_gmem0_m_axi
matrix_mul_gmem1_m_axi
matrix_mul_gmem2_m_axi
matrix_mul_control_s_axi
Block_entry5165_proc
Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c
Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a
Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b
Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7
Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c
Loop_VITIS_LOOP_38_1_proc
matrix_mul
' expOnly='0'
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.compgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_local_B0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'cmp1922_loc_channel_U(matrix_mul_fifo_w1_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'N_cast4617_loc_channel_U(matrix_mul_fifo_w62_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln38_1_loc_channel_U(matrix_mul_fifo_w64_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'P_cast4614_loc_channel_U(matrix_mul_fifo_w37_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'add_ln38_1_loc_channel_U(matrix_mul_fifo_w61_d2_S)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'lshr_ln38_1_cast_loc_channel_U(matrix_mul_fifo_w28_d2_S)' using Shift Registers.
Execute           source ./control.slave.tcl 
Command         ap_source done; 0.29 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.56 seconds; current allocated memory: 794.043 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='matrix_mul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_32ns_62s_62_5_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
matrix_mul_mux_165_32_1_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_28ns_60ns_88_5_1
matrix_mul_mul_32s_28ns_58_2_1
matrix_mul_mul_32s_27ns_58_2_1
matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W
matrix_mul_local_B0_RAM_AUTO_1R1W
matrix_mul_fifo_w1_d2_S
matrix_mul_fifo_w62_d2_S
matrix_mul_fifo_w64_d2_S
matrix_mul_fifo_w37_d2_S
matrix_mul_fifo_w61_d2_S
matrix_mul_fifo_w28_d2_S
matrix_mul_gmem0_m_axi
matrix_mul_gmem1_m_axi
matrix_mul_gmem2_m_axi
matrix_mul_control_s_axi
Block_entry5165_proc
Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c
Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a
Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b
Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7
Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c
Loop_VITIS_LOOP_38_1_proc
matrix_mul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute         sc_get_clocks matrix_mul 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute         source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE matrix_mul LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST matrix_mul MODULE2INSTS {matrix_mul matrix_mul Block_entry5165_proc Block_entry5165_proc_U0 Loop_VITIS_LOOP_38_1_proc Loop_VITIS_LOOP_38_1_proc_U0 Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c_fu_9328 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c_fu_9348 Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a_fu_9374 Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b_fu_9401 Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7_fu_10437} INST2MODULE {matrix_mul matrix_mul Block_entry5165_proc_U0 Block_entry5165_proc Loop_VITIS_LOOP_38_1_proc_U0 Loop_VITIS_LOOP_38_1_proc grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c_fu_9328 Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c_fu_9348 Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a_fu_9374 Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b_fu_9401 Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7_fu_10437 Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7} INSTDATA {matrix_mul {DEPTH 1 CHILDREN {Block_entry5165_proc_U0 Loop_VITIS_LOOP_38_1_proc_U0}} Block_entry5165_proc_U0 {DEPTH 2 CHILDREN {}} Loop_VITIS_LOOP_38_1_proc_U0 {DEPTH 2 CHILDREN {grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c_fu_9328 grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c_fu_9348 grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a_fu_9374 grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b_fu_9401 grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7_fu_10437}} grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c_fu_9328 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c_fu_9348 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a_fu_9374 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b_fu_9401 {DEPTH 3 CHILDREN {}} grp_Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7_fu_10437 {DEPTH 3 CHILDREN {}}} MODULEDATA {Block_entry5165_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_70_p2 SOURCE ./src/matrix_mul.cpp:38 VARIABLE add_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_94_p2 SOURCE ./src/matrix_mul.cpp:38 VARIABLE add_ln38_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_2_fu_106_p2 SOURCE ./src/matrix_mul.cpp:38 VARIABLE add_ln38_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_300_p2 SOURCE ./src/matrix_mul.cpp:43 VARIABLE add_ln43 LOOP init_c BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_2_fu_370_p2 SOURCE ./src/matrix_mul.cpp:56 VARIABLE add_ln56_2 LOOP load_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_i_fu_380_p2 SOURCE ./src/matrix_mul.cpp:56 VARIABLE tmp_i LOOP load_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_62s_62_5_1_U20 SOURCE ./src/matrix_mul.cpp:56 VARIABLE tmp1023_i LOOP load_a BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_399_p2 SOURCE ./src/matrix_mul.cpp:56 VARIABLE add_ln56 LOOP load_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_411_p2 SOURCE ./src/matrix_mul.cpp:56 VARIABLE add_ln56_1 LOOP load_a BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 7 BRAM 0 URAM 0}} Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_13491_p2 SOURCE ./src/matrix_mul.cpp:65 VARIABLE add_ln65_2 LOOP load_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_13500_p2 SOURCE ./src/matrix_mul.cpp:65 VARIABLE add_ln65_4 LOOP load_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_13527_p2 SOURCE ./src/matrix_mul.cpp:65 VARIABLE add_ln65_1 LOOP load_b BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_1503_p2 SOURCE ./src/matrix_mul.cpp:79 VARIABLE add_ln79 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_4_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_5_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_3_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_4_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_5_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_6_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_3_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_7_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_8_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_9_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_10_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_3_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_11_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_3_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_12_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_3_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_13_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_3_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum_14_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_6_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_7_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_8_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1073 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_9_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_3_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_i_564 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_1_i_565 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_4_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_1_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_1_5_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1074 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_1_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_10_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_4_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_i_566 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_2_i_567 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_4_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_2_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_2_5_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1075 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_2_2_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1078 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_11_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_5_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1079 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_3_i_568 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_3_i_569 LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1080 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_3_4_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE add116_3_1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U1081 SOURCE ./src/matrix_mul.cpp:86 VARIABLE mul115_3_3_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 6 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_7_full_dsp_1_U1076 SOURCE ./src/matrix_mul.cpp:86 VARIABLE sum LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_no_dsp_1_U1077 SOURCE ./src/matrix_mul.cpp:90 VARIABLE add1_i LOOP VITIS_LOOP_79_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 20 BRAM 0 URAM 0}} Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_501_p2 SOURCE ./src/matrix_mul.cpp:97 VARIABLE add_ln97 LOOP store_c BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_mul4264_fu_530_p2 SOURCE {} VARIABLE next_mul4264 LOOP store_c BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_557_p2 SOURCE ./src/matrix_mul.cpp:43 VARIABLE empty_47 LOOP store_c BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Loop_VITIS_LOOP_38_1_proc {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_1_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_2_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_3_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_4_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_5_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_6_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_7_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_8_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_9_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_10_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_11_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_12_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_13_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_14_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_C_15_U SOURCE ./src/matrix_mul.cpp:29 VARIABLE local_C_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_1_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_2_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_3_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_4_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_5_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_6_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_7_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_8_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_9_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_10_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_11_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_12_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_13_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_14_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_A_15_U SOURCE ./src/matrix_mul.cpp:26 VARIABLE local_A_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_read1_op_fu_10592_p2 SOURCE {} VARIABLE p_read1_op LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_60ns_88_5_1_U1190 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_10639_p2 SOURCE ./src/matrix_mul.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1_VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_10656_p2 SOURCE ./src/matrix_mul.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_1_VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_28ns_58_2_1_U1191 SOURCE ./src/matrix_mul.cpp:38 VARIABLE mul_ln38 LOOP VITIS_LOOP_38_1_VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_10712_p2 SOURCE ./src/matrix_mul.cpp:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_27ns_58_2_1_U1192 SOURCE ./src/matrix_mul.cpp:38 VARIABLE empty_574 LOOP VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_14865_p2 SOURCE ./src/matrix_mul.cpp:78 VARIABLE add_ln78 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_14895_p2 SOURCE ./src/matrix_mul.cpp:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_10737_p2 SOURCE ./src/matrix_mul.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_38_1_VITIS_LOOP_39_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 38 BRAM 0 URAM 0}} matrix_mul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_U SOURCE {} VARIABLE local_B0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_1_U SOURCE {} VARIABLE local_B0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_2_U SOURCE {} VARIABLE local_B0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_3_U SOURCE {} VARIABLE local_B0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_4_U SOURCE {} VARIABLE local_B0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_5_U SOURCE {} VARIABLE local_B0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_6_U SOURCE {} VARIABLE local_B0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_7_U SOURCE {} VARIABLE local_B0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_8_U SOURCE {} VARIABLE local_B0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_9_U SOURCE {} VARIABLE local_B0_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_10_U SOURCE {} VARIABLE local_B0_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_11_U SOURCE {} VARIABLE local_B0_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_12_U SOURCE {} VARIABLE local_B0_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_13_U SOURCE {} VARIABLE local_B0_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_14_U SOURCE {} VARIABLE local_B0_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B0_15_U SOURCE {} VARIABLE local_B0_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_U SOURCE {} VARIABLE local_B1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_1_U SOURCE {} VARIABLE local_B1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_2_U SOURCE {} VARIABLE local_B1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_3_U SOURCE {} VARIABLE local_B1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_4_U SOURCE {} VARIABLE local_B1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_5_U SOURCE {} VARIABLE local_B1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_6_U SOURCE {} VARIABLE local_B1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_7_U SOURCE {} VARIABLE local_B1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_8_U SOURCE {} VARIABLE local_B1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_9_U SOURCE {} VARIABLE local_B1_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_10_U SOURCE {} VARIABLE local_B1_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_11_U SOURCE {} VARIABLE local_B1_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_12_U SOURCE {} VARIABLE local_B1_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_13_U SOURCE {} VARIABLE local_B1_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_14_U SOURCE {} VARIABLE local_B1_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME local_B1_15_U SOURCE {} VARIABLE local_B1_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmp1922_loc_channel_U SOURCE {} VARIABLE cmp1922_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME N_cast4617_loc_channel_U SOURCE {} VARIABLE N_cast4617_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sext_ln38_1_loc_channel_U SOURCE {} VARIABLE sext_ln38_1_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME P_cast4614_loc_channel_U SOURCE {} VARIABLE P_cast4614_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME add_ln38_1_loc_channel_U SOURCE {} VARIABLE add_ln38_1_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lshr_ln38_1_cast_loc_channel_U SOURCE {} VARIABLE lshr_ln38_1_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 38 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 806.398 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mul.
Execute         syn_report -model matrix_mul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 344.85 MHz
Command       autosyn done; 29.54 sec.
Command     csynth_design done; 40.94 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39.42 seconds. CPU system time: 1.24 seconds. Elapsed time: 40.94 seconds; current allocated memory: 347.039 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=matrix_mul xml_exists=0
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matrix_mul
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=33 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_32ns_62s_62_5_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1
matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
matrix_mul_mux_165_32_1_1
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_flow_control_loop_pipe_sequential_init
matrix_mul_mul_28ns_60ns_88_5_1
matrix_mul_mul_32s_28ns_58_2_1
matrix_mul_mul_32s_27ns_58_2_1
matrix_mul_Loop_VITIS_LOOP_38_1_proc_local_C_RAM_AUTO_1R1W
matrix_mul_local_B0_RAM_AUTO_1R1W
matrix_mul_fifo_w1_d2_S
matrix_mul_fifo_w62_d2_S
matrix_mul_fifo_w64_d2_S
matrix_mul_fifo_w37_d2_S
matrix_mul_fifo_w61_d2_S
matrix_mul_fifo_w28_d2_S
matrix_mul_gmem0_m_axi
matrix_mul_gmem1_m_axi
matrix_mul_gmem2_m_axi
matrix_mul_control_s_axi
Block_entry5165_proc
Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c
Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a
Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b
Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7
Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c
Loop_VITIS_LOOP_38_1_proc
matrix_mul
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Block_entry5165_proc.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_init_c.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_a.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_load_b.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_VITIS_LOOP_79_7.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc_Pipeline_store_c.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/Loop_VITIS_LOOP_38_1_proc.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute       sc_get_clocks matrix_mul 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fadd_32ns_32ns_32_5_no_dsp_1_ip.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/misc/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to matrix_mul
Execute       get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/driver
Execute       get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=matrix_mul
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.constraint.tcl 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/matrix_mul.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/ubuntu/Documents/GitHub/NTU-Special-Project-on-AAHLS/lab_B/matrix_mul/matrix_mul_hls/solution1/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s matrix_mul_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file matrix_mul_hls/solution1/impl/export.zip
Command     export_design done; 21.1 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17.32 seconds. CPU system time: 3.02 seconds. Elapsed time: 21.1 seconds; current allocated memory: 9.930 MB.
Command   ap_source done; 202.33 sec.
Execute   cleanup_all 
Command   cleanup_all done; 0.14 sec.
