{"Source Block": ["hdl/library/util_do_ram/util_do_ram.v@196:206@HdlStmAssign", "always @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];\nend\n\nassign rd_last_beat = (rd_addr == rd_length) & rd_enable;\nassign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;\n\n// Read logic\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n"], "Clone Blocks": [["hdl/library/util_do_ram/util_do_ram.v@191:204", "    rd_req_cnt <= rd_req_cnt - 2'b1;\nend\n\nassign rd_request_ready = ~rd_req_cnt[1];\n\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];\nend\n\nassign rd_last_beat = (rd_addr == rd_length) & rd_enable;\nassign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;\n\n// Read logic\n"], ["hdl/library/util_do_ram/util_do_ram.v@197:207", "  if (rd_request_valid & rd_request_ready)\n    rd_length <= rd_request_length[LENGTH_WIDTH-1:DST_ADDR_ALIGN];\nend\n\nassign rd_last_beat = (rd_addr == rd_length) & rd_enable;\nassign rd_response_eot = m_axis_last & m_axis_valid & m_axis_ready;\n\n// Read logic\nalways @(posedge m_axis_aclk) begin\n  if (rd_request_valid & rd_request_ready)\n    rd_active <= 1'b1;\n"]], "Diff Content": {"Delete": [[201, "assign rd_last_beat = (rd_addr == rd_length) & rd_enable;\n"]], "Add": []}}