
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Nesting and refs &#8212; sphinx-verilog-domain 0.1 documentation</title>
    <link rel="stylesheet" href="_static/alabaster.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/language_data.js"></script>
    <script src="http://livejs.com/live.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Cross-document refs" href="nesting2.html" />
    <link rel="prev" title="verilog:module" href="module.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="section" id="nesting-and-refs">
<h1>Nesting and refs<a class="headerlink" href="#nesting-and-refs" title="Permalink to this headline">¶</a></h1>
<ul class="simple">
<li><p><a class="reference internal" href="#verilog-port-top1-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.a</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1.a</span></code> port declaration</p></li>
<li><p><a class="reference internal" href="#verilog-port-top1-nested1-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.Nested1.a</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1.Nested1.a</span></code> port declaration</p></li>
<li><p><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Nested1.a</span></code> - shouldn’t create a link (symbol does not exist in this scope)</p></li>
<li><p><a class="reference internal" href="nesting2.html#verilog-port-inotherfile-p" title="port p"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">InOtherFile.p</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">InOtherFile.p</span></code> port declaration which is located in another file</p></li>
<li><p><a class="reference internal" href="#verilog-port-nesttest-1" title="port NestTest"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">NestTest</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">NestTest</span></code>, not to <code class="docutils literal notranslate"><span class="pre">nesttest</span></code></p></li>
<li><p><a class="reference internal" href="#verilog-port-nesttest" title="port nesttest"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">nesttest</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">nesttest</span></code>, not to <code class="docutils literal notranslate"><span class="pre">NestTest</span></code></p></li>
<li><p><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">$root</span></code> - shouldn’t create a link</p></li>
<li><p><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.$root</span></code> - shouldn’t create a link (invalid qualified name)</p></li>
</ul>
<dl class="verilog module">
<dt id="verilog-module-a">
module <code class="sig-name descname">a</code><span class="p">(</span><code class="sig-prename descclassname">p</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-a" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-module-top1">
module <code class="sig-name descname">Top1</code><span class="p">(</span><a class="reference internal" href="#verilog-port-top1-a" title="port a"><code class="sig-prename descclassname">a</code></a><span class="p">,</span> <a class="reference internal" href="#verilog-port-top1-b" title="port b"><code class="sig-prename descclassname">b</code></a><span class="p">,</span> <code class="sig-prename descclassname">c</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-top1" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="docutils literal notranslate"><span class="pre">a</span></code> and <code class="docutils literal notranslate"><span class="pre">b</span></code> in the module declaration should link to following port declarations. <code class="docutils literal notranslate"><span class="pre">c</span></code> shouldn’t be a link.</p>
<dl class="verilog port">
<dt id="verilog-port-top1-a">
input <code class="sig-name descname">a</code><span class="p">;</span><a class="headerlink" href="#verilog-port-top1-a" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-top1-b">
input <code class="sig-name descname">b</code><span class="p">;</span><a class="headerlink" href="#verilog-port-top1-b" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<p>Following port is a duplicate - the module shouldn’t link to it in its ports list.</p>
<dl class="verilog port">
<dt id="verilog-port-top1-b-1">
output <code class="sig-name descname">b</code><span class="p">;</span><a class="headerlink" href="#verilog-port-top1-b-1" title="Permalink to this definition">¶</a></dt>
<dd><p>Duplicated name test: created link target should be unique (compare with previous <code class="docutils literal notranslate"><span class="pre">b</span></code> declaration)</p>
</dd></dl>

<dl class="verilog module">
<dt id="verilog-module-top1-35-4p3">
module <code class="sig-name descname">\35(4p3|) </code><span class="p">(</span><code class="sig-prename descclassname">z</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-top1-35-4p3" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog module">
<dt id="verilog-module-top1-nested1">
module <code class="sig-name descname">Nested1</code><span class="p">(</span><a class="reference internal" href="#verilog-port-top1-nested1-a" title="port a"><code class="sig-prename descclassname">a</code></a><span class="p">,</span> <code class="sig-prename descclassname">b</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-top1-nested1" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="docutils literal notranslate"><span class="pre">a</span></code> in the module declaration should link to following port declaration. <code class="docutils literal notranslate"><span class="pre">b</span></code> shouldn’t be a link.</p>
<dl class="verilog port">
<dt id="verilog-port-top1-nested1-a">
input <code class="sig-name descname">a</code><span class="p">;</span><a class="headerlink" href="#verilog-port-top1-nested1-a" title="Permalink to this definition">¶</a></dt>
<dd><dl class="verilog module">
<dt id="verilog-module-top1-nested1-inportscontent1">
module <code class="sig-name descname">InPortsContent1</code><span class="p">(</span><code class="sig-prename descclassname">a</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-top1-nested1-inportscontent1" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="docutils literal notranslate"><span class="pre">a</span></code> in the module declaration shouldn’t be a link.</p>
<p>This module is located inside <code class="docutils literal notranslate"><span class="pre">input</span> <span class="pre">a</span></code>’s ReST directive’s content. However, it should be registered directly in module <code class="docutils literal notranslate"><span class="pre">Nested1</span></code> scope.</p>
</dd></dl>

</dd></dl>

<p>Refs test:</p>
<ul class="simple">
<li><p><a class="reference internal" href="#verilog-port-top1-nested1-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">a</span></code></a>, <a class="reference internal" href="#verilog-port-top1-nested1-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Nested1.a</span></code></a>, <a class="reference internal" href="#verilog-port-top1-nested1-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.Nested1.a</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1.Nested1.a</span></code> port declaration</p></li>
<li><p><a class="reference internal" href="#verilog-module-a" title="module a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">$root.a</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">a</span></code> module declaration in toplevel scope</p></li>
<li><p><a class="reference internal" href="#verilog-module-top1-nested1" title="port b"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">b</span></code></a>, <a class="reference internal" href="#verilog-module-top1-nested1" title="port b"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Nested1.b</span></code></a>, <a class="reference internal" href="#verilog-module-top1-nested1" title="port b"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.Nested1.b</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1.Nested1</span></code> module declaration. The module declares the port in its ports list, and no other declaration is available.</p></li>
<li><p><a class="reference internal" href="#verilog-module-top1" title="port c"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">c</span></code></a>, <a class="reference internal" href="#verilog-module-top1" title="port c"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.c</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1</span></code> module declaration.</p></li>
<li><p><a class="reference internal" href="#verilog-port-top1-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top1.a</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1.a</span></code> port declaration</p></li>
<li><p><a class="reference internal" href="#verilog-port-top2-a" title="port a"><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">Top2.a</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top2.a</span></code> port declaration</p></li>
<li><p><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">LoremIpsumDolorSitAmetNestTest</span></code> - shouldn’t create a link (symbol does not exist)</p></li>
<li><p><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">unique_port_name_in_nest_test</span></code> - shouldn’t create a link (symbol does not exist in this scope)</p></li>
<li><p><a class="reference internal" href="#verilog-module-top1-35-4p3" title="module \35(4p3|) "><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">\35(4p3|)</span></code></a> - should link to <code class="docutils literal notranslate"><span class="pre">Top1.\35(4p3|)</span></code> module declaration</p></li>
<li><p><a class="reference internal" href="#verilog-module-top1-35-4p3" title="module \35(4p3|) "><code class="xref verilog verilog-ref docutils literal notranslate"><span class="pre">module_escaped</span></code></a> (ref used in .rst is <code class="docutils literal notranslate"><span class="pre">module_escaped</span></code>) - should link to <code class="docutils literal notranslate"><span class="pre">Top1.\35(4p3|)</span></code> module declaration (the declaration has <code class="docutils literal notranslate"><span class="pre">alias</span></code>)</p></li>
</ul>
</dd></dl>

</dd></dl>

<dl class="verilog module">
<dt id="verilog-module-top2">
module <code class="sig-name descname">Top2</code><span class="p">(</span><a class="reference internal" href="#verilog-port-top2-a" title="port a"><code class="sig-prename descclassname">a</code></a><span class="p">,</span> <code class="sig-prename descclassname">b</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-top2" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="docutils literal notranslate"><span class="pre">a</span></code> in the module declaration should link to following port declaration. <code class="docutils literal notranslate"><span class="pre">b</span></code> shouldn’t be a link.</p>
<dl class="verilog port">
<dt id="verilog-port-top2-a">
input <code class="sig-name descname">a</code><span class="p">;</span><a class="headerlink" href="#verilog-port-top2-a" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="verilog module">
<dt id="verilog-module-top3">
module <code class="sig-name descname">Top3</code><span class="p">(</span><code class="sig-prename descclassname">x</code><span class="p">,</span> <a class="reference internal" href="#verilog-port-top3-y" title="port y"><code class="sig-prename descclassname">y</code></a><span class="p">,</span> <code class="sig-prename descclassname">unique_port_name_in_nest_test</code><span class="p">)</span><span class="p">;</span><a class="headerlink" href="#verilog-module-top3" title="Permalink to this definition">¶</a></dt>
<dd><p><code class="docutils literal notranslate"><span class="pre">y</span></code> and <code class="docutils literal notranslate"><span class="pre">unique_port_name_in_nest_test</span></code> in the module declaration should link to following port declaration. <code class="docutils literal notranslate"><span class="pre">x</span></code> shouldn’t be a link.</p>
<dl class="verilog port">
<dt id="verilog-port-top3-y">
input <code class="sig-name descname">y</code><span class="p">;</span><a class="headerlink" href="#verilog-port-top3-y" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="verilog port">
<dt id="verilog-port-nesttest0">
<span id="verilog-port-nesttest"></span>input <code class="sig-name descname">nesttest0</code><span class="p">,</span> <code class="sig-name descname">nesttest</code><span class="p">;</span><a class="headerlink" href="#verilog-port-nesttest0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-nesttest-1">
<span id="verilog-port-nesttest2"></span>input <code class="sig-name descname">NestTest</code><span class="p">,</span> <code class="sig-name descname">NestTest2</code><span class="p">;</span><a class="headerlink" href="#verilog-port-nesttest-1" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<p>Some text to enable scrolling…</p>
<ul class="simple">
<li><p>Lorem</p></li>
<li><p>ipsum</p></li>
<li><p>dolor</p></li>
<li><p>sit</p></li>
<li><p>amet,</p></li>
<li><p>consectetur</p></li>
<li><p>adipiscing</p></li>
<li><p>elit.</p></li>
<li><p>Donec</p></li>
<li><p>ac</p></li>
<li><p>mattis</p></li>
<li><p>metus.</p></li>
<li><p>Praesent</p></li>
<li><p>faucibus</p></li>
<li><p>tortor</p></li>
<li><p>eu</p></li>
<li><p>euismod</p></li>
<li><p>imperdiet.</p></li>
<li><p>Mauris</p></li>
<li><p>a</p></li>
<li><p>porta</p></li>
<li><p>mauris,</p></li>
<li><p>ac</p></li>
<li><p>faucibus</p></li>
<li><p>magna.</p></li>
<li><p>Aliquam</p></li>
<li><p>lacinia</p></li>
<li><p>hendrerit</p></li>
<li><p>interdum.</p></li>
<li><p>Nullam</p></li>
<li><p>tempor,</p></li>
<li><p>massa</p></li>
<li><p>ac</p></li>
<li><p>scelerisque</p></li>
<li><p>porta,</p></li>
<li><p>nunc</p></li>
<li><p>nunc</p></li>
<li><p>dignissim</p></li>
<li><p>ex,</p></li>
<li><p>id</p></li>
<li><p>commodo</p></li>
<li><p>ligula</p></li>
<li><p>lorem</p></li>
<li><p>sit</p></li>
<li><p>amet</p></li>
<li><p>ligula.</p></li>
<li><p>Morbi</p></li>
<li><p>rhoncus</p></li>
<li><p>et</p></li>
<li><p>orci</p></li>
<li><p>ut</p></li>
<li><p>euismod.</p></li>
<li><p>In</p></li>
<li><p>eu</p></li>
<li><p>scelerisque</p></li>
<li><p>lectus,</p></li>
<li><p>tempor</p></li>
<li><p>vulputate</p></li>
<li><p>risus.</p></li>
<li><p>Proin</p></li>
<li><p>imperdiet</p></li>
<li><p>dignissim</p></li>
<li><p>condimentum.</p></li>
<li><p>Nunc</p></li>
<li><p>ultrices</p></li>
<li><p>laoreet</p></li>
<li><p>faucibus.</p></li>
<li><p>Morbi</p></li>
<li><p>fringilla</p></li>
<li><p>efficitur</p></li>
<li><p>dolor,</p></li>
<li><p>et</p></li>
<li><p>eleifend</p></li>
<li><p>erat</p></li>
<li><p>pellentesque</p></li>
<li><p>at.</p></li>
<li><p>Donec</p></li>
<li><p>sed</p></li>
<li><p>ligula</p></li>
<li><p>ac</p></li>
<li><p>ligula</p></li>
<li><p>consequat</p></li>
<li><p>lobortis.</p></li>
<li><p>Integer</p></li>
<li><p>nec</p></li>
<li><p>diam</p></li>
<li><p>id</p></li>
<li><p>magna</p></li>
<li><p>scelerisque</p></li>
<li><p>placerat.</p></li>
</ul>
</div>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="index.html">sphinx-verilog-domain</a></h1>








<h3>Navigation</h3>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="port.html">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1"><a class="reference internal" href="module.html">verilog:module</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="index.html">Documentation overview</a><ul>
      <li>Previous: <a href="module.html" title="previous chapter">verilog:module</a></li>
      <li>Next: <a href="nesting2.html" title="next chapter">Cross-document refs</a></li>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2018, Various.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 3.1.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/nesting.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>