/* Generated by Yosys 0.25 (git sha1 e02b7f64b, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

(* top =  1  *)
(* src = "HWITLTopLevel.v:7.1-295.10" *)
module HWITLTopLevel(io_uartCMD_txd, io_uartCMD_rxd, io_leds, clk, resetn);
  (* src = "HWITLTopLevel.v:79.23-79.52" *)
  wire [14:0] _zz_timeout_counter_valueNext;
  (* src = "HWITLTopLevel.v:80.23-80.54" *)
  wire _zz_timeout_counter_valueNext_1;
  (* hdlname = "builder _zz_payloadByte" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1355.23-1355.38" *)
  (* unused_bits = "0 1" *)
  wire [7:0] \builder._zz_payloadByte ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1353.23-1353.54" *)
  wire [2:0] \builder._zz_rbFSM_byteCounter_valueNext ;
  (* hdlname = "builder _zz_rbFSM_byteCounter_valueNext_1" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1354.23-1354.56" *)
  wire \builder._zz_rbFSM_byteCounter_valueNext_1 ;
  (* hdlname = "builder clk" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1342.23-1342.26" *)
  wire \builder.clk ;
  (* hdlname = "builder io_ctrl_busy" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1337.23-1337.35" *)
  wire \builder.io_ctrl_busy ;
  (* hdlname = "builder io_ctrl_respType" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1335.23-1335.39" *)
  wire \builder.io_ctrl_respType ;
  wire \builder.io_ctrl_respType_SB_DFFR_Q_D ;
  (* hdlname = "builder io_data_ack" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1339.23-1339.34" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \builder.io_data_ack ;
  (* hdlname = "builder io_data_irq" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1340.23-1340.34" *)
  wire \builder.io_data_irq ;
  (* hdlname = "builder io_data_readData" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1341.23-1341.39" *)
  wire [31:0] \builder.io_data_readData ;
  (* hdlname = "builder rbFSM_busyFlag" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1365.23-1365.37" *)
  wire \builder.rbFSM_busyFlag ;
  wire \builder.rbFSM_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_byteCounter_value" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1362.23-1362.46" *)
  wire [2:0] \builder.rbFSM_byteCounter_value ;
  (* hdlname = "builder rbFSM_byteCounter_valueNext" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1361.23-1361.50" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  wire [2:0] \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "builder rbFSM_byteCounter_willIncrement" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1359.23-1359.54" *)
  wire \builder.rbFSM_byteCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO ;
  (* hdlname = "builder rbFSM_stateNext" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1368.23-1368.38" *)
  wire [2:0] \builder.rbFSM_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* hdlname = "builder rbFSM_stateReg" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1367.23-1367.37" *)
  wire [2:0] \builder.rbFSM_stateReg ;
  (* hdlname = "builder rbFSM_wantExit" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1356.23-1356.37" *)
  wire \builder.rbFSM_wantExit ;
  (* hdlname = "builder rbFSM_wantKill" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1358.23-1358.37" *)
  wire \builder.rbFSM_wantKill ;
  (* hdlname = "builder resetn" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1343.23-1343.29" *)
  wire \builder.resetn ;
  (* hdlname = "builder when_ResponseBuilder_l68" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1372.23-1372.47" *)
  wire \builder.when_ResponseBuilder_l68 ;
  (* hdlname = "builder when_StateMachine_l237" *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1374.23-1374.45" *)
  wire \builder.when_StateMachine_l237 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \builder.when_StateMachine_l237_SB_LUT4_O_I2 ;
  (* src = "HWITLTopLevel.v:43.23-43.43" *)
  wire builder_io_ctrl_busy;
  (* hdlname = "busMaster _zz_ackCode" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:451.23-451.34" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster._zz_ackCode ;
  (* hdlname = "busMaster _zz_io_response_ack" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:444.23-444.42" *)
  wire [6:0] \busMaster._zz_io_response_ack ;
  (* hdlname = "busMaster _zz_io_response_ack_1" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:445.23-445.44" *)
  wire [6:0] \busMaster._zz_io_response_ack_1 ;
  (* hdlname = "busMaster _zz_io_sb_SBaddress" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:443.23-443.42" *)
  wire [31:0] \busMaster._zz_io_sb_SBaddress ;
  (* hdlname = "busMaster ackCode" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:450.23-450.30" *)
  (* unused_bits = "1" *)
  wire [6:0] \busMaster.ackCode ;
  (* hdlname = "busMaster address" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:447.23-447.30" *)
  wire [31:0] \busMaster.address ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_10_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_11_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_12_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_13_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_14_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_15_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_16_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_17_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_18_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_19_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_20_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_21_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_22_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_23_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_24_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_25_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_26_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_27_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_28_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_29_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_30_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_31_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_8_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_9_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.address_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 ;
  wire \busMaster.address_SB_DFFER_Q_E ;
  (* hdlname = "busMaster busCtrl busStateMachine_busyFlag" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1962.23-1962.47|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.busStateMachine_busyFlag ;
  wire \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3 ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateNext" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1964.23-1964.48|HWITLTopLevel.v:456.29-466.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateNext ;
  (* hdlname = "busMaster busCtrl busStateMachine_stateReg" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1963.23-1963.47|HWITLTopLevel.v:456.29-466.4" *)
  wire [1:0] \busMaster.busCtrl.busStateMachine_stateReg ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantExit" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1959.23-1959.47|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantExit ;
  (* hdlname = "busMaster busCtrl busStateMachine_wantKill" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1961.23-1961.47|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.busStateMachine_wantKill ;
  (* hdlname = "busMaster busCtrl clk" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1951.23-1951.26|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.clk ;
  (* hdlname = "busMaster busCtrl io_bus_ready" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1948.23-1948.35|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.io_bus_ready ;
  (* hdlname = "busMaster busCtrl io_bus_unmapped" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1950.23-1950.38|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.io_bus_unmapped ;
  (* hdlname = "busMaster busCtrl io_ctrl_busy" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1946.23-1946.35|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.io_ctrl_busy ;
  (* hdlname = "busMaster busCtrl resetn" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:1952.23-1952.29|HWITLTopLevel.v:456.29-466.4" *)
  wire \busMaster.busCtrl.resetn ;
  (* hdlname = "busMaster busCtrl_io_ctrl_busy" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:440.23-440.43" *)
  wire \busMaster.busCtrl_io_ctrl_busy ;
  (* hdlname = "busMaster clk" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:435.23-435.26" *)
  wire \busMaster.clk ;
  (* hdlname = "busMaster command" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:446.23-446.30" *)
  wire [7:0] \busMaster.command ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.command_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.command_SB_DFFER_Q_E ;
  (* hdlname = "busMaster io_ctrl_busy" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:423.23-423.35" *)
  wire \busMaster.io_ctrl_busy ;
  (* hdlname = "busMaster io_ctrl_unmappedAccess" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:424.23-424.45" *)
  wire \busMaster.io_ctrl_unmappedAccess ;
  (* hdlname = "busMaster io_ctrl_write" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:422.23-422.36" *)
  wire \busMaster.io_ctrl_write ;
  wire \busMaster.io_ctrl_write_SB_DFFR_Q_D ;
  wire \busMaster.io_ctrl_write_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \busMaster.io_ctrl_write_SB_LUT4_I0_O ;
  wire \busMaster.io_ctrl_write_SB_LUT4_I3_O ;
  (* hdlname = "busMaster io_reg_data" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:430.23-430.34" *)
  wire [31:0] \busMaster.io_reg_data ;
  (* hdlname = "busMaster io_response_ack" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:433.23-433.38" *)
  (* unused_bits = "0 1" *)
  wire [6:0] \busMaster.io_response_ack ;
  (* hdlname = "busMaster io_response_irq" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:432.23-432.38" *)
  wire \busMaster.io_response_irq ;
  (* hdlname = "busMaster io_response_payload" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:434.23-434.42" *)
  wire [31:0] \busMaster.io_response_payload ;
  (* hdlname = "busMaster io_sb_SBaddress" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:414.23-414.38" *)
  wire [31:0] \busMaster.io_sb_SBaddress ;
  (* hdlname = "busMaster io_sb_SBready" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:419.23-419.36" *)
  wire \busMaster.io_sb_SBready ;
  (* hdlname = "busMaster io_sb_SBsize" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:418.23-418.35" *)
  wire [3:0] \busMaster.io_sb_SBsize ;
  (* hdlname = "busMaster io_sb_SBwdata" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:416.23-416.36" *)
  wire [31:0] \busMaster.io_sb_SBwdata ;
  (* hdlname = "busMaster io_sb_SBwrite" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:417.23-417.36" *)
  wire \busMaster.io_sb_SBwrite ;
  (* hdlname = "busMaster readData" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:449.23-449.31" *)
  wire [31:0] \busMaster.readData ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_10_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_11_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_12_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_13_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_14_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_15_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_16_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_17_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_18_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_19_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_20_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_21_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_22_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_23_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_24_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_25_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_26_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_27_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_28_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_29_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_30_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_31_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_8_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_9_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.readData_SB_DFFER_Q_D ;
  (* hdlname = "busMaster resetn" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:436.23-436.29" *)
  wire \busMaster.resetn ;
  (* hdlname = "busMaster writeData" *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:448.23-448.32" *)
  wire [31:0] \busMaster.writeData ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_10_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_11_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_12_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_13_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_14_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_15_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_16_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_17_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_18_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_19_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_20_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_21_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_22_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_23_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_24_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_25_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_26_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_27_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_28_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_29_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_30_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_31_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_8_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_9_D ;
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6" *)
  wire \busMaster.writeData_SB_DFFER_Q_D ;
  wire \busMaster.writeData_SB_DFFER_Q_E ;
  (* src = "HWITLTopLevel.v:63.23-63.45" *)
  wire busMaster_io_ctrl_busy;
  (* unused_bits = "0 1" *)
  wire [1:0] busMaster_io_response_ack;
  (* src = "HWITLTopLevel.v:64.23-64.48" *)
  wire busMaster_io_response_irq;
  (* src = "HWITLTopLevel.v:66.23-66.52" *)
  wire [31:0] busMaster_io_response_payload;
  (* src = "HWITLTopLevel.v:59.23-59.48" *)
  wire [31:0] busMaster_io_sb_SBaddress;
  (* src = "HWITLTopLevel.v:62.23-62.45" *)
  wire [3:0] busMaster_io_sb_SBsize;
  (* src = "HWITLTopLevel.v:60.23-60.46" *)
  wire [31:0] busMaster_io_sb_SBwdata;
  (* src = "HWITLTopLevel.v:61.23-61.46" *)
  wire busMaster_io_sb_SBwrite;
  (* src = "HWITLTopLevel.v:11.23-11.26" *)
  input clk;
  wire clk;
  (* hdlname = "gpio_led clk" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:361.23-361.26" *)
  wire \gpio_led.clk ;
  (* hdlname = "gpio_led intAddr" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:367.23-367.30" *)
  wire [3:0] \gpio_led.intAddr ;
  (* hdlname = "gpio_led io_leds" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:359.23-359.30" *)
  wire [7:0] \gpio_led.io_leds ;
  (* hdlname = "gpio_led io_sb_SBaddress" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:352.23-352.38" *)
  wire [31:0] \gpio_led.io_sb_SBaddress ;
  (* hdlname = "gpio_led io_sb_SBready" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:357.23-357.36" *)
  wire \gpio_led.io_sb_SBready ;
  (* hdlname = "gpio_led io_sb_SBsize" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:356.23-356.35" *)
  wire [3:0] \gpio_led.io_sb_SBsize ;
  (* hdlname = "gpio_led io_sb_SBwdata" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:354.23-354.36" *)
  wire [31:0] \gpio_led.io_sb_SBwdata ;
  (* hdlname = "gpio_led io_sb_SBwrite" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:355.23-355.36" *)
  wire \gpio_led.io_sb_SBwrite ;
  (* hdlname = "gpio_led led_out_val" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:366.23-366.34" *)
  wire [31:0] \gpio_led.led_out_val ;
  (* hdlname = "gpio_led rdy" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:365.23-365.26" *)
  wire \gpio_led.rdy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \gpio_led.rdy_SB_LUT4_I0_O ;
  (* hdlname = "gpio_led resetn" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:362.23-362.29" *)
  wire \gpio_led.resetn ;
  (* hdlname = "gpio_led when_GPIOLED_l38" *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:372.23-372.39" *)
  wire \gpio_led.when_GPIOLED_l38 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_3_I3 ;
  (* src = "HWITLTopLevel.v:69.23-69.39" *)
  wire [7:0] gpio_led_io_leds;
  (* src = "HWITLTopLevel.v:67.23-67.45" *)
  wire gpio_led_io_sb_SBready;
  (* src = "HWITLTopLevel.v:10.23-10.30" *)
  output [7:0] io_leds;
  wire [7:0] io_leds;
  (* hdlname = "io_sb_decoder clk" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:315.23-315.26" *)
  wire \io_sb_decoder.clk ;
  (* hdlname = "io_sb_decoder decodeLogic_noHitReg" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:320.23-320.43" *)
  wire \io_sb_decoder.decodeLogic_noHitReg ;
  wire \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1517.5-1536.12|HWITLTopLevel.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:578.19-578.22" *)
  wire [7:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  wire [7:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q ;
  wire \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O ;
  (* hdlname = "io_sb_decoder io_input_SBaddress" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:298.23-298.41" *)
  wire [31:0] \io_sb_decoder.io_input_SBaddress ;
  (* hdlname = "io_sb_decoder io_input_SBready" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:303.23-303.39" *)
  wire \io_sb_decoder.io_input_SBready ;
  (* hdlname = "io_sb_decoder io_input_SBsize" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:302.23-302.38" *)
  wire [3:0] \io_sb_decoder.io_input_SBsize ;
  (* hdlname = "io_sb_decoder io_input_SBwdata" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:300.23-300.39" *)
  wire [31:0] \io_sb_decoder.io_input_SBwdata ;
  (* hdlname = "io_sb_decoder io_input_SBwrite" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:301.23-301.39" *)
  wire \io_sb_decoder.io_input_SBwrite ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBaddress" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:305.23-305.45" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBaddress ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBready" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:310.23-310.43" *)
  wire \io_sb_decoder.io_outputs_0_SBready ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBsize" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:309.23-309.42" *)
  wire [3:0] \io_sb_decoder.io_outputs_0_SBsize ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBwdata" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:307.23-307.43" *)
  wire [31:0] \io_sb_decoder.io_outputs_0_SBwdata ;
  (* hdlname = "io_sb_decoder io_outputs_0_SBwrite" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:308.23-308.43" *)
  wire \io_sb_decoder.io_outputs_0_SBwrite ;
  (* hdlname = "io_sb_decoder io_unmapped_fired" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:313.23-313.40" *)
  wire \io_sb_decoder.io_unmapped_fired ;
  (* hdlname = "io_sb_decoder resetn" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:316.23-316.29" *)
  wire \io_sb_decoder.resetn ;
  (* hdlname = "io_sb_decoder when_SimpleBusDecoder_l53" *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:321.23-321.48" *)
  wire \io_sb_decoder.when_SimpleBusDecoder_l53 ;
  (* src = "HWITLTopLevel.v:70.23-70.53" *)
  wire io_sb_decoder_io_input_SBready;
  (* src = "HWITLTopLevel.v:73.23-73.59" *)
  wire [31:0] io_sb_decoder_io_outputs_0_SBaddress;
  (* src = "HWITLTopLevel.v:76.23-76.56" *)
  wire [3:0] io_sb_decoder_io_outputs_0_SBsize;
  (* src = "HWITLTopLevel.v:74.23-74.57" *)
  wire [31:0] io_sb_decoder_io_outputs_0_SBwdata;
  (* src = "HWITLTopLevel.v:75.23-75.57" *)
  wire io_sb_decoder_io_outputs_0_SBwrite;
  (* src = "HWITLTopLevel.v:78.23-78.54" *)
  wire io_sb_decoder_io_unmapped_fired;
  (* src = "HWITLTopLevel.v:9.23-9.37" *)
  input io_uartCMD_rxd;
  wire io_uartCMD_rxd;
  (* src = "HWITLTopLevel.v:8.23-8.37" *)
  output io_uartCMD_txd;
  wire io_uartCMD_txd;
  (* src = "HWITLTopLevel.v:12.23-12.29" *)
  input resetn;
  wire resetn;
  wire resetn_SB_LUT4_I3_O;
  (* hdlname = "rxFifo _zz_1" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1685.23-1685.28" *)
  wire \rxFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_1_SB_DFF_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo._zz_1_SB_LUT4_O_I0 ;
  (* hdlname = "rxFifo _zz_io_pop_payload" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1683.23-1683.41" *)
  wire \rxFifo._zz_io_pop_payload ;
  (* hdlname = "rxFifo _zz_io_pop_valid" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1704.23-1704.39" *)
  wire \rxFifo._zz_io_pop_valid ;
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6" *)
  wire \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  wire \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1680.23-1680.49" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1681.23-1681.51" *)
  wire \rxFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1678.23-1678.50" *)
  wire [3:0] \rxFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1679.23-1679.52" *)
  wire \rxFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "rxFifo clk" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1673.23-1673.26" *)
  wire \rxFifo.clk ;
  (* hdlname = "rxFifo io_flush" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1670.23-1670.31" *)
  wire \rxFifo.io_flush ;
  (* hdlname = "rxFifo io_push_payload" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1666.23-1666.38" *)
  wire [7:0] \rxFifo.io_push_payload ;
  (* hdlname = "rxFifo io_push_valid" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1664.23-1664.36" *)
  wire \rxFifo.io_push_valid ;
  (* hdlname = "rxFifo logic_popPtr_value" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1695.23-1695.41" *)
  wire [3:0] \rxFifo.logic_popPtr_value ;
  (* hdlname = "rxFifo logic_popPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1694.23-1694.45" *)
  wire [3:0] \rxFifo.logic_popPtr_valueNext ;
  (* hdlname = "rxFifo logic_popPtr_willClear" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1693.23-1693.45" *)
  wire \rxFifo.logic_popPtr_willClear ;
  (* hdlname = "rxFifo logic_popPtr_willIncrement" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1692.23-1692.49" *)
  wire \rxFifo.logic_popPtr_willIncrement ;
  (* hdlname = "rxFifo logic_popping" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1701.23-1701.36" *)
  wire \rxFifo.logic_popping ;
  (* hdlname = "rxFifo logic_pushPtr_value" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1689.23-1689.42" *)
  wire [3:0] \rxFifo.logic_pushPtr_value ;
  (* hdlname = "rxFifo logic_pushPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1688.23-1688.46" *)
  wire [3:0] \rxFifo.logic_pushPtr_valueNext ;
  (* hdlname = "rxFifo logic_pushPtr_willClear" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1687.23-1687.46" *)
  wire \rxFifo.logic_pushPtr_willClear ;
  (* hdlname = "rxFifo logic_pushPtr_willIncrement" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1686.23-1686.50" *)
  wire \rxFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "rxFifo logic_pushing" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1700.23-1700.36" *)
  wire \rxFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_4 ;
  wire \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_6 ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \rxFifo.logic_ram.0.0_RDATA_7 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \rxFifo.logic_ram.0.0_RDATA_8 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \rxFifo.logic_ram.0.0_WADDR_1 ;
  wire [7:0] \rxFifo.logic_ram.0.0_WDATA ;
  (* hdlname = "rxFifo logic_risingOccupancy" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1699.23-1699.44" *)
  wire \rxFifo.logic_risingOccupancy ;
  (* hdlname = "rxFifo resetn" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1674.23-1674.29" *)
  wire \rxFifo.resetn ;
  (* hdlname = "rxFifo when_Stream_l1101" *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1705.23-1705.40" *)
  wire \rxFifo.when_Stream_l1101 ;
  (* hdlname = "serParConv clk" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1626.23-1626.26" *)
  wire \serParConv.clk ;
  (* hdlname = "serParConv io_outData" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1625.23-1625.33" *)
  wire [31:0] \serParConv.io_outData ;
  (* hdlname = "serParConv io_outputEnable" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1623.23-1623.38" *)
  wire \serParConv.io_outputEnable ;
  (* hdlname = "serParConv resetn" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1627.23-1627.29" *)
  wire \serParConv.resetn ;
  (* hdlname = "serParConv shiftReg_0" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1630.23-1630.33" *)
  wire [7:0] \serParConv.shiftReg_0 ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_0_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "serParConv shiftReg_1" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1631.23-1631.33" *)
  wire [7:0] \serParConv.shiftReg_1 ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_1_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_2" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1632.23-1632.33" *)
  wire [7:0] \serParConv.shiftReg_2 ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_2_SB_DFFER_Q_D ;
  (* hdlname = "serParConv shiftReg_3" *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1633.23-1633.33" *)
  wire [7:0] \serParConv.shiftReg_3 ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_7_D ;
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6" *)
  wire \serParConv.shiftReg_3_SB_DFFER_Q_D ;
  (* src = "HWITLTopLevel.v:40.23-40.44" *)
  wire [31:0] serParConv_io_outData;
  (* hdlname = "tic _zz_io_resp_respType" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:588.23-588.43" *)
  wire \tic._zz_io_resp_respType ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:576.23-576.52" *)
  wire [2:0] \tic._zz_tic_wordCounter_valueNext ;
  (* hdlname = "tic _zz_tic_wordCounter_valueNext_1" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:577.23-577.54" *)
  wire \tic._zz_tic_wordCounter_valueNext_1 ;
  (* hdlname = "tic clk" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:553.23-553.26" *)
  wire \tic.clk ;
  (* hdlname = "tic io_bus_busy" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:544.23-544.34" *)
  wire \tic.io_bus_busy ;
  (* hdlname = "tic io_bus_unmapped" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:545.23-545.38" *)
  wire \tic.io_bus_unmapped ;
  (* hdlname = "tic io_bus_write" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:542.23-542.35" *)
  wire \tic.io_bus_write ;
  (* hdlname = "tic io_resp_busy" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:538.23-538.35" *)
  wire \tic.io_resp_busy ;
  (* hdlname = "tic io_resp_respType" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:536.23-536.39" *)
  wire \tic.io_resp_respType ;
  (* hdlname = "tic io_timeout_pending" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:540.23-540.41" *)
  wire \tic.io_timeout_pending ;
  (* hdlname = "tic resetn" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:554.23-554.29" *)
  wire \tic.resetn ;
  (* onehot = 32'd1 *)
  wire [4:0] \tic.tic_commandFlag ;
  (* hdlname = "tic tic_stateNext" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:590.23-590.36" *)
  wire [3:0] \tic.tic_stateNext ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_stateNext_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 ;
  (* hdlname = "tic tic_stateReg" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:589.23-589.35" *)
  wire [3:0] \tic.tic_stateReg ;
  (* hdlname = "tic tic_wantExit" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:578.23-578.35" *)
  wire \tic.tic_wantExit ;
  (* hdlname = "tic tic_wantKill" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:580.23-580.35" *)
  wire \tic.tic_wantKill ;
  (* hdlname = "tic tic_wordCounter_value" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:584.23-584.44" *)
  wire [2:0] \tic.tic_wordCounter_value ;
  (* hdlname = "tic tic_wordCounter_valueNext" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:583.23-583.48" *)
  wire [2:0] \tic.tic_wordCounter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 ;
  (* hdlname = "tic tic_wordCounter_willIncrement" *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:581.23-581.52" *)
  wire \tic.tic_wordCounter_willIncrement ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 ;
  wire \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ;
  (* src = "HWITLTopLevel.v:49.23-49.39" *)
  wire tic_io_bus_write;
  (* src = "HWITLTopLevel.v:45.23-45.43" *)
  wire tic_io_resp_respType;
  (* src = "HWITLTopLevel.v:86.23-86.44" *)
  wire [14:0] timeout_counter_value;
  (* src = "HWITLTopLevel.v:85.23-85.48" *)
  wire [14:0] timeout_counter_valueNext;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [14:0] timeout_counter_valueNext_SB_LUT4_O_I3;
  (* src = "HWITLTopLevel.v:83.23-83.52" *)
  wire timeout_counter_willIncrement;
  (* src = "HWITLTopLevel.v:81.23-81.36" *)
  wire timeout_state;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_D_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] timeout_state_SB_DFFER_Q_E;
  (* hdlname = "txFifo _zz_1" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1685.23-1685.28" *)
  wire \txFifo._zz_1 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_1_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_1_SB_DFF_D_Q ;
  (* hdlname = "txFifo _zz_io_pop_payload" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1683.23-1683.41" *)
  wire \txFifo._zz_io_pop_payload ;
  (* hdlname = "txFifo _zz_io_pop_valid" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1704.23-1704.39" *)
  wire \txFifo._zz_io_pop_valid ;
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6" *)
  wire \txFifo._zz_io_pop_valid_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1680.23-1680.49" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_popPtr_valueNext_1" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1681.23-1681.51" *)
  wire \txFifo._zz_logic_popPtr_valueNext_1 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1678.23-1678.50" *)
  wire [3:0] \txFifo._zz_logic_pushPtr_valueNext ;
  (* hdlname = "txFifo _zz_logic_pushPtr_valueNext_1" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1679.23-1679.52" *)
  wire \txFifo._zz_logic_pushPtr_valueNext_1 ;
  (* hdlname = "txFifo clk" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1673.23-1673.26" *)
  wire \txFifo.clk ;
  (* hdlname = "txFifo io_flush" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1670.23-1670.31" *)
  wire \txFifo.io_flush ;
  (* hdlname = "txFifo io_occupancy" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1671.23-1671.35" *)
  (* unused_bits = "4" *)
  wire [4:0] \txFifo.io_occupancy ;
  (* hdlname = "txFifo logic_full" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1703.23-1703.33" *)
  (* unused_bits = "0" *)
  wire \txFifo.logic_full ;
  (* hdlname = "txFifo logic_popPtr_value" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1695.23-1695.41" *)
  wire [3:0] \txFifo.logic_popPtr_value ;
  (* hdlname = "txFifo logic_popPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1694.23-1694.45" *)
  wire [3:0] \txFifo.logic_popPtr_valueNext ;
  (* hdlname = "txFifo logic_popPtr_willClear" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1693.23-1693.45" *)
  wire \txFifo.logic_popPtr_willClear ;
  (* hdlname = "txFifo logic_popPtr_willIncrement" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1692.23-1692.49" *)
  wire \txFifo.logic_popPtr_willIncrement ;
  (* hdlname = "txFifo logic_popping" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1701.23-1701.36" *)
  wire \txFifo.logic_popping ;
  (* hdlname = "txFifo logic_ptrDif" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1706.23-1706.35" *)
  wire [3:0] \txFifo.logic_ptrDif ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  (* unused_bits = "3" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [3:0] \txFifo.logic_ptrDif_SB_LUT4_O_I3 ;
  (* hdlname = "txFifo logic_pushPtr_value" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1689.23-1689.42" *)
  wire [3:0] \txFifo.logic_pushPtr_value ;
  (* hdlname = "txFifo logic_pushPtr_valueNext" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1688.23-1688.46" *)
  wire [3:0] \txFifo.logic_pushPtr_valueNext ;
  (* hdlname = "txFifo logic_pushPtr_willClear" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1687.23-1687.46" *)
  wire \txFifo.logic_pushPtr_willClear ;
  (* hdlname = "txFifo logic_pushPtr_willIncrement" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1686.23-1686.50" *)
  wire \txFifo.logic_pushPtr_willIncrement ;
  (* hdlname = "txFifo logic_pushing" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1700.23-1700.36" *)
  wire \txFifo.logic_pushing ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_3 ;
  wire \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_4 ;
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:22.13-22.18" *)
  (* unused_bits = "1 3 5 7 9 11 13 15" *)
  wire [15:0] \txFifo.logic_ram.0.0_RDATA_5 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_RDATA_6 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_ram.0.0_WADDR_1 ;
  (* hdlname = "txFifo logic_risingOccupancy" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1699.23-1699.44" *)
  wire \txFifo.logic_risingOccupancy ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_risingOccupancy_SB_LUT4_I0_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_risingOccupancy_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \txFifo.logic_risingOccupancy_SB_LUT4_I3_O ;
  (* hdlname = "txFifo resetn" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1674.23-1674.29" *)
  wire \txFifo.resetn ;
  (* hdlname = "txFifo when_Stream_l1101" *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1705.23-1705.40" *)
  wire \txFifo.when_Stream_l1101 ;
  (* src = "HWITLTopLevel.v:38.23-38.42" *)
  (* unused_bits = "4" *)
  wire [4:0] txFifo_io_occupancy;
  (* hdlname = "uartCtrl_1 clk" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1830.23-1830.26" *)
  wire \uartCtrl_1.clk ;
  (* hdlname = "uartCtrl_1 clockDivider_counter" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1846.23-1846.43" *)
  wire [19:0] \uartCtrl_1.clockDivider_counter ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6" *)
  wire \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [19:0] \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 clockDivider_tick" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1847.23-1847.40" *)
  wire \uartCtrl_1.clockDivider_tick ;
  (* hdlname = "uartCtrl_1 clockDivider_tickReg" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1848.23-1848.43" *)
  wire \uartCtrl_1.clockDivider_tickReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* hdlname = "uartCtrl_1 io_config_clockDivider" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1818.23-1818.45" *)
  wire [19:0] \uartCtrl_1.io_config_clockDivider ;
  (* hdlname = "uartCtrl_1 io_config_frame_dataLength" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1815.23-1815.49" *)
  wire [2:0] \uartCtrl_1.io_config_frame_dataLength ;
  (* hdlname = "uartCtrl_1 io_config_frame_parity" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1817.23-1817.45" *)
  wire [1:0] \uartCtrl_1.io_config_frame_parity ;
  (* hdlname = "uartCtrl_1 io_config_frame_stop" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1816.23-1816.43" *)
  wire \uartCtrl_1.io_config_frame_stop ;
  (* hdlname = "uartCtrl_1 io_read_payload" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1824.23-1824.38" *)
  wire [7:0] \uartCtrl_1.io_read_payload ;
  (* hdlname = "uartCtrl_1 io_read_valid" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1822.23-1822.36" *)
  wire \uartCtrl_1.io_read_valid ;
  (* hdlname = "uartCtrl_1 io_uart_rxd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1826.23-1826.34" *)
  wire \uartCtrl_1.io_uart_rxd ;
  (* hdlname = "uartCtrl_1 io_uart_txd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1825.23-1825.34" *)
  wire \uartCtrl_1.io_uart_txd ;
  (* hdlname = "uartCtrl_1 io_writeBreak" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1828.23-1828.36" *)
  wire \uartCtrl_1.io_writeBreak ;
  (* hdlname = "uartCtrl_1 resetn" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1831.23-1831.29" *)
  wire \uartCtrl_1.resetn ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_1" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2120.23-2120.42|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_1 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_2" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2121.23-2121.42|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_2 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_5" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2124.23-2124.42|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_5 ;
  (* hdlname = "uartCtrl_1 rx _zz_sampler_value_6" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2125.23-2125.42|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx._zz_sampler_value_6 ;
  (* hdlname = "uartCtrl_1 rx _zz_when_UartCtrlRx_l139" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2126.23-2126.47|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [2:0] \uartCtrl_1.rx._zz_when_UartCtrlRx_l139 ;
  (* hdlname = "uartCtrl_1 rx _zz_when_UartCtrlRx_l139_1" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2127.23-2127.49|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx._zz_when_UartCtrlRx_l139_1 ;
  (* hdlname = "uartCtrl_1 rx bitCounter_value" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2140.23-2140.39|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:2353.5-2380.12|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D ;
  (* hdlname = "uartCtrl_1 rx bitTimer_counter" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2137.23-2137.39|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2345.28-2345.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2345.28-2345.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2345.28-2345.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 rx break_counter" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2141.23-2141.36|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [6:0] \uartCtrl_1.rx.break_counter ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [6:0] \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ;
  (* hdlname = "uartCtrl_1 rx clk" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2104.23-2104.26|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.clk ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_dataLength" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2093.23-2093.48|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [2:0] \uartCtrl_1.rx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_parity" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2095.23-2095.44|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [1:0] \uartCtrl_1.rx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_1 rx io_configFrame_stop" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2094.23-2094.42|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_1 rx io_read_payload" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2099.23-2099.38|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [7:0] \uartCtrl_1.rx.io_read_payload ;
  (* hdlname = "uartCtrl_1 rx io_read_valid" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2097.23-2097.36|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_read_valid ;
  (* hdlname = "uartCtrl_1 rx io_rxd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2100.23-2100.29|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc buffers_0" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2633.48-2633.57|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ;
  (* async_reg = "true" *)
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc buffers_1" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2634.48-2634.57|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc clk" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2629.23-2629.26|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.clk ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc io_dataIn" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2627.23-2627.32|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.io_dataIn ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc io_dataOut" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2628.23-2628.33|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.io_dataOut ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc resetn" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2630.23-2630.29|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc.resetn ;
  (* hdlname = "uartCtrl_1 rx io_rxd_buffercc_io_dataOut" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2118.23-2118.49|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_rxd_buffercc_io_dataOut ;
  (* hdlname = "uartCtrl_1 rx io_samplingTick" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2096.23-2096.38|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.io_samplingTick ;
  (* hdlname = "uartCtrl_1 rx resetn" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2105.23-2105.29|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.resetn ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_0" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2130.23-2130.40|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_samples_0 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_1" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2131.23-2131.40|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_samples_1 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_2" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2132.23-2132.40|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_samples_2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_3" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2133.23-2133.40|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_samples_3 ;
  (* hdlname = "uartCtrl_1 rx sampler_samples_4" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2134.23-2134.40|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_samples_4 ;
  (* hdlname = "uartCtrl_1 rx sampler_synchroniser" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2129.23-2129.43|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_synchroniser ;
  (* hdlname = "uartCtrl_1 rx sampler_tick" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2136.23-2136.35|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_tick ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O ;
  (* hdlname = "uartCtrl_1 rx sampler_value" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2135.23-2135.36|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_value ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D ;
  (* hdlname = "uartCtrl_1 rx stateMachine_shifter" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2146.23-2146.43|HWITLTopLevel.v:1872.14-1886.4" *)
  wire [7:0] \uartCtrl_1.rx.stateMachine_shifter ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2348.28-2348.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.23-33.24" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:49.21-49.23" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [31:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 ;
  (* hdlname = "uartCtrl_1 rx stateMachine_validReg" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2147.23-2147.44|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.stateMachine_validReg ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2348.28-2348.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "2" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2348.28-2348.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3 ;
  (* hdlname = "uartCtrl_1 rx when_UartCtrlRx_l103" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2149.23-2149.43|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.when_UartCtrlRx_l103 ;
  (* hdlname = "uartCtrl_1 rx when_UartCtrlRx_l113" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2151.23-2151.43|HWITLTopLevel.v:1872.14-1886.4" *)
  wire \uartCtrl_1.rx.when_UartCtrlRx_l113 ;
  (* hdlname = "uartCtrl_1 rx_io_read_payload" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1842.23-1842.41" *)
  wire [7:0] \uartCtrl_1.rx_io_read_payload ;
  (* hdlname = "uartCtrl_1 rx_io_read_valid" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1841.23-1841.39" *)
  wire \uartCtrl_1.rx_io_read_valid ;
  (* hdlname = "uartCtrl_1 tx _zz_clockDivider_counter_valueNext" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2411.23-2411.57|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [2:0] \uartCtrl_1.tx._zz_clockDivider_counter_valueNext ;
  (* hdlname = "uartCtrl_1 tx _zz_clockDivider_counter_valueNext_1" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2412.23-2412.59|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx._zz_clockDivider_counter_valueNext_1 ;
  (* hdlname = "uartCtrl_1 tx _zz_io_txd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2430.23-2430.33|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx._zz_io_txd ;
  (* hdlname = "uartCtrl_1 tx _zz_when_UartCtrlTx_l93" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2413.23-2413.46|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [2:0] \uartCtrl_1.tx._zz_when_UartCtrlTx_l93 ;
  (* hdlname = "uartCtrl_1 tx _zz_when_UartCtrlTx_l93_1" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2414.23-2414.48|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx._zz_when_UartCtrlTx_l93_1 ;
  (* hdlname = "uartCtrl_1 tx clk" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2397.23-2397.26|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.clk ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_value" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2418.23-2418.49|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_value ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_valueNext" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2417.23-2417.53|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_valueNext ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2492.39-2492.102|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_willClear" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2416.23-2416.53|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.clockDivider_counter_willClear ;
  (* hdlname = "uartCtrl_1 tx clockDivider_counter_willIncrement" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2415.23-2415.57|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.clockDivider_counter_willIncrement ;
  (* hdlname = "uartCtrl_1 tx io_break" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2396.23-2396.31|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.io_break ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_dataLength" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2387.23-2387.48|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [2:0] \uartCtrl_1.tx.io_configFrame_dataLength ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_parity" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2389.23-2389.44|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [1:0] \uartCtrl_1.tx.io_configFrame_parity ;
  (* hdlname = "uartCtrl_1 tx io_configFrame_stop" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2388.23-2388.42|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.io_configFrame_stop ;
  (* hdlname = "uartCtrl_1 tx io_cts" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2394.23-2394.29|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.io_cts ;
  (* hdlname = "uartCtrl_1 tx io_samplingTick" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2390.23-2390.38|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.io_samplingTick ;
  (* hdlname = "uartCtrl_1 tx io_txd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2395.23-2395.29|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.io_txd ;
  (* hdlname = "uartCtrl_1 tx resetn" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2398.23-2398.29|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.resetn ;
  (* onehot = 32'd1 *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D ;
  wire \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* hdlname = "uartCtrl_1 tx stateMachine_txd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2424.23-2424.39|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.stateMachine_txd ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* hdlname = "uartCtrl_1 tx tickCounter_value" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2421.23-2421.40|HWITLTopLevel.v:1858.14-1871.4" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:2597.5-2620.12|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2592.29-2592.55|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:33.26-33.27" *)
  (* unused_bits = "0 2" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2592.29-2592.55|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:51.21-51.22" *)
  wire [2:0] \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uartCtrl_1 tx when_UartCtrlTx_l76" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2427.23-2427.42|HWITLTopLevel.v:1858.14-1871.4" *)
  wire \uartCtrl_1.tx.when_UartCtrlTx_l76 ;
  (* hdlname = "uartCtrl_1 tx_io_txd" *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1840.23-1840.32" *)
  wire \uartCtrl_1.tx_io_txd ;
  (* src = "HWITLTopLevel.v:26.23-26.49" *)
  wire [7:0] uartCtrl_1_io_read_payload;
  (* src = "HWITLTopLevel.v:25.23-25.47" *)
  wire uartCtrl_1_io_read_valid;
  (* src = "HWITLTopLevel.v:27.23-27.45" *)
  wire uartCtrl_1_io_uart_txd;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.io_ctrl_respType_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.io_ctrl_respType_SB_DFFR_Q_D ),
    .Q(\builder.io_ctrl_respType ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf088)
  ) \builder.io_ctrl_respType_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(timeout_state_SB_DFFER_Q_D[3]),
    .I1(\builder.io_ctrl_respType ),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I1 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\builder.io_ctrl_respType_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \builder.rbFSM_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\builder.when_StateMachine_l237 ),
    .E(\builder.rbFSM_busyFlag_SB_DFFER_Q_E ),
    .Q(\builder.rbFSM_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \builder.rbFSM_busyFlag_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .I3(\builder.when_StateMachine_l237 ),
    .O(\builder.rbFSM_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb0bb)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [1]),
    .I2(\builder.rbFSM_busyFlag ),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I1_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_I1_SB_LUT4_O_1  (
    .I0(\tic.tic_stateReg [2]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [3]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(timeout_state_SB_DFFER_Q_D[3]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_O [3]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_stateReg [3]),
    .I3(\builder.rbFSM_busyFlag ),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [0]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffe0)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [3]),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [2]),
    .I2(timeout_state),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [1]),
    .I3(\tic.tic_stateReg [0]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 [2]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(timeout_state),
    .I2(\tic.tic_stateReg [1]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O [0]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1]),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [3]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf001)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8f88)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2]),
    .I2(timeout_state),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.io_ctrl_respType ),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd4c3)
  ) \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_stateReg [3]),
    .I3(\tic.tic_stateReg [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [0]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\builder.rbFSM_byteCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_1  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [0]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\builder.rbFSM_byteCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_2  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [0]),
    .I3(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0]),
    .O(\builder.rbFSM_byteCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [2]),
    .Q(\builder.rbFSM_byteCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [1]),
    .Q(\builder.rbFSM_byteCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_byteCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_byteCounter_valueNext [0]),
    .Q(\builder.rbFSM_byteCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\builder.rbFSM_byteCounter_willIncrement ),
    .I1(\builder.rbFSM_byteCounter_value [0])
  );
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1482.38-1482.95|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_willIncrement ),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(1'h0),
    .O(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_byteCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [3]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .O(\builder.rbFSM_byteCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \builder.rbFSM_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [0]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [2]),
    .O(\builder.rbFSM_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffe)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_1  (
    .I0(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I2(\builder.when_StateMachine_l237 ),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .O(\builder.rbFSM_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffe)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_2  (
    .I0(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O [0]),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O [3]),
    .O(\builder.rbFSM_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h440f)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\builder.io_ctrl_respType ),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O [2]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03b0)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\builder.rbFSM_stateReg [0]),
    .I2(\builder.rbFSM_stateReg [1]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [0]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [1]),
    .O(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [2]),
    .Q(\builder.rbFSM_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [1]),
    .Q(\builder.rbFSM_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:146.19-160.4|HWITLTopLevel.v:1588.3-1615.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \builder.rbFSM_stateReg_SB_DFFR_Q_2  (
    .C(clk),
    .D(\builder.rbFSM_stateNext [0]),
    .Q(\builder.rbFSM_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \builder.when_StateMachine_l237_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3]),
    .O(\builder.when_StateMachine_l237 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \builder.when_StateMachine_l237_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [2]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\builder.when_StateMachine_l237_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_1_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_10_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.address_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_11_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.address_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_12_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.address_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_13_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.address_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_14_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.address_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_15_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.address_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_16_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.address_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_17_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.address_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_18_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.address_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_19_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.address_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.address_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_2_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_20_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.address_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_21_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.address_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_22_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.address_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_23_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.address_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_24_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.address_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_25_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.address_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_26_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.address_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_27_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.address_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_28_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.address_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_29_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.address_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.address_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_3_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_30_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.address_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_31_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.address_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.address_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_4_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.address_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_5_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.address_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_6_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.address_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_7_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.address_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_8_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.address_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.address_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.address_SB_DFFER_Q_9_D ),
    .E(\busMaster.address_SB_DFFER_Q_E ),
    .Q(\busMaster.address [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.address_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.address_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_stateReg [2]),
    .O(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:2074.3-2087.6|HWITLTopLevel.v:456.29-466.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q  (
    .C(clk),
    .D(\gpio_led.rdy_SB_LUT4_I0_O [1]),
    .E(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E ),
    .Q(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\io_sb_decoder.decodeLogic_noHitReg ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .I3(timeout_state),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h01fc)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [0]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_stateReg [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [0]),
    .I1(\tic.tic_stateReg [2]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag ),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\busMaster.address [0]),
    .I1(\busMaster.address [1]),
    .I2(\busMaster.address [2]),
    .I3(\busMaster.address [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [1]),
    .O(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [3]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [1]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf800)
  ) \busMaster.busCtrl.busStateMachine_stateNext_SB_LUT4_O_1  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [1]),
    .I1(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .I3(\gpio_led.rdy_SB_LUT4_I0_O [1]),
    .O(\busMaster.busCtrl.busStateMachine_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:2074.3-2087.6|HWITLTopLevel.v:456.29-466.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.busCtrl.busStateMachine_stateReg_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [1]),
    .Q(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:2074.3-2087.6|HWITLTopLevel.v:456.29-466.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.busCtrl.busStateMachine_stateReg_SB_DFFR_Q_1  (
    .C(clk),
    .D(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .Q(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \busMaster.busCtrl.busStateMachine_stateReg_SB_LUT4_I3  (
    .I0(\busMaster.address [4]),
    .I1(\busMaster.address [5]),
    .I2(\busMaster.address [6]),
    .I3(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_1_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_2_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_3_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_4_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [1]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_5_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_6_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.command_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.command_SB_DFFER_Q_7_D ),
    .E(\busMaster.command_SB_DFFER_Q_E [0]),
    .Q(\busMaster.command [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \busMaster.command_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .O(\busMaster.command_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \busMaster.command_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(\busMaster.command_SB_DFFER_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \busMaster.io_ctrl_write_SB_DFFR_Q  (
    .C(clk),
    .D(\busMaster.io_ctrl_write_SB_DFFR_Q_D ),
    .Q(\busMaster.io_ctrl_write ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \busMaster.io_ctrl_write_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.command_SB_DFFER_Q_E [0]),
    .I2(\busMaster.io_ctrl_write ),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [0]),
    .O(\busMaster.io_ctrl_write_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I0  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [3]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40ff)
  ) \busMaster.io_ctrl_write_SB_LUT4_I0_1  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [3]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.io_ctrl_write_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\gpio_led.when_GPIOLED_l38 ),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [2]),
    .I3(\busMaster.io_ctrl_write ),
    .O(\busMaster.io_ctrl_write_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_1_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_10_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [21]),
    .O(\busMaster.readData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_11_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [20]),
    .O(\busMaster.readData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_12_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [19]),
    .O(\busMaster.readData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_13_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [18]),
    .O(\busMaster.readData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_14_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [17]),
    .O(\busMaster.readData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_15_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [16]),
    .O(\busMaster.readData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_16_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [15]),
    .O(\busMaster.readData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_17_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [14]),
    .O(\busMaster.readData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_18_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [13]),
    .O(\busMaster.readData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_19_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [12]),
    .O(\busMaster.readData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [30]),
    .O(\busMaster.readData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_2_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_20_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [11]),
    .O(\busMaster.readData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_21_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [10]),
    .O(\busMaster.readData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_22_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [9]),
    .O(\busMaster.readData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_23_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [8]),
    .O(\busMaster.readData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_24_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [7]),
    .O(\busMaster.readData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_25_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [6]),
    .O(\busMaster.readData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_26_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [5]),
    .O(\busMaster.readData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_27_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [4]),
    .O(\busMaster.readData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_28_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [3]),
    .O(\busMaster.readData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_29_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [2]),
    .O(\busMaster.readData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [29]),
    .O(\busMaster.readData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_3_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_30_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [1]),
    .O(\busMaster.readData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_31_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [0]),
    .O(\busMaster.readData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [28]),
    .O(\busMaster.readData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_4_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [27]),
    .O(\busMaster.readData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_5_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [26]),
    .O(\busMaster.readData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_6_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [25]),
    .O(\busMaster.readData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_7_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [24]),
    .O(\busMaster.readData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_8_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [23]),
    .O(\busMaster.readData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.readData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.readData_SB_DFFER_Q_9_D ),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I0_1_O ),
    .Q(\busMaster.readData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [22]),
    .O(\busMaster.readData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \busMaster.readData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\busMaster.io_ctrl_write_SB_LUT4_I0_O [0]),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\gpio_led.led_out_val [31]),
    .O(\busMaster.readData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_1_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_10_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_11_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_12_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_12_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_13_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_14_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_15_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_16_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_17_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_18_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_19_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_2_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_20_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_21_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_22_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_23_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_24_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_25_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_26_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_27_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_28_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_29_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [5]),
    .O(\busMaster.writeData_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_3_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_30_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_31_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [4]),
    .O(\busMaster.writeData_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_4_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [3]),
    .O(\busMaster.writeData_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_5_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [2]),
    .O(\busMaster.writeData_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_6_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [1]),
    .O(\busMaster.writeData_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_7_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [0]),
    .O(\busMaster.writeData_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_8_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:186.18-210.4|HWITLTopLevel.v:500.3-526.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \busMaster.writeData_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData_SB_DFFER_Q_9_D ),
    .E(\busMaster.writeData_SB_DFFER_Q_E ),
    .Q(\busMaster.writeData [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_9_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\busMaster.writeData_SB_DFFER_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \busMaster.writeData_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(\serParConv.shiftReg_3 [7]),
    .O(\busMaster.writeData_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q  (
    .C(clk),
    .D(\busMaster.writeData [31]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [31]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_1  (
    .C(clk),
    .D(\busMaster.writeData [30]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [30]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_10  (
    .C(clk),
    .D(\busMaster.writeData [21]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [21]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_11  (
    .C(clk),
    .D(\busMaster.writeData [20]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [20]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_12  (
    .C(clk),
    .D(\busMaster.writeData [19]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_13  (
    .C(clk),
    .D(\busMaster.writeData [18]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_14  (
    .C(clk),
    .D(\busMaster.writeData [17]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_15  (
    .C(clk),
    .D(\busMaster.writeData [16]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_16  (
    .C(clk),
    .D(\busMaster.writeData [15]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_17  (
    .C(clk),
    .D(\busMaster.writeData [14]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_18  (
    .C(clk),
    .D(\busMaster.writeData [13]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_19  (
    .C(clk),
    .D(\busMaster.writeData [12]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_2  (
    .C(clk),
    .D(\busMaster.writeData [29]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [29]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_20  (
    .C(clk),
    .D(\busMaster.writeData [11]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_21  (
    .C(clk),
    .D(\busMaster.writeData [10]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_22  (
    .C(clk),
    .D(\busMaster.writeData [9]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_23  (
    .C(clk),
    .D(\busMaster.writeData [8]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_24  (
    .C(clk),
    .D(\busMaster.writeData [7]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_25  (
    .C(clk),
    .D(\busMaster.writeData [6]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_26  (
    .C(clk),
    .D(\busMaster.writeData [5]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_27  (
    .C(clk),
    .D(\busMaster.writeData [4]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_28  (
    .C(clk),
    .D(\busMaster.writeData [3]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_29  (
    .C(clk),
    .D(\busMaster.writeData [2]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_3  (
    .C(clk),
    .D(\busMaster.writeData [28]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [28]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_30  (
    .C(clk),
    .D(\busMaster.writeData [1]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_31  (
    .C(clk),
    .D(\busMaster.writeData [0]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_4  (
    .C(clk),
    .D(\busMaster.writeData [27]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [27]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_5  (
    .C(clk),
    .D(\busMaster.writeData [26]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [26]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_6  (
    .C(clk),
    .D(\busMaster.writeData [25]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [25]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_7  (
    .C(clk),
    .D(\busMaster.writeData [24]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [24]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_8  (
    .C(clk),
    .D(\busMaster.writeData [23]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [23]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \gpio_led.led_out_val_SB_DFFER_Q_9  (
    .C(clk),
    .D(\busMaster.writeData [22]),
    .E(\busMaster.io_ctrl_write_SB_LUT4_I3_O ),
    .Q(\gpio_led.led_out_val [22]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:211.11-223.4|HWITLTopLevel.v:393.3-408.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \gpio_led.rdy_SB_DFFR_Q  (
    .C(clk),
    .D(\gpio_led.when_GPIOLED_l38 ),
    .Q(\gpio_led.rdy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1fff)
  ) \gpio_led.rdy_SB_LUT4_I0  (
    .I0(\gpio_led.rdy ),
    .I1(\io_sb_decoder.decodeLogic_noHitReg ),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [0]),
    .I3(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .O(\gpio_led.rdy_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \gpio_led.rdy_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.busCtrl.busStateMachine_stateNext [0]),
    .I3(\gpio_led.rdy_SB_LUT4_I0_O [1]),
    .O(\busMaster.busCtrl.busStateMachine_busyFlag_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O  (
    .I0(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [0]),
    .I1(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [1]),
    .I2(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [2]),
    .I3(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [3]),
    .O(\gpio_led.when_GPIOLED_l38 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\busMaster.address [15]),
    .I1(\busMaster.address [16]),
    .I2(\busMaster.address [17]),
    .I3(\busMaster.address [18]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\busMaster.address [19]),
    .I1(\busMaster.address [20]),
    .I2(\busMaster.address [21]),
    .I3(\busMaster.address [22]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\busMaster.address [7]),
    .I1(\busMaster.address [8]),
    .I2(\busMaster.address [9]),
    .I3(\busMaster.address [10]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\busMaster.address [11]),
    .I1(\busMaster.address [12]),
    .I2(\busMaster.address [13]),
    .I3(\busMaster.address [14]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address [30]),
    .I3(\busMaster.address [28]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\busMaster.address [27]),
    .I1(\busMaster.address [29]),
    .I2(\busMaster.address [31]),
    .I3(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_3_I3 [3]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_3_I3_SB_LUT4_O  (
    .I0(\busMaster.address [23]),
    .I1(\busMaster.address [24]),
    .I2(\busMaster.address [25]),
    .I3(\busMaster.address [26]),
    .O(\gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_3_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:224.20-244.4|HWITLTopLevel.v:334.3-346.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q  (
    .C(clk),
    .D(\io_sb_decoder.when_SimpleBusDecoder_l53 ),
    .E(\io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E ),
    .Q(\io_sb_decoder.decodeLogic_noHitReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\gpio_led.when_GPIOLED_l38 ),
    .I2(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc05)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg ),
    .I1(\busMaster.readData [16]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf4ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(\busMaster.readData [8]),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_2  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_3  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_4  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [4]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_5  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [5]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_6  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [6]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_7  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [7]),
    .Q(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .R(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_R )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\busMaster.readData [17]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [7]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [31]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I1(\busMaster.readData [23]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [15]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [6]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [22]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [14]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [30]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3  (
    .I0(\busMaster.readData [5]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [21]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\busMaster.readData [13]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [29]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4  (
    .I0(\busMaster.readData [20]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [3]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [12]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [28]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I3(\busMaster.readData [4]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [3]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [27]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I1(\busMaster.readData [19]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [11]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_5_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(\busMaster.readData [2]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [26]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_O_1  (
    .I0(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I1(\busMaster.readData [18]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2]),
    .I3(\busMaster.readData [10]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [2]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\busMaster.readData [0]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I3(\busMaster.readData [24]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_value [0]),
    .I2(\builder.rbFSM_byteCounter_value [1]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3  (
    .I0(\busMaster.command [5]),
    .I1(\busMaster.command [6]),
    .I2(\busMaster.command [7]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg ),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\busMaster.command [3]),
    .I2(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [1]),
    .I3(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0af3)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(\busMaster.readData [1]),
    .I1(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [2]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha0cf)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\busMaster.readData [9]),
    .I1(\busMaster.readData [25]),
    .I2(\builder.rbFSM_byteCounter_value [0]),
    .I3(\builder.rbFSM_byteCounter_value [1]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0017)
  ) \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\busMaster.command [2]),
    .I1(\busMaster.command [1]),
    .I2(\busMaster.command [0]),
    .I3(\busMaster.command [4]),
    .O(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \io_sb_decoder.when_SimpleBusDecoder_l53_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\gpio_led.when_GPIOLED_l38 ),
    .I3(\busMaster.busCtrl.busStateMachine_stateReg [1]),
    .O(\io_sb_decoder.when_SimpleBusDecoder_l53 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) resetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(resetn),
    .O(resetn_SB_LUT4_I3_O)
  );
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_1 ),
    .I1(\rxFifo.logic_pushPtr_value [0])
  );
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [2])
  );
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .Q(\rxFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_ram.0.0_WADDR [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_ram.0.0_WADDR [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\rxFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \rxFifo._zz_1_SB_LUT4_O  (
    .I0(\rxFifo._zz_1_SB_LUT4_O_I0 [2]),
    .I1(\rxFifo._zz_1_SB_LUT4_O_I0 [3]),
    .I2(\rxFifo.logic_risingOccupancy ),
    .I3(\uartCtrl_1.rx.stateMachine_validReg ),
    .O(\rxFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\rxFifo.logic_pushPtr_value [2]),
    .I1(\rxFifo.logic_popPtr_value [2]),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo.logic_popPtr_value [3]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_pushPtr_value [0]),
    .I1(\rxFifo.logic_popPtr_value [0]),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo.logic_popPtr_value [1]),
    .O(\rxFifo._zz_1_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\rxFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\rxFifo.logic_popPtr_valueNext [2]),
    .I1(\rxFifo.logic_pushPtr_value [2]),
    .I2(\rxFifo.logic_popPtr_valueNext [3]),
    .I3(\rxFifo.logic_pushPtr_value [3]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_popPtr_valueNext [0]),
    .I1(\rxFifo.logic_pushPtr_value [0]),
    .I2(\rxFifo.logic_popPtr_valueNext [1]),
    .I3(\rxFifo.logic_pushPtr_value [1]),
    .O(\rxFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5ccc)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(\rxFifo.logic_risingOccupancy ),
    .I1(\rxFifo._zz_io_pop_valid ),
    .I2(\rxFifo._zz_1_SB_LUT4_O_I0 [2]),
    .I3(\rxFifo._zz_1_SB_LUT4_O_I0 [3]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [0]),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_value [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [0]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2]),
    .O(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\rxFifo.logic_popPtr_value [0])
  );
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [2])
  );
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\rxFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2]),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [1]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateReg [0]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [1]),
    .I2(\tic.tic_stateReg [0]),
    .I3(\tic.tic_stateReg [2]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_stateReg [3]),
    .I3(\tic.tic_stateReg [1]),
    .O(\rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [3]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [2]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_popPtr_value [1]),
    .I3(\rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\rxFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [3]),
    .Q(\rxFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [2]),
    .Q(\rxFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [1]),
    .Q(\rxFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_popPtr_valueNext [0]),
    .Q(\rxFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [3]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\rxFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [2]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\rxFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_pushPtr_value [1]),
    .I3(\rxFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\rxFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \rxFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1 ),
    .I2(\rxFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\rxFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [3]),
    .Q(\rxFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [2]),
    .Q(\rxFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [1]),
    .Q(\rxFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \rxFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_valueNext [0]),
    .Q(\rxFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \rxFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \rxFifo.logic_popPtr_valueNext [0], 5'h00, \rxFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \rxFifo.logic_ram.0.0_RDATA_7 [15], \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_7 [13], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_7 [11], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_7 [9], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_7 [7], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_7 [5], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_7 [3], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_7 [1], \rxFifo.logic_ram.0.0_RDATA_8 [1] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \rxFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \rxFifo.logic_ram.0.0_WADDR [3], \rxFifo.logic_ram.0.0_WADDR [1], \rxFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .WDATA({ 1'hx, \rxFifo.logic_ram.0.0_WDATA [7], 1'hx, \rxFifo.logic_ram.0.0_WDATA [3], 1'hx, \rxFifo.logic_ram.0.0_WDATA [5], 1'hx, \rxFifo.logic_ram.0.0_WDATA [1], 1'hx, \rxFifo.logic_ram.0.0_WDATA [6], 1'hx, \rxFifo.logic_ram.0.0_WDATA [2], 1'hx, \rxFifo.logic_ram.0.0_WDATA [4], 1'hx, \rxFifo.logic_ram.0.0_WDATA [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [3]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_1 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_1 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [5]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_2 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_2 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [1]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_3_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_3 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_3 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D ),
    .Q(\rxFifo.logic_ram.0.0_RDATA_4 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [6]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_4 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\rxFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\rxFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_4_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_5_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [2]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_5 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_5 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [4]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_6_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_6 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_6 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_8_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [0]),
    .Q(\rxFifo.logic_ram.0.0_RDATA_8 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [1]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_ram.0.0_WDATA [7]),
    .Q(\rxFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo.logic_ram.0.0_RDATA_4 [0]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_4 [1]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_4 [2]),
    .O(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [1]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [0]),
    .Q(\rxFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [3]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \rxFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\rxFifo.logic_pushPtr_value [2]),
    .Q(\rxFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:111.16-123.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \rxFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\rxFifo._zz_1 ),
    .E(\rxFifo.when_Stream_l1101 ),
    .Q(\rxFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \rxFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\rxFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\rxFifo._zz_1 ),
    .O(\rxFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [1]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [1]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_5_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_0_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_0_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_0 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_SB_LUT4_I1_O [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [6]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [5]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [4]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [3]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [2]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [1]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_1_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_1_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_1 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [0]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_1_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_0 [7]),
    .O(\serParConv.shiftReg_1_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [6]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [5]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [4]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [3]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [2]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [1]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_2_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_2_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_2 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [0]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_2_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_1 [7]),
    .O(\serParConv.shiftReg_2_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_1  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_1_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [6]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_2  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_2_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [5]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_3  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_3_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [4]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_4  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_4_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [3]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_5  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_5_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [2]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_6  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_6_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [1]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:137.27-145.4|HWITLTopLevel.v:1636.3-1656.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \serParConv.shiftReg_3_SB_DFFER_Q_7  (
    .C(clk),
    .D(\serParConv.shiftReg_3_SB_DFFER_Q_7_D ),
    .E(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_I1_O ),
    .Q(\serParConv.shiftReg_3 [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [0]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \serParConv.shiftReg_3_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\serParConv.shiftReg_2 [7]),
    .O(\serParConv.shiftReg_3_SB_DFFER_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefff)
  ) \tic.tic_stateNext_SB_LUT4_O  (
    .I0(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [0]),
    .I1(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [1]),
    .I2(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [2]),
    .I3(\busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [3]),
    .O(\tic.tic_stateNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) \tic.tic_stateNext_SB_LUT4_O_1  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\tic.tic_stateNext_SB_LUT4_O_1_I1 [2]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\tic.tic_stateNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \tic.tic_stateNext_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [0]),
    .I1(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [1]),
    .I2(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [2]),
    .I3(\rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3]),
    .O(\tic.tic_stateNext_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \tic.tic_stateNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_2_I2 [1]),
    .O(\tic.tic_stateNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffe0)
  ) \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\busMaster.io_ctrl_write ),
    .I1(\builder.io_ctrl_respType ),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f4)
  ) \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(timeout_state),
    .I1(\tic.tic_stateReg [2]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .O(\tic.tic_stateNext_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [3]),
    .I1(\tic.tic_stateReg [0]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [1]),
    .O(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ef)
  ) \tic.tic_stateNext_SB_LUT4_O_3  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O [3]),
    .O(\tic.tic_stateNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q  (
    .C(clk),
    .D(\tic.tic_stateNext [3]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_1  (
    .C(clk),
    .D(\tic.tic_stateNext [2]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_2  (
    .C(clk),
    .D(\tic.tic_stateNext [1]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \tic.tic_stateReg_SB_DFFER_Q_3  (
    .C(clk),
    .D(\tic.tic_stateNext [0]),
    .E(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O ),
    .Q(\tic.tic_stateReg [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [2]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .O(\tic.tic_wordCounter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_1  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_value [1]),
    .I3(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .O(\tic.tic_wordCounter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1414)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_2  (
    .I0(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I1(\tic.tic_wordCounter_willIncrement ),
    .I2(\tic.tic_wordCounter_value [0]),
    .I3(1'h0),
    .O(\tic.tic_wordCounter_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0530)
  ) \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\tic.tic_stateReg [1]),
    .I1(\tic.tic_stateReg [3]),
    .I2(\tic.tic_stateReg [2]),
    .I3(\tic.tic_stateReg [0]),
    .O(\tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [2]),
    .Q(\tic.tic_wordCounter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [1]),
    .Q(\tic.tic_wordCounter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:1274.3-1325.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \tic.tic_wordCounter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\tic.tic_wordCounter_valueNext [0]),
    .Q(\tic.tic_wordCounter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .I0(\tic.tic_wordCounter_willIncrement ),
    .I1(\tic.tic_wordCounter_value [0])
  );
  (* src = "HWITLTopLevel.v:161.33-185.4|HWITLTopLevel.v:776.36-776.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1]),
    .CO(\tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\tic.tic_wordCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_wordCounter_willIncrement ),
    .I3(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [1]),
    .O(\tic.tic_wordCounter_willIncrement_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \tic.tic_wordCounter_willIncrement_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I2(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1]),
    .I3(\rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .O(\tic.tic_wordCounter_willIncrement )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[11]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .O(timeout_counter_valueNext[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_1 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[10]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .O(timeout_counter_valueNext[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_10 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[1]),
    .I3(timeout_counter_value[0]),
    .O(timeout_counter_valueNext[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_11 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[14]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .O(timeout_counter_valueNext[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_12 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .O(timeout_counter_valueNext[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_13 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .O(timeout_counter_valueNext[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_counter_valueNext_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_counter_value[0]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(timeout_counter_valueNext[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[9]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .O(timeout_counter_valueNext[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_3 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .O(timeout_counter_valueNext[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_4 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[7]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .O(timeout_counter_valueNext[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_5 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[6]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .O(timeout_counter_valueNext[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_6 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[5]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .O(timeout_counter_valueNext[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_7 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[4]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .O(timeout_counter_valueNext[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_8 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .O(timeout_counter_valueNext[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) timeout_counter_valueNext_SB_LUT4_O_9 (
    .I0(timeout_state_SB_DFFER_Q_E[0]),
    .I1(1'h0),
    .I2(timeout_counter_value[2]),
    .I3(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .O(timeout_counter_valueNext[2])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_CI (
    .CI(timeout_counter_value[0]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .I0(1'h0),
    .I1(timeout_counter_value[1])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .I0(1'h0),
    .I1(timeout_counter_value[9])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_1 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[9]),
    .I0(1'h0),
    .I1(timeout_counter_value[8])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_10 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .I0(1'h0),
    .I1(timeout_counter_value[11])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_11 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[10]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[11]),
    .I0(1'h0),
    .I1(timeout_counter_value[10])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_2 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[8]),
    .I0(1'h0),
    .I1(timeout_counter_value[7])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_3 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[7]),
    .I0(1'h0),
    .I1(timeout_counter_value[6])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_4 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[6]),
    .I0(1'h0),
    .I1(timeout_counter_value[5])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_5 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[5]),
    .I0(1'h0),
    .I1(timeout_counter_value[4])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_6 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[4]),
    .I0(1'h0),
    .I1(timeout_counter_value[3])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_7 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[2]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[3]),
    .I0(1'h0),
    .I1(timeout_counter_value[2])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_8 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[14]),
    .I0(1'h0),
    .I1(timeout_counter_value[13])
  );
  (* src = "HWITLTopLevel.v:268.36-268.89|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY timeout_counter_value_SB_CARRY_I1_9 (
    .CI(timeout_counter_valueNext_SB_LUT4_O_I3[12]),
    .CO(timeout_counter_valueNext_SB_LUT4_O_I3[13]),
    .I0(1'h0),
    .I1(timeout_counter_value[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q (
    .C(clk),
    .D(timeout_counter_valueNext[14]),
    .Q(timeout_counter_value[14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_1 (
    .C(clk),
    .D(timeout_counter_valueNext[13]),
    .Q(timeout_counter_value[13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_10 (
    .C(clk),
    .D(timeout_counter_valueNext[4]),
    .Q(timeout_counter_value[4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_11 (
    .C(clk),
    .D(timeout_counter_valueNext[3]),
    .Q(timeout_counter_value[3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_12 (
    .C(clk),
    .D(timeout_counter_valueNext[2]),
    .Q(timeout_counter_value[2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_13 (
    .C(clk),
    .D(timeout_counter_valueNext[1]),
    .Q(timeout_counter_value[1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_14 (
    .C(clk),
    .D(timeout_counter_valueNext[0]),
    .Q(timeout_counter_value[0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_2 (
    .C(clk),
    .D(timeout_counter_valueNext[12]),
    .Q(timeout_counter_value[12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_3 (
    .C(clk),
    .D(timeout_counter_valueNext[11]),
    .Q(timeout_counter_value[11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_4 (
    .C(clk),
    .D(timeout_counter_valueNext[10]),
    .Q(timeout_counter_value[10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_5 (
    .C(clk),
    .D(timeout_counter_valueNext[9]),
    .Q(timeout_counter_value[9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_6 (
    .C(clk),
    .D(timeout_counter_valueNext[8]),
    .Q(timeout_counter_value[8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_7 (
    .C(clk),
    .D(timeout_counter_valueNext[7]),
    .Q(timeout_counter_value[7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_8 (
    .C(clk),
    .D(timeout_counter_valueNext[6]),
    .Q(timeout_counter_value[6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR timeout_counter_value_SB_DFFR_Q_9 (
    .C(clk),
    .D(timeout_counter_valueNext[5]),
    .Q(timeout_counter_value[5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:279.3-292.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER timeout_state_SB_DFFER_Q (
    .C(clk),
    .D(timeout_state_SB_DFFER_Q_D[3]),
    .E(timeout_state_SB_DFFER_Q_E[0]),
    .Q(timeout_state),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(timeout_state_SB_DFFER_Q_D[3]),
    .I3(\tic.tic_stateReg [3]),
    .O(\serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [0]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(\busMaster.writeData_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(\busMaster.address_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O (
    .I0(timeout_counter_value[6]),
    .I1(timeout_counter_value[9]),
    .I2(timeout_counter_value[13]),
    .I3(timeout_counter_value[0]),
    .O(timeout_state_SB_DFFER_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O_1 (
    .I0(timeout_counter_value[1]),
    .I1(timeout_counter_value[2]),
    .I2(timeout_counter_value[3]),
    .I3(timeout_counter_value[4]),
    .O(timeout_state_SB_DFFER_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O_2 (
    .I0(timeout_state_SB_DFFER_Q_D_SB_LUT4_O_2_I0[0]),
    .I1(timeout_counter_value[11]),
    .I2(timeout_counter_value[12]),
    .I3(timeout_counter_value[14]),
    .O(timeout_state_SB_DFFER_Q_D[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(timeout_counter_value[5]),
    .I1(timeout_counter_value[7]),
    .I2(timeout_counter_value[8]),
    .I3(timeout_counter_value[10]),
    .O(timeout_state_SB_DFFER_Q_D_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) timeout_state_SB_DFFER_Q_D_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(\tic.tic_stateReg [2]),
    .I2(\tic.tic_stateReg [1]),
    .I3(\tic.tic_stateReg [0]),
    .O(timeout_state_SB_DFFER_Q_D[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80ff)
  ) timeout_state_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(timeout_state_SB_DFFER_Q_D[0]),
    .I1(timeout_state_SB_DFFER_Q_D[1]),
    .I2(timeout_state_SB_DFFER_Q_D[2]),
    .I3(timeout_state_SB_DFFER_Q_D[3]),
    .O(timeout_state_SB_DFFER_Q_E[0])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_1 ),
    .I1(\txFifo.logic_pushPtr_value [0])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo._zz_1_SB_DFF_D  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .Q(\txFifo._zz_1_SB_DFF_D_Q [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_ram.0.0_WADDR [1]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_ram.0.0_WADDR [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_1_SB_DFF_D_Q_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_ram.0.0_WADDR_1 [1]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_ram.0.0_WADDR_1 [3]),
    .O(\txFifo._zz_1_SB_DFF_D_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fe)
  ) \txFifo._zz_1_SB_LUT4_O  (
    .I0(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0]),
    .I1(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [3]),
    .O(\txFifo._zz_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo._zz_io_pop_valid_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D ),
    .Q(\txFifo._zz_io_pop_valid ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_valueNext [2]),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_popPtr_valueNext [3]),
    .I3(\txFifo.logic_pushPtr_value [3]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_valueNext [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_valueNext [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_DFFR_Q_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5ccc)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1  (
    .I0(\txFifo.logic_risingOccupancy ),
    .I1(\txFifo._zz_io_pop_valid ),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [2]),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_popPtr_value [3]),
    .I3(\txFifo.logic_pushPtr_value [3]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9009)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_I2_SB_LUT4_O_1  (
    .I0(\txFifo.logic_popPtr_value [0]),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo.logic_pushPtr_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.rx.break_counter [3]),
    .I2(\uartCtrl_1.rx.break_counter [5]),
    .I3(\uartCtrl_1.rx.break_counter [6]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.break_counter [0]),
    .I1(\uartCtrl_1.rx.break_counter [1]),
    .I2(\uartCtrl_1.rx.break_counter [2]),
    .I3(\uartCtrl_1.rx.break_counter [4]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [0])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0  (
    .CI(1'h0),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .I0(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I1(\txFifo.logic_popPtr_value [0])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [2])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO_SB_CARRY_CO_1  (
    .CI(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .CO(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .I0(1'h0),
    .I1(\txFifo.logic_popPtr_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f8)
  ) \txFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state [2]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [3]),
    .O(\txFifo._zz_logic_popPtr_valueNext_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [3]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_popPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [2]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_popPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_popPtr_value [1]),
    .I3(\txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_popPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1774.31-1774.78|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_popPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I2(\txFifo.logic_popPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_popPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [3]),
    .Q(\txFifo.logic_popPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [2]),
    .Q(\txFifo.logic_popPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [1]),
    .Q(\txFifo.logic_popPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_popPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_popPtr_valueNext [0]),
    .Q(\txFifo.logic_popPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \txFifo.logic_ptrDif_SB_LUT4_O  (
    .I0(\txFifo.logic_popPtr_value [3]),
    .I1(\txFifo.logic_pushPtr_value [3]),
    .I2(1'h0),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .O(\txFifo.logic_ptrDif [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [2]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .O(\txFifo.logic_ptrDif [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [1]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1]),
    .I3(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .O(\txFifo.logic_ptrDif [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo.logic_pushPtr_value [0]),
    .I2(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0]),
    .I3(1'h1),
    .O(\txFifo.logic_ptrDif [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [2]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [1]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \txFifo.logic_ptrDif_SB_LUT4_O_3_I2_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\txFifo.logic_popPtr_value [0]),
    .O(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [3]),
    .I0(\txFifo.logic_pushPtr_value [2]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [2])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [2]),
    .I0(\txFifo.logic_pushPtr_value [1]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [1])
  );
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1789.26-1789.66|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \txFifo.logic_ptrDif_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(1'h1),
    .CO(\txFifo.logic_ptrDif_SB_LUT4_O_I3 [1]),
    .I0(\txFifo.logic_pushPtr_value [0]),
    .I1(\txFifo.logic_ptrDif_SB_LUT4_O_3_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [3]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [3]),
    .O(\txFifo.logic_pushPtr_valueNext [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [2]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [2]),
    .O(\txFifo.logic_pushPtr_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo.logic_pushPtr_value [1]),
    .I3(\txFifo._zz_1_SB_CARRY_I0_CO [1]),
    .O(\txFifo.logic_pushPtr_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1751.32-1751.81|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \txFifo.logic_pushPtr_valueNext_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\txFifo._zz_1 ),
    .I2(\txFifo.logic_pushPtr_value [0]),
    .I3(1'h0),
    .O(\txFifo.logic_pushPtr_valueNext [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [3]),
    .Q(\txFifo.logic_pushPtr_value [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [2]),
    .Q(\txFifo.logic_pushPtr_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [1]),
    .Q(\txFifo.logic_pushPtr_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \txFifo.logic_pushPtr_value_SB_DFFR_Q_3  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_valueNext [0]),
    .Q(\txFifo.logic_pushPtr_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765" *)
  SB_RAM40_4K #(
    .INIT_0(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_8(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_9(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .READ_MODE(2'h1),
    .WRITE_MODE(2'h1)
  ) \txFifo.logic_ram.0.0  (
    .MASK(16'hxxxx),
    .RADDR({ 2'h0, \txFifo.logic_popPtr_valueNext [0], 5'h00, \txFifo.logic_popPtr_valueNext [3:1] }),
    .RCLK(clk),
    .RCLKE(1'h1),
    .RDATA({ \txFifo.logic_ram.0.0_RDATA_5 [15], \txFifo.logic_ram.0.0_RDATA_1 [1], \txFifo.logic_ram.0.0_RDATA_5 [13], \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_5 [11], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_5 [9], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_5 [7], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_5 [5], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_5 [3], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_5 [1], \txFifo.logic_ram.0.0_RDATA_6 [0] }),
    .RE(1'h1),
    .WADDR({ 2'h0, \txFifo.logic_ram.0.0_WADDR_1 [1], 5'h00, \txFifo.logic_ram.0.0_WADDR [3], \txFifo.logic_ram.0.0_WADDR [1], \txFifo.logic_ram.0.0_WADDR_1 [3] }),
    .WCLK(clk),
    .WCLKE(\txFifo._zz_1_SB_DFF_D_Q [0]),
    .WDATA({ 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4], 1'hx, \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0] }),
    .WE(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0305)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3500)
  ) \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [7]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [5]),
    .Q(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_2_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [1]),
    .Q(\txFifo.logic_ram.0.0_RDATA_2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f50)
  ) \txFifo.logic_ram.0.0_RDATA_2_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [2]),
    .Q(\txFifo.logic_ram.0.0_RDATA_3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_1_D ),
    .Q(\txFifo.logic_ram.0.0_RDATA_3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_1_SB_DFF_D_Q [0]),
    .I2(\txFifo._zz_1_SB_DFF_D_Q [1]),
    .I3(\txFifo._zz_1_SB_DFF_D_Q [2]),
    .O(\txFifo.logic_ram.0.0_RDATA_3_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0a)
  ) \txFifo.logic_ram.0.0_RDATA_4_SB_LUT4_I0  (
    .I0(\txFifo.logic_ram.0.0_RDATA_4 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_4 [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .I3(\uartCtrl_1.tx.tickCounter_value [1]),
    .O(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_6_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [0]),
    .Q(\txFifo.logic_ram.0.0_RDATA_6 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfa0)
  ) \txFifo.logic_ram.0.0_RDATA_6_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_3 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_3 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .O(\txFifo.logic_ram.0.0_RDATA_6 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_RDATA_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [3]),
    .Q(\txFifo.logic_ram.0.0_RDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [1]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_1_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [0]),
    .Q(\txFifo.logic_ram.0.0_WADDR_1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [3]),
    .Q(\txFifo.logic_ram.0.0_WADDR [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \txFifo.logic_ram.0.0_WADDR_SB_DFF_Q_1  (
    .C(clk),
    .D(\txFifo.logic_pushPtr_value [2]),
    .Q(\txFifo.logic_ram.0.0_WADDR [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:124.16-136.4|HWITLTopLevel.v:1792.3-1809.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \txFifo.logic_risingOccupancy_SB_DFFER_Q  (
    .C(clk),
    .D(\txFifo._zz_1 ),
    .E(\txFifo.when_Stream_l1101 ),
    .Q(\txFifo.logic_risingOccupancy ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I0  (
    .I0(\txFifo.logic_risingOccupancy ),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [1]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [0]),
    .I3(\txFifo.logic_risingOccupancy_SB_LUT4_I0_I3 [3]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I0_I3_SB_LUT4_O  (
    .I0(\txFifo.logic_ptrDif [0]),
    .I1(\txFifo.logic_ptrDif [1]),
    .I2(\txFifo.logic_ptrDif [2]),
    .I3(\txFifo.logic_ptrDif [3]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I0_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2  (
    .I0(\builder.rbFSM_stateReg [1]),
    .I1(\builder.rbFSM_stateReg [0]),
    .I2(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O [2]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc13)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3]),
    .I1(\builder.rbFSM_stateReg [1]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateReg [2]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [0]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [1]),
    .I3(\txFifo.logic_risingOccupancy ),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\builder.rbFSM_stateReg [0]),
    .I3(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .I3(\builder.io_ctrl_respType ),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \txFifo.logic_risingOccupancy_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [0]),
    .I2(\builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [2]),
    .I3(\builder.rbFSM_stateReg [0]),
    .O(\txFifo.logic_risingOccupancy_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \txFifo.when_Stream_l1101_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_logic_popPtr_valueNext_1 ),
    .I3(\txFifo._zz_1 ),
    .O(\txFifo.when_Stream_l1101 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.clockDivider_counter [19]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.clockDivider_counter [18]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D ),
    .Q(\uartCtrl_1.clockDivider_counter [9]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [9]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D ),
    .Q(\uartCtrl_1.clockDivider_counter [8]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [8]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D ),
    .Q(\uartCtrl_1.clockDivider_counter [7]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [7]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D ),
    .Q(\uartCtrl_1.clockDivider_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [6]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D ),
    .Q(\uartCtrl_1.clockDivider_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [5]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D ),
    .Q(\uartCtrl_1.clockDivider_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [4]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D ),
    .Q(\uartCtrl_1.clockDivider_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [3]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D ),
    .Q(\uartCtrl_1.clockDivider_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hebbe)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [2]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D ),
    .Q(\uartCtrl_1.clockDivider_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter [0]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D ),
    .Q(\uartCtrl_1.clockDivider_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tick ),
    .I3(\uartCtrl_1.clockDivider_counter [0]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [18]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.clockDivider_counter [17]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [17]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D ),
    .Q(\uartCtrl_1.clockDivider_counter [16]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [16]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D ),
    .Q(\uartCtrl_1.clockDivider_counter [15]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [15]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D ),
    .Q(\uartCtrl_1.clockDivider_counter [14]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [14]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D ),
    .Q(\uartCtrl_1.clockDivider_counter [13]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [13]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D ),
    .Q(\uartCtrl_1.clockDivider_counter [12]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [12]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D ),
    .Q(\uartCtrl_1.clockDivider_counter [11]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [11]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D ),
    .Q(\uartCtrl_1.clockDivider_counter [10]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [10]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4114)
  ) \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_tick ),
    .I1(\uartCtrl_1.clockDivider_counter [19]),
    .I2(1'h1),
    .I3(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .O(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D )
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .I0(\uartCtrl_1.clockDivider_counter [9]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [9]),
    .I0(\uartCtrl_1.clockDivider_counter [8]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .I0(\uartCtrl_1.clockDivider_counter [17]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [17]),
    .I0(\uartCtrl_1.clockDivider_counter [16]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [16]),
    .I0(\uartCtrl_1.clockDivider_counter [15]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_13  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [15]),
    .I0(\uartCtrl_1.clockDivider_counter [14]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_14  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [14]),
    .I0(\uartCtrl_1.clockDivider_counter [13]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_15  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [13]),
    .I0(\uartCtrl_1.clockDivider_counter [12]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_16  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [12]),
    .I0(\uartCtrl_1.clockDivider_counter [11]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_17  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [10]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [11]),
    .I0(\uartCtrl_1.clockDivider_counter [10]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [8]),
    .I0(\uartCtrl_1.clockDivider_counter [7]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [7]),
    .I0(\uartCtrl_1.clockDivider_counter [6]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [6]),
    .I0(\uartCtrl_1.clockDivider_counter [5]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [5]),
    .I0(\uartCtrl_1.clockDivider_counter [4]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [4]),
    .I0(\uartCtrl_1.clockDivider_counter [3]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [3]),
    .I0(\uartCtrl_1.clockDivider_counter [2]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8  (
    .CI(\uartCtrl_1.clockDivider_counter [0]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_1.clockDivider_counter [1]),
    .I1(1'h1)
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1933.32-1933.64|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9  (
    .CI(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [18]),
    .CO(\uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [19]),
    .I0(\uartCtrl_1.clockDivider_counter [18]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:1927.3-1938.6|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.clockDivider_tickReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_tick ),
    .Q(\uartCtrl_1.clockDivider_tickReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_1.clockDivider_tickReg_SB_LUT4_I1  (
    .I0(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .I1(\uartCtrl_1.clockDivider_tickReg ),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .O(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_1.clockDivider_tick )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_counter [9]),
    .I1(\uartCtrl_1.clockDivider_counter [10]),
    .I2(\uartCtrl_1.clockDivider_counter [12]),
    .I3(\uartCtrl_1.clockDivider_counter [15]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.clockDivider_counter [8]),
    .I1(\uartCtrl_1.clockDivider_counter [11]),
    .I2(\uartCtrl_1.clockDivider_counter [13]),
    .I3(\uartCtrl_1.clockDivider_counter [14]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.clockDivider_counter [16]),
    .I1(\uartCtrl_1.clockDivider_counter [17]),
    .I2(\uartCtrl_1.clockDivider_counter [18]),
    .I3(\uartCtrl_1.clockDivider_counter [19]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.clockDivider_counter [0]),
    .I1(\uartCtrl_1.clockDivider_counter [1]),
    .I2(\uartCtrl_1.clockDivider_counter [2]),
    .I3(\uartCtrl_1.clockDivider_counter [3]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\uartCtrl_1.clockDivider_counter [4]),
    .I1(\uartCtrl_1.clockDivider_counter [5]),
    .I2(\uartCtrl_1.clockDivider_counter [6]),
    .I3(\uartCtrl_1.clockDivider_counter [7]),
    .O(\uartCtrl_1.clockDivider_tick_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_1.rx.bitCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_1.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_1.rx.bitCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0df0)
  ) \uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_state [3]),
    .I1(\uartCtrl_1.rx.stateMachine_state [2]),
    .I2(\uartCtrl_1.rx.bitCounter_value [0]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfafc)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2345.28-2345.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(1'h1),
    .I3(\uartCtrl_1.rx.bitTimer_counter [0]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_1_D_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D ),
    .Q(\uartCtrl_1.rx.bitTimer_counter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0330)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I2(\uartCtrl_1.rx.bitTimer_counter [0]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2345.28-2345.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4414)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [2]),
    .I2(\uartCtrl_1.rx.sampler_tick ),
    .I3(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I1(\uartCtrl_1.rx.sampler_value ),
    .I2(\uartCtrl_1.rx.sampler_tick ),
    .I3(\uartCtrl_1.rx.stateMachine_state [0]),
    .O(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2345.28-2345.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.bitTimer_counter [0]),
    .CO(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [6]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [5]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [5]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [4]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [4]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [3]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [2]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [1]),
    .I3(\uartCtrl_1.rx.break_counter [0]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D ),
    .E(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E ),
    .Q(\uartCtrl_1.rx.break_counter [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.break_counter [0]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.break_counter [6]),
    .I3(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D )
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [6]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [5])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [5]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [4])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [4]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [3])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3  (
    .CI(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [3]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [2])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2288.29-2288.50|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4  (
    .CI(\uartCtrl_1.rx.break_counter [0]),
    .CO(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.break_counter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_1.rx.break_counter_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I2(\uartCtrl_1.clockDivider_tickReg ),
    .I3(\uartCtrl_1.rx.sampler_value ),
    .O(\uartCtrl_1.rx.break_counter_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2637.3-2645.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.io_rxd_buffercc.buffers_0_SB_DFFR_Q  (
    .C(clk),
    .D(io_uartCMD_rxd),
    .Q(\uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2171.12-2176.4|HWITLTopLevel.v:2637.3-2645.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.io_rxd_buffercc.buffers_1_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.io_rxd_buffercc.buffers_0 ),
    .Q(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_1_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_1 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_2_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_1 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_2 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0  (
    .I0(\uartCtrl_1.rx.sampler_samples_2 ),
    .I1(\uartCtrl_1.rx.sampler_samples_3 ),
    .I2(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_1.rx.sampler_samples_1 ),
    .O(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_1  (
    .I0(\uartCtrl_1.rx.sampler_samples_2 ),
    .I1(\uartCtrl_1.rx.sampler_samples_3 ),
    .I2(\uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ),
    .I3(\uartCtrl_1.rx.sampler_samples_1 ),
    .O(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_3_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_2 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_3 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \uartCtrl_1.rx.sampler_samples_4_SB_DFFES_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_samples_3 ),
    .E(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_samples_4 ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf0c)
  ) \uartCtrl_1.rx.sampler_samples_4_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [0]),
    .I2(\uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [1]),
    .I3(\uartCtrl_1.rx.sampler_samples_4 ),
    .O(\uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.sampler_tick_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.clockDivider_tickReg ),
    .Q(\uartCtrl_1.rx.sampler_tick ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3  (
    .I0(\uartCtrl_1.rx.bitTimer_counter [0]),
    .I1(\uartCtrl_1.rx.bitTimer_counter [1]),
    .I2(\uartCtrl_1.rx.bitTimer_counter [2]),
    .I3(\uartCtrl_1.rx.sampler_tick ),
    .O(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.rx.sampler_value_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.sampler_value_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.rx.sampler_value ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [6]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [5]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [4]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [0]),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [3]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [2]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haccc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [1]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.bitCounter_value [0]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2343.3-2381.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D ),
    .E(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .Q(\uartCtrl_1.rx.stateMachine_shifter [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [0]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [0]),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcacc)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.stateMachine_shifter [7]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [2]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uartCtrl_1.rx.bitCounter_value [1]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [2])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .CO(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:0.0-0.0|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_1  (
    .CI(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0]),
    .CO(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [7]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [6]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [5]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_3  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [4]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_4  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [3]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_5  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [2]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_6  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [1]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.rx.stateMachine_shifter_SB_DFF_D_7  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_shifter [0]),
    .Q(\rxFifo.logic_ram.0.0_WDATA [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff40)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I2(\uartCtrl_1.rx.stateMachine_state [3]),
    .I3(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]),
    .I2(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb0)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I2(\uartCtrl_1.rx.stateMachine_state [1]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.bitCounter_value [2]),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.sampler_value ),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I2(\uartCtrl_1.rx.stateMachine_state [3]),
    .I3(\uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.rx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I2(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1]),
    .I3(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.rx.stateMachine_state [1]),
    .I2(\uartCtrl_1.rx.sampler_value ),
    .I3(\uartCtrl_1.rx.stateMachine_state [3]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hef00)
  ) \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.rx.sampler_value ),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I2(\uartCtrl_1.rx.sampler_tick ),
    .I3(\uartCtrl_1.rx.stateMachine_state [0]),
    .O(\uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2256.3-2341.6|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3]),
    .Q(\uartCtrl_1.rx.stateMachine_validReg ),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [0]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.stateMachine_state [3]),
    .I2(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [1]),
    .I3(\uartCtrl_1.rx.stateMachine_state [2]),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2348.28-2348.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0  (
    .I0(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .I2(\uartCtrl_1.rx.bitCounter_value [2]),
    .I3(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3 [2]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1  (
    .I0(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [1]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3]),
    .O(\uartCtrl_1.rx.bitCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2348.28-2348.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [0]),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [1])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2348.28-2348.53|HWITLTopLevel.v:1872.14-1886.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.rx.bitCounter_value [0]),
    .CO(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.rx.bitCounter_value [0]),
    .I2(\uartCtrl_1.rx.bitCounter_value [1]),
    .I3(\uartCtrl_1.rx.bitCounter_value [2]),
    .O(\uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2544.3-2588.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.tx._zz_io_txd_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_txd ),
    .Q(\uartCtrl_1.tx._zz_io_txd ),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2492.39-2492.102|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2492.39-2492.102|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .I3(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2492.39-2492.102|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uartCtrl_1.clockDivider_tickReg ),
    .I2(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .I3(1'h0),
    .O(\uartCtrl_1.tx.clockDivider_counter_valueNext [0])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2492.39-2492.102|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .CO(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [1])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2492.39-2492.102|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3_SB_CARRY_CO_1  (
    .CI(1'h0),
    .CO(\uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [1]),
    .I0(\uartCtrl_1.clockDivider_tickReg ),
    .I1(\uartCtrl_1.tx.clockDivider_counter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2544.3-2588.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [2]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2544.3-2588.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [1]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2544.3-2588.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.clockDivider_counter_value_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.clockDivider_counter_valueNext [0]),
    .Q(\uartCtrl_1.tx.clockDivider_counter_value [0]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [3]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [2]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hdfc0)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O  (
    .I0(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [1]),
    .R(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf444)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state [1]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.tickCounter_value [1]),
    .I1(\uartCtrl_1.tx.tickCounter_value [2]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h44f0)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\uartCtrl_1.tx.stateMachine_state [3]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:10.57-10.103" *)
  SB_DFFS \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D ),
    .Q(\uartCtrl_1.tx.stateMachine_state [0]),
    .S(resetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ecc)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_state [0]),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [0]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [2]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O [3]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.tickCounter_value [1]),
    .I1(\uartCtrl_1.tx.tickCounter_value [2]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [1]),
    .O(\uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h880f)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0 [1]),
    .I2(\uartCtrl_1.tx.stateMachine_state [3]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.stateMachine_txd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5fc)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2fff)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.tx.tickCounter_value [0]),
    .I2(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [2]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [1]),
    .I2(\txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_3 [3]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFF_Q  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [6]),
    .Q(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFF_Q_1  (
    .C(clk),
    .D(\io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFSR_D_Q [4]),
    .Q(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc0a)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\txFifo.logic_ram.0.0_RDATA_6 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_6 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_6 [3]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf305)
  ) \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\txFifo.logic_ram.0.0_RDATA_2 [0]),
    .I1(\txFifo.logic_ram.0.0_RDATA_2 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo.logic_ram.0.0_RDATA_2 [3]),
    .O(\uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2590.3-2621.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [2]),
    .Q(\uartCtrl_1.tx.tickCounter_value [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2590.3-2621.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_1  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [1]),
    .Q(\uartCtrl_1.tx.tickCounter_value [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2590.3-2621.6|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90" *)
  SB_DFF \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_2  (
    .C(clk),
    .D(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [0]),
    .Q(\uartCtrl_1.tx.tickCounter_value [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2592.29-2592.55|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h38b0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O  (
    .I0(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I2(\uartCtrl_1.tx.tickCounter_value [2]),
    .I3(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h88f0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1  (
    .I0(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0]),
    .I1(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1]),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2592.29-2592.55|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uartCtrl_1.tx.tickCounter_value [1]),
    .I3(\uartCtrl_1.tx.tickCounter_value [0]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bf0)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_2  (
    .I0(\uartCtrl_1.tx.stateMachine_state [2]),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\uartCtrl_1.tx.tickCounter_value [0]),
    .I3(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.stateMachine_state [3]),
    .I2(\txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .I3(\uartCtrl_1.tx.stateMachine_state [2]),
    .O(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [0])
  );
  (* src = "HWITLTopLevel.v:92.12-110.4|HWITLTopLevel.v:2592.29-2592.55|HWITLTopLevel.v:1858.14-1871.4|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\uartCtrl_1.tx.tickCounter_value [0]),
    .CO(\uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [2]),
    .I0(1'h0),
    .I1(\uartCtrl_1.tx.tickCounter_value [1])
  );
  assign { \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [3], \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [1] } = { \uartCtrl_1.tx.stateMachine_state [2], \uartCtrl_1.tx.stateMachine_state [3] };
  assign \txFifo.logic_ram.0.0_RDATA_4 [3:2] = { \uartCtrl_1.tx.tickCounter_value [1], \txFifo.logic_ram.0.0_RDATA_3 [3] };
  assign \busMaster.io_ctrl_write_SB_LUT4_I0_O [2:1] = { \gpio_led.led_out_val [28], \gpio_led.when_GPIOLED_l38  };
  assign \txFifo.logic_ram.0.0_RDATA_1 [3:2] = { \uartCtrl_1.tx.tickCounter_value [1], \txFifo.logic_ram.0.0_RDATA_3 [3] };
  assign \rxFifo.logic_ram.0.0_RDATA_3 [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign timeout_state_SB_DFFER_Q_E[3:1] = { timeout_counter_valueNext_SB_LUT4_O_I3[12], timeout_counter_value[12], 1'h0 };
  assign \tic.tic_wordCounter_willIncrement_SB_LUT4_I2_I3 [0] = \tic.tic_wordCounter_willIncrement ;
  assign \rxFifo.logic_ram.0.0_RDATA_8 [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O [2:0] = { timeout_state, \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [2], \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [3] };
  assign \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_1.rx.sampler_tick , \uartCtrl_1.rx.bitTimer_counter [2] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I2_O [2:0] = { \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1], \tic.tic_stateReg [3], timeout_state_SB_DFFER_Q_D[3] };
  assign \rxFifo.logic_ram.0.0_RDATA_1 [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign timeout_state_SB_DFFER_Q_D_SB_LUT4_O_2_I0[3:1] = { timeout_counter_value[14], timeout_counter_value[12:11] };
  assign \gpio_led.when_GPIOLED_l38_SB_LUT4_O_I0_SB_LUT4_O_3_I3 [2:0] = { \busMaster.address [31], \busMaster.address [29], \busMaster.address [27] };
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { \txFifo.logic_ram.0.0_RDATA_3 [3], \uartCtrl_1.tx.tickCounter_value [1] };
  assign \rxFifo.logic_ram.0.0_RDATA_5 [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [3], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [1] } = { \busMaster.readData [15], \busMaster.readData [23] };
  assign { \builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [2], \builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [0] } = { \builder.rbFSM_busyFlag , \busMaster.busCtrl.busStateMachine_busyFlag  };
  assign \txFifo.logic_ram.0.0_RDATA_6 [2] = \uartCtrl_1.tx.tickCounter_value [1];
  assign \txFifo.logic_risingOccupancy_SB_LUT4_I0_O_SB_LUT4_I2_O [2:1] = \txFifo.logic_risingOccupancy_SB_LUT4_I3_O [2:1];
  assign \rxFifo.logic_ram.0.0_RDATA_2 [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign \txFifo.logic_ram.0.0_RDATA_2 [2] = \uartCtrl_1.tx.tickCounter_value [1];
  assign \rxFifo.logic_ram.0.0_RDATA_6 [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_shifter [0] };
  assign \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [1] = timeout_state_SB_DFFER_Q_D[3];
  assign \rxFifo.logic_ram.0.0_RDATA [2] = \rxFifo.logic_ram.0.0_RDATA_4 [2];
  assign \txFifo.logic_ram.0.0_RDATA [3:2] = { \txFifo.logic_ram.0.0_RDATA_3 [3], \uartCtrl_1.tx.tickCounter_value [1] };
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_4_I2 [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0], \busMaster.readData [20] };
  assign { \txFifo.logic_risingOccupancy_SB_LUT4_I0_O [3], \txFifo.logic_risingOccupancy_SB_LUT4_I0_O [1:0] } = { \builder.rbFSM_stateReg [2], \builder.rbFSM_stateReg [0], \builder.rbFSM_stateReg [1] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [1:0] = { \busMaster.address_SB_DFFER_Q_D_SB_LUT4_O_I2 [0], \builder.io_ctrl_respType  };
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.rx.stateMachine_state [3], \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_state [1] };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [3], \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [1] };
  assign \txFifo.logic_ram.0.0_RDATA_3 [2] = \uartCtrl_1.tx.tickCounter_value [1];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.sampler_value , \uartCtrl_1.rx.stateMachine_shifter [4] };
  assign \busMaster.command_SB_DFFER_Q_E [2:1] = { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O [0], \busMaster.io_ctrl_write  };
  assign \txFifo.logic_risingOccupancy_SB_LUT4_I0_I3 [2:0] = { \txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [0], \txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [1], \txFifo.logic_risingOccupancy  };
  assign \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D [2:0] = { \uartCtrl_1.rx.stateMachine_state [1], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3], \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [0] };
  assign { \txFifo.logic_ram.0.0_WADDR [2], \txFifo.logic_ram.0.0_WADDR [0] } = \txFifo.logic_popPtr_valueNext [3:2];
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O [1] = \tic.tic_stateNext_SB_LUT4_O_1_I1 [2];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1 [0], \busMaster.readData [17] };
  assign { \txFifo.logic_ram.0.0_WADDR_1 [2], \txFifo.logic_ram.0.0_WADDR_1 [0] } = \txFifo.logic_popPtr_valueNext [1:0];
  assign \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I0 [3:1] = { \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2], \uartCtrl_1.tx.tickCounter_value [1], \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_1_I1 [1] };
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O [3:2], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O_SB_LUT4_I2_O [0] } = { \builder.rbFSM_byteCounter_value [2], \builder.rbFSM_byteCounter_value [0], \busMaster.readData [1] };
  assign \rxFifo._zz_1_SB_LUT4_O_I0 [1:0] = { \rxFifo._zz_io_pop_valid , \rxFifo.logic_risingOccupancy  };
  assign \gpio_led.rdy_SB_LUT4_I0_O [0] = \busMaster.busCtrl.busStateMachine_stateNext [0];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I3_O [0] = \busMaster.command [3];
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I2 [0] = \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3];
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2:0] = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2], \uartCtrl_1.rx.stateMachine_shifter [6], \uartCtrl_1.rx.sampler_value  };
  assign \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O [3:1] = { \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3], \uartCtrl_1.rx.bitCounter_value [1], \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [1] };
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_LUT4_O_I1 [0] = \tic.tic_stateReg [0];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O [2:0] = { \builder.rbFSM_byteCounter_value [2], \builder.rbFSM_byteCounter_value [0], \busMaster.readData [8] };
  assign { \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [2], \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [0] } = { \uartCtrl_1.rx.stateMachine_state [2], \uartCtrl_1.rx.stateMachine_state [3] };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I1 [1] = \builder.rbFSM_stateReg [0];
  assign \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [2:0] = { \uartCtrl_1.rx.bitCounter_value [0], \uartCtrl_1.rx.stateMachine_state [2], \uartCtrl_1.rx.stateMachine_state [3] };
  assign \tic.tic_wordCounter_valueNext_SB_LUT4_O_I0 [3:1] = { \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [1], \tic.tic_wordCounter_value [1], 1'h0 };
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O [0] = \busMaster.io_ctrl_write ;
  assign \builder.when_StateMachine_l237_SB_LUT4_O_I2 [1] = \builder.rbFSM_busyFlag_SB_LUT4_I2_I1 [3];
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I0 [1:0] = { \tic.tic_stateReg [2], \tic.tic_stateReg [0] };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_E [1] = \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3 [1];
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFR_Q_2_D_SB_LUT4_O_I0 [3:1] = { \uartCtrl_1.tx.stateMachine_state [2], \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [0], \uartCtrl_1.tx.stateMachine_state [1] };
  assign \uartCtrl_1.rx.sampler_samples_2_SB_LUT4_I0_O [2] = \uartCtrl_1.rx.sampler_samples_4 ;
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O [3:1] = { \tic.tic_stateReg [3], \tic.tic_stateReg [1:0] };
  assign \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [1:0] = \tic.tic_stateReg [1:0];
  assign \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_3_I2 [1:0] = { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [1], \busMaster.readData [5] };
  assign { \rxFifo.logic_ram.0.0_WADDR_1 [2], \rxFifo.logic_ram.0.0_WADDR_1 [0] } = \rxFifo.logic_popPtr_valueNext [1:0];
  assign \tic.tic_stateNext_SB_LUT4_O_2_I2_SB_LUT4_O_I3 [1] = \serParConv.shiftReg_3 [7];
  assign { \rxFifo.logic_ram.0.0_WADDR [2], \rxFifo.logic_ram.0.0_WADDR [0] } = \rxFifo.logic_popPtr_valueNext [3:2];
  assign \uartCtrl_1.rx.stateMachine_state_SB_DFFR_Q_1_D_SB_LUT4_O_I3 [2:0] = { \uartCtrl_1.rx.stateMachine_state [3], \uartCtrl_1.rx.sampler_tick_SB_LUT4_I3_O [3], \uartCtrl_1.rx.sampler_value  };
  assign \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0 [3:2] = { \uartCtrl_1.tx.stateMachine_state [2], \uartCtrl_1.tx.stateMachine_state [3] };
  assign { \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [3:2], \io_sb_decoder.decodeLogic_noHitReg_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I1 [0] } = { \busMaster.readData [27], \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [0], \busMaster.readData [3] };
  assign \builder.rbFSM_byteCounter_valueNext_SB_LUT4_O_I0 [2:1] = { \builder.rbFSM_stateReg [0], \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [2] };
  assign \serParConv.shiftReg_0_SB_DFFER_Q_D_SB_LUT4_O_I2 [1:0] = \rxFifo._zz_io_pop_valid_SB_LUT4_I1_O [1:0];
  assign { \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3], \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1] } = { \uartCtrl_1.tx.tickCounter_value [2], \uartCtrl_1.tx.tickCounter_value [0] };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2:0] = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2], \uartCtrl_1.rx.stateMachine_shifter [5], \uartCtrl_1.rx.sampler_value  };
  assign \builder.rbFSM_stateNext_SB_LUT4_O_I1_SB_LUT4_O_I1 [1] = \builder.rbFSM_stateReg [0];
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O [3:2] = { \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_I2 [2], \uartCtrl_1.tx.stateMachine_state [3] };
  assign \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3:2] = { \txFifo.logic_ram.0.0_RDATA_3 [3], \uartCtrl_1.tx.tickCounter_value [1] };
  assign \uartCtrl_1.tx.stateMachine_state_SB_DFFS_Q_D_SB_LUT4_O_I0 [1] = \uartCtrl_1.tx.stateMachine_state [0];
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O [1] = \uartCtrl_1.tx.stateMachine_state [2];
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3 [1:0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [2], \uartCtrl_1.rx.stateMachine_shifter [3], \uartCtrl_1.rx.sampler_value  };
  assign \builder.rbFSM_busyFlag_SB_LUT4_I3_O [1] = \tic.tic_stateReg [1];
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_I2 [2] = \txFifo.logic_risingOccupancy ;
  assign \txFifo._zz_io_pop_valid_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [3:1] = { \uartCtrl_1.rx.break_counter [6:5], \uartCtrl_1.rx.break_counter [3] };
  assign timeout_counter_valueNext_SB_LUT4_O_I3[1:0] = { timeout_counter_value[0], 1'h0 };
  assign { \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 [3], \busMaster.busCtrl.busStateMachine_busyFlag_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2 [1:0] } = { \tic.tic_stateNext_SB_LUT4_O_1_I1 [3], \rxFifo.logic_ram.0.0_RDATA_8_SB_LUT4_I1_O [3:2] };
  assign \builder.rbFSM_byteCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \rxFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \rxFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \tic.tic_wordCounter_willIncrement_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo.logic_ram.0.0_RDATA_1_SB_LUT4_I0_O [3] = \uartCtrl_1.tx.tickCounter_value [0];
  assign \txFifo._zz_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo._zz_logic_popPtr_valueNext_1_SB_CARRY_I0_CO [0] = 1'h0;
  assign \txFifo.logic_ptrDif_SB_LUT4_O_I3 [0] = 1'h1;
  assign \uartCtrl_1.clockDivider_counter_SB_DFFR_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.clockDivider_counter [0], 1'h1 };
  assign \tic.tic_stateNext_SB_LUT4_O_1_I1 [1:0] = { \builder.io_ctrl_respType , timeout_state_SB_DFFER_Q_D[3] };
  assign \uartCtrl_1.rx.break_counter_SB_DFFER_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.break_counter [0], 1'h0 };
  assign \uartCtrl_1.tx.stateMachine_txd_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { \uartCtrl_1.tx.tickCounter_value [0], \uartCtrl_1.tx.tickCounter_value [2] };
  assign \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_I3 [1:0] = { \uartCtrl_1.rx.bitCounter_value [0], 1'h0 };
  assign \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:1] = \uartCtrl_1.rx.bitCounter_value [2:1];
  assign \uartCtrl_1.rx.stateMachine_validReg_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0_1_I1 [0] = \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0];
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [31:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { 29'h1fffffff, \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0] };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [30:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [1:0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [0], 1'h1 };
  assign { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [30:3], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [0] } = { \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.stateMachine_shifter_SB_DFFE_Q_D_SB_LUT4_O_I2 [31], \uartCtrl_1.rx.bitCounter_value [0] };
  assign \uartCtrl_1.rx.bitTimer_counter_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.rx.bitTimer_counter [0], 1'h1 };
  assign \uartCtrl_1.tx.clockDivider_counter_valueNext_SB_LUT4_O_I3 [0] = 1'h0;
  assign \uartCtrl_1.tx.tickCounter_value_SB_DFF_Q_D_SB_LUT4_O_I3 [1:0] = { \uartCtrl_1.tx.tickCounter_value [0], 1'h0 };
  assign { \txFifo.logic_ram.0.0_RDATA_5 [14], \txFifo.logic_ram.0.0_RDATA_5 [12], \txFifo.logic_ram.0.0_RDATA_5 [10], \txFifo.logic_ram.0.0_RDATA_5 [8], \txFifo.logic_ram.0.0_RDATA_5 [6], \txFifo.logic_ram.0.0_RDATA_5 [4], \txFifo.logic_ram.0.0_RDATA_5 [2], \txFifo.logic_ram.0.0_RDATA_5 [0] } = { \txFifo.logic_ram.0.0_RDATA_1 [1], \txFifo.logic_ram.0.0_RDATA [0], \txFifo.logic_ram.0.0_RDATA_1 [0], \txFifo.logic_ram.0.0_RDATA_2 [0], \txFifo.logic_ram.0.0_RDATA_4 [1], \txFifo.logic_ram.0.0_RDATA_3 [0], \txFifo.logic_ram.0.0_RDATA_4 [0], \txFifo.logic_ram.0.0_RDATA_6 [0] };
  assign { \rxFifo.logic_ram.0.0_RDATA_7 [14], \rxFifo.logic_ram.0.0_RDATA_7 [12], \rxFifo.logic_ram.0.0_RDATA_7 [10], \rxFifo.logic_ram.0.0_RDATA_7 [8], \rxFifo.logic_ram.0.0_RDATA_7 [6], \rxFifo.logic_ram.0.0_RDATA_7 [4], \rxFifo.logic_ram.0.0_RDATA_7 [2], \rxFifo.logic_ram.0.0_RDATA_7 [0] } = { \rxFifo.logic_ram.0.0_RDATA [0], \rxFifo.logic_ram.0.0_RDATA_1 [0], \rxFifo.logic_ram.0.0_RDATA_2 [0], \rxFifo.logic_ram.0.0_RDATA_3 [0], \rxFifo.logic_ram.0.0_RDATA_4 [0], \rxFifo.logic_ram.0.0_RDATA_5 [0], \rxFifo.logic_ram.0.0_RDATA_6 [0], \rxFifo.logic_ram.0.0_RDATA_8 [1] };
  assign _zz_timeout_counter_valueNext = 15'h0001;
  assign _zz_timeout_counter_valueNext_1 = 1'h1;
  assign \builder._zz_payloadByte [7:2] = 6'h00;
  assign \builder._zz_rbFSM_byteCounter_valueNext  = { 2'h0, \builder.rbFSM_byteCounter_willIncrement  };
  assign \builder._zz_rbFSM_byteCounter_valueNext_1  = \builder.rbFSM_byteCounter_willIncrement ;
  assign \builder.clk  = clk;
  assign \builder.io_ctrl_busy  = \builder.rbFSM_busyFlag ;
  assign \builder.io_data_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \builder.io_data_irq  = 1'h0;
  assign \builder.io_data_readData  = \busMaster.readData ;
  assign \builder.rbFSM_wantExit  = 1'h0;
  assign \builder.rbFSM_wantKill  = 1'h0;
  assign \builder.resetn  = resetn;
  assign \builder.when_ResponseBuilder_l68  = \builder.io_ctrl_respType ;
  assign builder_io_ctrl_busy = \builder.rbFSM_busyFlag ;
  assign { \busMaster._zz_ackCode [6:2], \busMaster._zz_ackCode [0] } = 6'h01;
  assign \busMaster._zz_io_response_ack  = 7'h02;
  assign \busMaster._zz_io_response_ack_1  = 7'h02;
  assign \busMaster._zz_io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.ackCode  = { 5'h00, \busMaster._zz_ackCode [1], 1'h1 };
  assign \busMaster.busCtrl.busStateMachine_wantExit  = 1'h0;
  assign \busMaster.busCtrl.busStateMachine_wantKill  = 1'h0;
  assign \busMaster.busCtrl.clk  = clk;
  assign \busMaster.busCtrl.io_bus_ready  = \gpio_led.rdy ;
  assign \busMaster.busCtrl.io_bus_unmapped  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \busMaster.busCtrl.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.busCtrl.resetn  = resetn;
  assign \busMaster.busCtrl_io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.clk  = clk;
  assign \busMaster.io_ctrl_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \busMaster.io_ctrl_unmappedAccess  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \busMaster.io_reg_data  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \busMaster.io_response_ack  = { 5'h00, \builder._zz_payloadByte [1:0] };
  assign \busMaster.io_response_irq  = 1'h0;
  assign \busMaster.io_response_payload  = \busMaster.readData ;
  assign \busMaster.io_sb_SBaddress  = \busMaster.address ;
  assign \busMaster.io_sb_SBready  = \gpio_led.rdy ;
  assign \busMaster.io_sb_SBsize  = 4'h4;
  assign \busMaster.io_sb_SBwdata  = \busMaster.writeData ;
  assign \busMaster.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \busMaster.resetn  = resetn;
  assign busMaster_io_ctrl_busy = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign busMaster_io_response_ack = \builder._zz_payloadByte [1:0];
  assign busMaster_io_response_irq = 1'h0;
  assign busMaster_io_response_payload = \busMaster.readData ;
  assign busMaster_io_sb_SBaddress = \busMaster.address ;
  assign busMaster_io_sb_SBsize = 4'h4;
  assign busMaster_io_sb_SBwdata = \busMaster.writeData ;
  assign busMaster_io_sb_SBwrite = \busMaster.io_ctrl_write ;
  assign \gpio_led.clk  = clk;
  assign \gpio_led.intAddr  = \busMaster.address [3:0];
  assign \gpio_led.io_leds  = \gpio_led.led_out_val [7:0];
  assign \gpio_led.io_sb_SBaddress  = \busMaster.address ;
  assign \gpio_led.io_sb_SBready  = \gpio_led.rdy ;
  assign \gpio_led.io_sb_SBsize  = 4'h4;
  assign \gpio_led.io_sb_SBwdata  = \busMaster.writeData ;
  assign \gpio_led.io_sb_SBwrite  = \busMaster.io_ctrl_write ;
  assign \gpio_led.resetn  = resetn;
  assign gpio_led_io_leds = \gpio_led.led_out_val [7:0];
  assign gpio_led_io_sb_SBready = \gpio_led.rdy ;
  assign io_leds = \gpio_led.led_out_val [7:0];
  assign \io_sb_decoder.clk  = clk;
  assign \io_sb_decoder.io_input_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_input_SBready  = \gpio_led.rdy ;
  assign \io_sb_decoder.io_input_SBsize  = 4'h4;
  assign \io_sb_decoder.io_input_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_input_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_outputs_0_SBaddress  = \busMaster.address ;
  assign \io_sb_decoder.io_outputs_0_SBready  = \gpio_led.rdy ;
  assign \io_sb_decoder.io_outputs_0_SBsize  = 4'h4;
  assign \io_sb_decoder.io_outputs_0_SBwdata  = \busMaster.writeData ;
  assign \io_sb_decoder.io_outputs_0_SBwrite  = \busMaster.io_ctrl_write ;
  assign \io_sb_decoder.io_unmapped_fired  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \io_sb_decoder.resetn  = resetn;
  assign io_sb_decoder_io_input_SBready = \gpio_led.rdy ;
  assign io_sb_decoder_io_outputs_0_SBaddress = \busMaster.address ;
  assign io_sb_decoder_io_outputs_0_SBsize = 4'h4;
  assign io_sb_decoder_io_outputs_0_SBwdata = \busMaster.writeData ;
  assign io_sb_decoder_io_outputs_0_SBwrite = \busMaster.io_ctrl_write ;
  assign io_sb_decoder_io_unmapped_fired = \io_sb_decoder.decodeLogic_noHitReg ;
  assign io_uartCMD_txd = \uartCtrl_1.tx._zz_io_txd ;
  assign \rxFifo._zz_io_pop_payload  = 1'h1;
  assign \rxFifo._zz_logic_popPtr_valueNext  = { 3'h0, \rxFifo._zz_logic_popPtr_valueNext_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \rxFifo._zz_1  };
  assign \rxFifo._zz_logic_pushPtr_valueNext_1  = \rxFifo._zz_1 ;
  assign \rxFifo.clk  = clk;
  assign \rxFifo.io_flush  = 1'h0;
  assign \rxFifo.io_push_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \rxFifo.io_push_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \rxFifo.logic_popPtr_willClear  = 1'h0;
  assign \rxFifo.logic_popPtr_willIncrement  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_popping  = \rxFifo._zz_logic_popPtr_valueNext_1 ;
  assign \rxFifo.logic_pushPtr_willClear  = 1'h0;
  assign \rxFifo.logic_pushPtr_willIncrement  = \rxFifo._zz_1 ;
  assign \rxFifo.logic_pushing  = \rxFifo._zz_1 ;
  assign \rxFifo.resetn  = resetn;
  assign \serParConv.clk  = clk;
  assign \serParConv.io_outData  = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \serParConv.io_outputEnable  = 1'h1;
  assign \serParConv.resetn  = resetn;
  assign serParConv_io_outData = { \serParConv.shiftReg_3 , \serParConv.shiftReg_2 , \serParConv.shiftReg_1 , \serParConv.shiftReg_0  };
  assign \tic._zz_io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic._zz_tic_wordCounter_valueNext  = { 2'h0, \tic.tic_wordCounter_willIncrement  };
  assign \tic._zz_tic_wordCounter_valueNext_1  = \tic.tic_wordCounter_willIncrement ;
  assign \tic.clk  = clk;
  assign \tic.io_bus_busy  = \busMaster.busCtrl.busStateMachine_busyFlag ;
  assign \tic.io_bus_unmapped  = \io_sb_decoder.decodeLogic_noHitReg ;
  assign \tic.io_bus_write  = \busMaster.io_ctrl_write ;
  assign \tic.io_resp_busy  = \builder.rbFSM_busyFlag ;
  assign \tic.io_resp_respType  = \builder.io_ctrl_respType ;
  assign \tic.io_timeout_pending  = timeout_state;
  assign \tic.resetn  = resetn;
  assign \tic.tic_commandFlag  = { 1'hx, \builder.io_ctrl_respType , \busMaster.io_ctrl_write , 2'hx };
  assign \tic.tic_wantExit  = 1'h0;
  assign \tic.tic_wantKill  = 1'h0;
  assign tic_io_bus_write = \busMaster.io_ctrl_write ;
  assign tic_io_resp_respType = \builder.io_ctrl_respType ;
  assign timeout_counter_willIncrement = 1'h1;
  assign \txFifo._zz_io_pop_payload  = 1'h1;
  assign \txFifo._zz_logic_popPtr_valueNext  = { 3'h0, \txFifo._zz_logic_popPtr_valueNext_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext  = { 3'h0, \txFifo._zz_1  };
  assign \txFifo._zz_logic_pushPtr_valueNext_1  = \txFifo._zz_1 ;
  assign \txFifo.clk  = clk;
  assign \txFifo.io_flush  = 1'h0;
  assign \txFifo.io_occupancy [3:0] = \txFifo.logic_ptrDif ;
  assign \txFifo.logic_full  = \txFifo.io_occupancy [4];
  assign \txFifo.logic_popPtr_willClear  = 1'h0;
  assign \txFifo.logic_popPtr_willIncrement  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_popping  = \txFifo._zz_logic_popPtr_valueNext_1 ;
  assign \txFifo.logic_pushPtr_willClear  = 1'h0;
  assign \txFifo.logic_pushPtr_willIncrement  = \txFifo._zz_1 ;
  assign \txFifo.logic_pushing  = \txFifo._zz_1 ;
  assign \txFifo.resetn  = resetn;
  assign txFifo_io_occupancy = { \txFifo.io_occupancy [4], \txFifo.logic_ptrDif  };
  assign \uartCtrl_1.clk  = clk;
  assign \uartCtrl_1.io_config_clockDivider  = 20'h0000c;
  assign \uartCtrl_1.io_config_frame_dataLength  = 3'h7;
  assign \uartCtrl_1.io_config_frame_parity  = 2'h0;
  assign \uartCtrl_1.io_config_frame_stop  = 1'h0;
  assign \uartCtrl_1.io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.io_uart_rxd  = io_uartCMD_rxd;
  assign \uartCtrl_1.io_uart_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign \uartCtrl_1.io_writeBreak  = 1'h0;
  assign \uartCtrl_1.resetn  = resetn;
  assign \uartCtrl_1.rx._zz_sampler_value_1  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx._zz_sampler_value_2  = 1'h1;
  assign \uartCtrl_1.rx._zz_sampler_value_5  = \uartCtrl_1.rx.sampler_samples_1 ;
  assign \uartCtrl_1.rx._zz_sampler_value_6  = 1'h1;
  assign \uartCtrl_1.rx._zz_when_UartCtrlRx_l139  = 3'h0;
  assign \uartCtrl_1.rx._zz_when_UartCtrlRx_l139_1  = 1'h0;
  assign \uartCtrl_1.rx.clk  = clk;
  assign \uartCtrl_1.rx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_1.rx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_1.rx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_1.rx.io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.rx.io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.rx.io_rxd  = io_uartCMD_rxd;
  assign \uartCtrl_1.rx.io_rxd_buffercc.clk  = clk;
  assign \uartCtrl_1.rx.io_rxd_buffercc.io_dataIn  = io_uartCMD_rxd;
  assign \uartCtrl_1.rx.io_rxd_buffercc.io_dataOut  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.io_rxd_buffercc.resetn  = resetn;
  assign \uartCtrl_1.rx.io_rxd_buffercc_io_dataOut  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.io_samplingTick  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.rx.resetn  = resetn;
  assign \uartCtrl_1.rx.sampler_samples_0  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.sampler_synchroniser  = \uartCtrl_1.rx.io_rxd_buffercc.buffers_1 ;
  assign \uartCtrl_1.rx.when_UartCtrlRx_l103  = \uartCtrl_1.rx.sampler_value ;
  assign \uartCtrl_1.rx.when_UartCtrlRx_l113  = 1'h1;
  assign \uartCtrl_1.rx_io_read_payload  = \uartCtrl_1.rx.stateMachine_shifter ;
  assign \uartCtrl_1.rx_io_read_valid  = \uartCtrl_1.rx.stateMachine_validReg ;
  assign \uartCtrl_1.tx._zz_clockDivider_counter_valueNext  = { 2'h0, \uartCtrl_1.clockDivider_tickReg  };
  assign \uartCtrl_1.tx._zz_clockDivider_counter_valueNext_1  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx._zz_when_UartCtrlTx_l93  = 3'h0;
  assign \uartCtrl_1.tx._zz_when_UartCtrlTx_l93_1  = 1'h0;
  assign \uartCtrl_1.tx.clk  = clk;
  assign \uartCtrl_1.tx.clockDivider_counter_willClear  = 1'h0;
  assign \uartCtrl_1.tx.clockDivider_counter_willIncrement  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx.io_break  = 1'h0;
  assign \uartCtrl_1.tx.io_configFrame_dataLength  = 3'h7;
  assign \uartCtrl_1.tx.io_configFrame_parity  = 2'h0;
  assign \uartCtrl_1.tx.io_configFrame_stop  = 1'h0;
  assign \uartCtrl_1.tx.io_cts  = 1'h0;
  assign \uartCtrl_1.tx.io_samplingTick  = \uartCtrl_1.clockDivider_tickReg ;
  assign \uartCtrl_1.tx.io_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign \uartCtrl_1.tx.resetn  = resetn;
  assign \uartCtrl_1.tx.when_UartCtrlTx_l76  = 1'h1;
  assign \uartCtrl_1.tx_io_txd  = \uartCtrl_1.tx._zz_io_txd ;
  assign uartCtrl_1_io_read_payload = \uartCtrl_1.rx.stateMachine_shifter ;
  assign uartCtrl_1_io_read_valid = \uartCtrl_1.rx.stateMachine_validReg ;
  assign uartCtrl_1_io_uart_txd = \uartCtrl_1.tx._zz_io_txd ;
endmodule
