#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000020a8520a010 .scope module, "testbench_mult_32bit" "testbench_mult_32bit" 2 4;
 .timescale -9 -12;
P_0000020a85392680 .param/l "CLK_PERIOD" 1 2 29, +C4<00000000000000000000000000001010>;
v0000020a854ce330_0 .var "clk", 0 0;
v0000020a854cd110_0 .net "done", 0 0, v0000020a854a1840_0;  1 drivers
v0000020a854ce290_0 .var "op_a", 31 0;
v0000020a854ce790_0 .var "op_b", 31 0;
v0000020a854cc990_0 .net "product_out", 63 0, v0000020a854cc3f0_0;  1 drivers
v0000020a854cdb10_0 .var "reset", 0 0;
v0000020a854cd1b0_0 .var "signed_mode", 0 0;
v0000020a854cdcf0_0 .var "start", 0 0;
S_0000020a853f20b0 .scope module, "DUT" "mult_32bit_no_ops" 2 17, 3 3 0, S_0000020a8520a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "signed_mode";
    .port_info 4 /INPUT 32 "op_a";
    .port_info 5 /INPUT 32 "op_b";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 64 "product_out";
P_0000020a8520a1a0 .param/l "S_CALC" 0 3 112, C4<10>;
P_0000020a8520a1d8 .param/l "S_FINAL" 0 3 113, C4<11>;
P_0000020a8520a210 .param/l "S_IDLE" 0 3 110, C4<00>;
P_0000020a8520a248 .param/l "S_PREP" 0 3 111, C4<01>;
L_0000020a853c4fd0 .functor XOR 1, L_0000020a854cd7f0, L_0000020a854ce510, C4<0>, C4<0>;
L_0000020a853c5430 .functor AND 1, v0000020a854cd1b0_0, L_0000020a853c4fd0, C4<1>, C4<1>;
L_0000020a85541d80 .functor NOT 32, v0000020a854ce290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a85541990 .functor NOT 32, v0000020a854ce790_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a85540a40 .functor NOT 32, L_0000020a854d8c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020a85540500 .functor NOT 32, L_0000020a854d9410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020a8549f220_0 .var "A_high_val_to_use", 31 0;
v0000020a854a1a20_0 .var "A_reg", 63 0;
v0000020a854a1d40_0 .net "A_reg_concat", 63 0, L_0000020a854e1ed0;  1 drivers
v0000020a854a2560_0 .var "M_reg", 31 0;
v0000020a854a1b60_0 .net *"_ivl_1", 0 0, L_0000020a854cd7f0;  1 drivers
v0000020a854a1ca0_0 .net *"_ivl_25", 31 0, L_0000020a854d8c90;  1 drivers
v0000020a854a1ac0_0 .net *"_ivl_29", 31 0, L_0000020a854d9410;  1 drivers
v0000020a854a24c0_0 .net *"_ivl_3", 0 0, L_0000020a854ce510;  1 drivers
v0000020a854a1c00_0 .net *"_ivl_39", 31 0, L_0000020a854e0ad0;  1 drivers
v0000020a854a1980_0 .net *"_ivl_4", 0 0, L_0000020a853c4fd0;  1 drivers
v0000020a854a22e0_0 .net "abs_a_sum", 31 0, L_0000020a854d3dd0;  1 drivers
v0000020a854a1fc0_0 .net "abs_b_sum", 31 0, L_0000020a854d9230;  1 drivers
v0000020a854a2420_0 .net "carry_out", 0 0, L_0000020a854cefb0;  1 drivers
v0000020a854a1de0_0 .net "clk", 0 0, v0000020a854ce330_0;  1 drivers
v0000020a854a26a0_0 .var "count", 5 0;
v0000020a854a1840_0 .var "done", 0 0;
v0000020a854a1e80_0 .net "final_carry", 0 0, L_0000020a854dced0;  1 drivers
v0000020a854a2600_0 .net "final_sum_high", 31 0, L_0000020a854e11b0;  1 drivers
v0000020a854a18e0_0 .net "final_sum_low", 31 0, L_0000020a854db350;  1 drivers
v0000020a854a2380_0 .net "inv_prod_high", 31 0, L_0000020a85540500;  1 drivers
v0000020a854a2240_0 .net "inv_prod_low", 31 0, L_0000020a85540a40;  1 drivers
v0000020a854a1f20_0 .var "next_A_low_val", 31 0;
v0000020a854a2060_0 .var "next_M_val", 31 0;
v0000020a854a2100_0 .var "next_state", 1 0;
v0000020a854a21a0_0 .net "op_a", 31 0, v0000020a854ce290_0;  1 drivers
v0000020a854ce010_0 .net "op_b", 31 0, v0000020a854ce790_0;  1 drivers
v0000020a854cc3f0_0 .var "product_out", 63 0;
v0000020a854cd750_0 .net "reset", 0 0, v0000020a854cdb10_0;  1 drivers
v0000020a854ce3d0_0 .net "result_is_negative", 0 0, L_0000020a853c5430;  1 drivers
v0000020a854cc2b0_0 .var "sign_a", 0 0;
v0000020a854cc530_0 .var "sign_b", 0 0;
v0000020a854cd6b0_0 .net "signed_mode", 0 0, v0000020a854cd1b0_0;  1 drivers
v0000020a854cd570_0 .net "start", 0 0, v0000020a854cdcf0_0;  1 drivers
v0000020a854ce470_0 .var "state", 1 0;
v0000020a854cc490_0 .net "sum_partial", 31 0, L_0000020a854ce970;  1 drivers
E_0000020a85392b80 .event posedge, v0000020a854cd750_0, v0000020a854a1de0_0;
E_0000020a85391e80 .event anyedge, v0000020a854ce470_0, v0000020a854cd570_0, v0000020a854a26a0_0;
E_0000020a85392380 .event anyedge, v0000020a854a1a20_0, v0000020a854ce470_0, v0000020a8549f180_0;
E_0000020a85392940/0 .event anyedge, v0000020a854a21a0_0, v0000020a854ce010_0, v0000020a854cd6b0_0, v0000020a853e0ed0_0;
E_0000020a85392940/1 .event anyedge, v0000020a85461260_0;
E_0000020a85392940 .event/or E_0000020a85392940/0, E_0000020a85392940/1;
L_0000020a854cd7f0 .part v0000020a854ce290_0, 31, 1;
L_0000020a854ce510 .part v0000020a854ce790_0, 31, 1;
L_0000020a854cf730 .part v0000020a854a1a20_0, 32, 32;
L_0000020a854d8c90 .part v0000020a854a1a20_0, 0, 32;
L_0000020a854d9410 .part v0000020a854a1a20_0, 32, 32;
L_0000020a854e0ad0 .part v0000020a854a1a20_0, 0, 32;
L_0000020a854e1ed0 .concat [ 32 32 0 0], L_0000020a854e0ad0, v0000020a8549f220_0;
S_0000020a853f2240 .scope module, "rca_abs_a_inst" "rca_32bit" 3 51, 4 3 0, S_0000020a853f20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f2678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020a85542250 .functor BUFZ 1, L_0000020a854f2678, C4<0>, C4<0>, C4<0>;
v0000020a853e0930_0 .net *"_ivl_229", 0 0, L_0000020a85542250;  1 drivers
v0000020a853e1e70_0 .net "a", 31 0, L_0000020a85541d80;  1 drivers
L_0000020a854f2630 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a853e2550_0 .net "b", 31 0, L_0000020a854f2630;  1 drivers
v0000020a853e0e30_0 .net "c", 32 0, L_0000020a854d4730;  1 drivers
v0000020a853e0f70_0 .net "cin", 0 0, L_0000020a854f2678;  1 drivers
v0000020a853e1c90_0 .net "cout", 0 0, L_0000020a854d59f0;  1 drivers
v0000020a853e0ed0_0 .net "sum", 31 0, L_0000020a854d3dd0;  alias, 1 drivers
L_0000020a854d1ad0 .part L_0000020a85541d80, 0, 1;
L_0000020a854d3150 .part L_0000020a854f2630, 0, 1;
L_0000020a854d2750 .part L_0000020a854d4730, 0, 1;
L_0000020a854d1e90 .part L_0000020a85541d80, 1, 1;
L_0000020a854d1490 .part L_0000020a854f2630, 1, 1;
L_0000020a854d2430 .part L_0000020a854d4730, 1, 1;
L_0000020a854d1fd0 .part L_0000020a85541d80, 2, 1;
L_0000020a854d2d90 .part L_0000020a854f2630, 2, 1;
L_0000020a854d1710 .part L_0000020a854d4730, 2, 1;
L_0000020a854d26b0 .part L_0000020a85541d80, 3, 1;
L_0000020a854d1b70 .part L_0000020a854f2630, 3, 1;
L_0000020a854d1cb0 .part L_0000020a854d4730, 3, 1;
L_0000020a854d3830 .part L_0000020a85541d80, 4, 1;
L_0000020a854d1210 .part L_0000020a854f2630, 4, 1;
L_0000020a854d2bb0 .part L_0000020a854d4730, 4, 1;
L_0000020a854d2610 .part L_0000020a85541d80, 5, 1;
L_0000020a854d1c10 .part L_0000020a854f2630, 5, 1;
L_0000020a854d2250 .part L_0000020a854d4730, 5, 1;
L_0000020a854d3010 .part L_0000020a85541d80, 6, 1;
L_0000020a854d2b10 .part L_0000020a854f2630, 6, 1;
L_0000020a854d18f0 .part L_0000020a854d4730, 6, 1;
L_0000020a854d27f0 .part L_0000020a85541d80, 7, 1;
L_0000020a854d31f0 .part L_0000020a854f2630, 7, 1;
L_0000020a854d21b0 .part L_0000020a854d4730, 7, 1;
L_0000020a854d3650 .part L_0000020a85541d80, 8, 1;
L_0000020a854d2070 .part L_0000020a854f2630, 8, 1;
L_0000020a854d3290 .part L_0000020a854d4730, 8, 1;
L_0000020a854d35b0 .part L_0000020a85541d80, 9, 1;
L_0000020a854d17b0 .part L_0000020a854f2630, 9, 1;
L_0000020a854d30b0 .part L_0000020a854d4730, 9, 1;
L_0000020a854d1530 .part L_0000020a85541d80, 10, 1;
L_0000020a854d36f0 .part L_0000020a854f2630, 10, 1;
L_0000020a854d2110 .part L_0000020a854d4730, 10, 1;
L_0000020a854d29d0 .part L_0000020a85541d80, 11, 1;
L_0000020a854d3330 .part L_0000020a854f2630, 11, 1;
L_0000020a854d2890 .part L_0000020a854d4730, 11, 1;
L_0000020a854d22f0 .part L_0000020a85541d80, 12, 1;
L_0000020a854d2c50 .part L_0000020a854f2630, 12, 1;
L_0000020a854d2390 .part L_0000020a854d4730, 12, 1;
L_0000020a854d1df0 .part L_0000020a85541d80, 13, 1;
L_0000020a854d24d0 .part L_0000020a854f2630, 13, 1;
L_0000020a854d2930 .part L_0000020a854d4730, 13, 1;
L_0000020a854d2570 .part L_0000020a85541d80, 14, 1;
L_0000020a854d2a70 .part L_0000020a854f2630, 14, 1;
L_0000020a854d33d0 .part L_0000020a854d4730, 14, 1;
L_0000020a854d2cf0 .part L_0000020a85541d80, 15, 1;
L_0000020a854d3470 .part L_0000020a854f2630, 15, 1;
L_0000020a854d3510 .part L_0000020a854d4730, 15, 1;
L_0000020a854d12b0 .part L_0000020a85541d80, 16, 1;
L_0000020a854d1f30 .part L_0000020a854f2630, 16, 1;
L_0000020a854d1d50 .part L_0000020a854d4730, 16, 1;
L_0000020a854d2e30 .part L_0000020a85541d80, 17, 1;
L_0000020a854d1850 .part L_0000020a854f2630, 17, 1;
L_0000020a854d2ed0 .part L_0000020a854d4730, 17, 1;
L_0000020a854d10d0 .part L_0000020a85541d80, 18, 1;
L_0000020a854d15d0 .part L_0000020a854f2630, 18, 1;
L_0000020a854d3790 .part L_0000020a854d4730, 18, 1;
L_0000020a854d1670 .part L_0000020a85541d80, 19, 1;
L_0000020a854d2f70 .part L_0000020a854f2630, 19, 1;
L_0000020a854d1170 .part L_0000020a854d4730, 19, 1;
L_0000020a854d1350 .part L_0000020a85541d80, 20, 1;
L_0000020a854d13f0 .part L_0000020a854f2630, 20, 1;
L_0000020a854d1990 .part L_0000020a854d4730, 20, 1;
L_0000020a854d1a30 .part L_0000020a85541d80, 21, 1;
L_0000020a854d44b0 .part L_0000020a854f2630, 21, 1;
L_0000020a854d45f0 .part L_0000020a854d4730, 21, 1;
L_0000020a854d4af0 .part L_0000020a85541d80, 22, 1;
L_0000020a854d4e10 .part L_0000020a854f2630, 22, 1;
L_0000020a854d5810 .part L_0000020a854d4730, 22, 1;
L_0000020a854d4690 .part L_0000020a85541d80, 23, 1;
L_0000020a854d42d0 .part L_0000020a854f2630, 23, 1;
L_0000020a854d3b50 .part L_0000020a854d4730, 23, 1;
L_0000020a854d5270 .part L_0000020a85541d80, 24, 1;
L_0000020a854d49b0 .part L_0000020a854f2630, 24, 1;
L_0000020a854d54f0 .part L_0000020a854d4730, 24, 1;
L_0000020a854d5770 .part L_0000020a85541d80, 25, 1;
L_0000020a854d4cd0 .part L_0000020a854f2630, 25, 1;
L_0000020a854d4b90 .part L_0000020a854d4730, 25, 1;
L_0000020a854d4ff0 .part L_0000020a85541d80, 26, 1;
L_0000020a854d58b0 .part L_0000020a854f2630, 26, 1;
L_0000020a854d5450 .part L_0000020a854d4730, 26, 1;
L_0000020a854d3bf0 .part L_0000020a85541d80, 27, 1;
L_0000020a854d4370 .part L_0000020a854f2630, 27, 1;
L_0000020a854d4410 .part L_0000020a854d4730, 27, 1;
L_0000020a854d4550 .part L_0000020a85541d80, 28, 1;
L_0000020a854d3fb0 .part L_0000020a854f2630, 28, 1;
L_0000020a854d51d0 .part L_0000020a854d4730, 28, 1;
L_0000020a854d38d0 .part L_0000020a85541d80, 29, 1;
L_0000020a854d3e70 .part L_0000020a854f2630, 29, 1;
L_0000020a854d4a50 .part L_0000020a854d4730, 29, 1;
L_0000020a854d5950 .part L_0000020a85541d80, 30, 1;
L_0000020a854d3d30 .part L_0000020a854f2630, 30, 1;
L_0000020a854d56d0 .part L_0000020a854d4730, 30, 1;
L_0000020a854d4230 .part L_0000020a85541d80, 31, 1;
L_0000020a854d5bd0 .part L_0000020a854f2630, 31, 1;
L_0000020a854d4d70 .part L_0000020a854d4730, 31, 1;
LS_0000020a854d3dd0_0_0 .concat8 [ 1 1 1 1], L_0000020a854edaa0, L_0000020a854edfe0, L_0000020a854ee0c0, L_0000020a854ed2c0;
LS_0000020a854d3dd0_0_4 .concat8 [ 1 1 1 1], L_0000020a854ef860, L_0000020a854ef5c0, L_0000020a854efef0, L_0000020a854f00b0;
LS_0000020a854d3dd0_0_8 .concat8 [ 1 1 1 1], L_0000020a854eebb0, L_0000020a854f0200, L_0000020a854ee8a0, L_0000020a854efcc0;
LS_0000020a854d3dd0_0_12 .concat8 [ 1 1 1 1], L_0000020a854ef080, L_0000020a854f0f20, L_0000020a854f0cf0, L_0000020a854f0e40;
LS_0000020a854d3dd0_0_16 .concat8 [ 1 1 1 1], L_0000020a854f0900, L_0000020a854f0580, L_0000020a854eacb0, L_0000020a854e9f90;
LS_0000020a854d3dd0_0_20 .concat8 [ 1 1 1 1], L_0000020a854ea0e0, L_0000020a854eac40, L_0000020a854e9510, L_0000020a854ead90;
LS_0000020a854d3dd0_0_24 .concat8 [ 1 1 1 1], L_0000020a854e9e40, L_0000020a854ea700, L_0000020a854eaaf0, L_0000020a85542020;
LS_0000020a854d3dd0_0_28 .concat8 [ 1 1 1 1], L_0000020a85542b10, L_0000020a855432f0, L_0000020a85542410, L_0000020a85542bf0;
LS_0000020a854d3dd0_1_0 .concat8 [ 4 4 4 4], LS_0000020a854d3dd0_0_0, LS_0000020a854d3dd0_0_4, LS_0000020a854d3dd0_0_8, LS_0000020a854d3dd0_0_12;
LS_0000020a854d3dd0_1_4 .concat8 [ 4 4 4 4], LS_0000020a854d3dd0_0_16, LS_0000020a854d3dd0_0_20, LS_0000020a854d3dd0_0_24, LS_0000020a854d3dd0_0_28;
L_0000020a854d3dd0 .concat8 [ 16 16 0 0], LS_0000020a854d3dd0_1_0, LS_0000020a854d3dd0_1_4;
LS_0000020a854d4730_0_0 .concat8 [ 1 1 1 1], L_0000020a85542250, L_0000020a854edb10, L_0000020a854ee7c0, L_0000020a854ecc30;
LS_0000020a854d4730_0_4 .concat8 [ 1 1 1 1], L_0000020a854f0040, L_0000020a854ef550, L_0000020a854efe80, L_0000020a854efda0;
LS_0000020a854d4730_0_8 .concat8 [ 1 1 1 1], L_0000020a854eede0, L_0000020a854ef780, L_0000020a854f0120, L_0000020a854efc50;
LS_0000020a854d4730_0_12 .concat8 [ 1 1 1 1], L_0000020a854eed00, L_0000020a854f0430, L_0000020a854f0b30, L_0000020a854f0970;
LS_0000020a854d4730_0_16 .concat8 [ 1 1 1 1], L_0000020a854f0eb0, L_0000020a854f1070, L_0000020a854e9430, L_0000020a854e99e0;
LS_0000020a854d4730_0_20 .concat8 [ 1 1 1 1], L_0000020a854e9b30, L_0000020a854e9970, L_0000020a854e9a50, L_0000020a854ea1c0;
LS_0000020a854d4730_0_24 .concat8 [ 1 1 1 1], L_0000020a854e9820, L_0000020a854ea540, L_0000020a854eaee0, L_0000020a85542950;
LS_0000020a854d4730_0_28 .concat8 [ 1 1 1 1], L_0000020a85542a30, L_0000020a85541a70, L_0000020a85542090, L_0000020a85542cd0;
LS_0000020a854d4730_0_32 .concat8 [ 1 0 0 0], L_0000020a855428e0;
LS_0000020a854d4730_1_0 .concat8 [ 4 4 4 4], LS_0000020a854d4730_0_0, LS_0000020a854d4730_0_4, LS_0000020a854d4730_0_8, LS_0000020a854d4730_0_12;
LS_0000020a854d4730_1_4 .concat8 [ 4 4 4 4], LS_0000020a854d4730_0_16, LS_0000020a854d4730_0_20, LS_0000020a854d4730_0_24, LS_0000020a854d4730_0_28;
LS_0000020a854d4730_1_8 .concat8 [ 1 0 0 0], LS_0000020a854d4730_0_32;
L_0000020a854d4730 .concat8 [ 16 16 1 0], LS_0000020a854d4730_1_0, LS_0000020a854d4730_1_4, LS_0000020a854d4730_1_8;
L_0000020a854d59f0 .part L_0000020a854d4730, 32, 1;
S_0000020a84df3030 .scope generate, "fa_gen[0]" "fa_gen[0]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392ac0 .param/l "i" 0 4 21, +C4<00>;
S_0000020a84df31c0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a84df3030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ed3a0 .functor XOR 1, L_0000020a854d1ad0, L_0000020a854d3150, C4<0>, C4<0>;
L_0000020a854edaa0 .functor XOR 1, L_0000020a854ed3a0, L_0000020a854d2750, C4<0>, C4<0>;
L_0000020a854ece60 .functor AND 1, L_0000020a854d1ad0, L_0000020a854d3150, C4<1>, C4<1>;
L_0000020a854ee6e0 .functor AND 1, L_0000020a854d1ad0, L_0000020a854d2750, C4<1>, C4<1>;
L_0000020a854edd40 .functor OR 1, L_0000020a854ece60, L_0000020a854ee6e0, C4<0>, C4<0>;
L_0000020a854ecfb0 .functor AND 1, L_0000020a854d3150, L_0000020a854d2750, C4<1>, C4<1>;
L_0000020a854edb10 .functor OR 1, L_0000020a854edd40, L_0000020a854ecfb0, C4<0>, C4<0>;
v0000020a853e3810_0 .net *"_ivl_0", 0 0, L_0000020a854ed3a0;  1 drivers
v0000020a853e4350_0 .net *"_ivl_10", 0 0, L_0000020a854ecfb0;  1 drivers
v0000020a853e2cd0_0 .net *"_ivl_4", 0 0, L_0000020a854ece60;  1 drivers
v0000020a853e3c70_0 .net *"_ivl_6", 0 0, L_0000020a854ee6e0;  1 drivers
v0000020a853e4210_0 .net *"_ivl_8", 0 0, L_0000020a854edd40;  1 drivers
v0000020a853e2ff0_0 .net "a", 0 0, L_0000020a854d1ad0;  1 drivers
v0000020a853e2e10_0 .net "b", 0 0, L_0000020a854d3150;  1 drivers
v0000020a853e2c30_0 .net "cin", 0 0, L_0000020a854d2750;  1 drivers
v0000020a853e4a30_0 .net "cout", 0 0, L_0000020a854edb10;  1 drivers
v0000020a853e4ad0_0 .net "sum", 0 0, L_0000020a854edaa0;  1 drivers
S_0000020a853ceb90 .scope generate, "fa_gen[1]" "fa_gen[1]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392b00 .param/l "i" 0 4 21, +C4<01>;
S_0000020a853ced20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a853ceb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ed170 .functor XOR 1, L_0000020a854d1e90, L_0000020a854d1490, C4<0>, C4<0>;
L_0000020a854edfe0 .functor XOR 1, L_0000020a854ed170, L_0000020a854d2430, C4<0>, C4<0>;
L_0000020a854ee050 .functor AND 1, L_0000020a854d1e90, L_0000020a854d1490, C4<1>, C4<1>;
L_0000020a854ed1e0 .functor AND 1, L_0000020a854d1e90, L_0000020a854d2430, C4<1>, C4<1>;
L_0000020a854ee750 .functor OR 1, L_0000020a854ee050, L_0000020a854ed1e0, C4<0>, C4<0>;
L_0000020a854ed250 .functor AND 1, L_0000020a854d1490, L_0000020a854d2430, C4<1>, C4<1>;
L_0000020a854ee7c0 .functor OR 1, L_0000020a854ee750, L_0000020a854ed250, C4<0>, C4<0>;
v0000020a853e47b0_0 .net *"_ivl_0", 0 0, L_0000020a854ed170;  1 drivers
v0000020a853e4b70_0 .net *"_ivl_10", 0 0, L_0000020a854ed250;  1 drivers
v0000020a853e4710_0 .net *"_ivl_4", 0 0, L_0000020a854ee050;  1 drivers
v0000020a853e3310_0 .net *"_ivl_6", 0 0, L_0000020a854ed1e0;  1 drivers
v0000020a853e33b0_0 .net *"_ivl_8", 0 0, L_0000020a854ee750;  1 drivers
v0000020a853e3e50_0 .net "a", 0 0, L_0000020a854d1e90;  1 drivers
v0000020a853e3ef0_0 .net "b", 0 0, L_0000020a854d1490;  1 drivers
v0000020a853e40d0_0 .net "cin", 0 0, L_0000020a854d2430;  1 drivers
v0000020a853e4170_0 .net "cout", 0 0, L_0000020a854ee7c0;  1 drivers
v0000020a853e43f0_0 .net "sum", 0 0, L_0000020a854edfe0;  1 drivers
S_0000020a84dee5a0 .scope generate, "fa_gen[2]" "fa_gen[2]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392400 .param/l "i" 0 4 21, +C4<010>;
S_0000020a84dee730 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a84dee5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ecdf0 .functor XOR 1, L_0000020a854d1fd0, L_0000020a854d2d90, C4<0>, C4<0>;
L_0000020a854ee0c0 .functor XOR 1, L_0000020a854ecdf0, L_0000020a854d1710, C4<0>, C4<0>;
L_0000020a854ee1a0 .functor AND 1, L_0000020a854d1fd0, L_0000020a854d2d90, C4<1>, C4<1>;
L_0000020a854ee210 .functor AND 1, L_0000020a854d1fd0, L_0000020a854d1710, C4<1>, C4<1>;
L_0000020a854ed020 .functor OR 1, L_0000020a854ee1a0, L_0000020a854ee210, C4<0>, C4<0>;
L_0000020a854ecd10 .functor AND 1, L_0000020a854d2d90, L_0000020a854d1710, C4<1>, C4<1>;
L_0000020a854ecc30 .functor OR 1, L_0000020a854ed020, L_0000020a854ecd10, C4<0>, C4<0>;
v0000020a853e4850_0 .net *"_ivl_0", 0 0, L_0000020a854ecdf0;  1 drivers
v0000020a853e4c10_0 .net *"_ivl_10", 0 0, L_0000020a854ecd10;  1 drivers
v0000020a853e2eb0_0 .net *"_ivl_4", 0 0, L_0000020a854ee1a0;  1 drivers
v0000020a853e34f0_0 .net *"_ivl_6", 0 0, L_0000020a854ee210;  1 drivers
v0000020a853e4cb0_0 .net *"_ivl_8", 0 0, L_0000020a854ed020;  1 drivers
v0000020a853e36d0_0 .net "a", 0 0, L_0000020a854d1fd0;  1 drivers
v0000020a853e4530_0 .net "b", 0 0, L_0000020a854d2d90;  1 drivers
v0000020a853e3770_0 .net "cin", 0 0, L_0000020a854d1710;  1 drivers
v0000020a853e4d50_0 .net "cout", 0 0, L_0000020a854ecc30;  1 drivers
v0000020a853e4e90_0 .net "sum", 0 0, L_0000020a854ee0c0;  1 drivers
S_0000020a84dd5b90 .scope generate, "fa_gen[3]" "fa_gen[3]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392500 .param/l "i" 0 4 21, +C4<011>;
S_0000020a84dd5d20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a84dd5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ecd80 .functor XOR 1, L_0000020a854d26b0, L_0000020a854d1b70, C4<0>, C4<0>;
L_0000020a854ed2c0 .functor XOR 1, L_0000020a854ecd80, L_0000020a854d1cb0, C4<0>, C4<0>;
L_0000020a854ed090 .functor AND 1, L_0000020a854d26b0, L_0000020a854d1b70, C4<1>, C4<1>;
L_0000020a854ed410 .functor AND 1, L_0000020a854d26b0, L_0000020a854d1cb0, C4<1>, C4<1>;
L_0000020a854ef0f0 .functor OR 1, L_0000020a854ed090, L_0000020a854ed410, C4<0>, C4<0>;
L_0000020a854effd0 .functor AND 1, L_0000020a854d1b70, L_0000020a854d1cb0, C4<1>, C4<1>;
L_0000020a854f0040 .functor OR 1, L_0000020a854ef0f0, L_0000020a854effd0, C4<0>, C4<0>;
v0000020a853e4f30_0 .net *"_ivl_0", 0 0, L_0000020a854ecd80;  1 drivers
v0000020a853e2af0_0 .net *"_ivl_10", 0 0, L_0000020a854effd0;  1 drivers
v0000020a853e5070_0 .net *"_ivl_4", 0 0, L_0000020a854ed090;  1 drivers
v0000020a853e2b90_0 .net *"_ivl_6", 0 0, L_0000020a854ed410;  1 drivers
v0000020a853e6d30_0 .net *"_ivl_8", 0 0, L_0000020a854ef0f0;  1 drivers
v0000020a853e5ed0_0 .net "a", 0 0, L_0000020a854d26b0;  1 drivers
v0000020a853e7190_0 .net "b", 0 0, L_0000020a854d1b70;  1 drivers
v0000020a853e5e30_0 .net "cin", 0 0, L_0000020a854d1cb0;  1 drivers
v0000020a853e6790_0 .net "cout", 0 0, L_0000020a854f0040;  1 drivers
v0000020a853e70f0_0 .net "sum", 0 0, L_0000020a854ed2c0;  1 drivers
S_0000020a84da2720 .scope generate, "fa_gen[4]" "fa_gen[4]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85391e00 .param/l "i" 0 4 21, +C4<0100>;
S_0000020a84da28b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a84da2720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f0190 .functor XOR 1, L_0000020a854d3830, L_0000020a854d1210, C4<0>, C4<0>;
L_0000020a854ef860 .functor XOR 1, L_0000020a854f0190, L_0000020a854d2bb0, C4<0>, C4<0>;
L_0000020a854eeb40 .functor AND 1, L_0000020a854d3830, L_0000020a854d1210, C4<1>, C4<1>;
L_0000020a854ef9b0 .functor AND 1, L_0000020a854d3830, L_0000020a854d2bb0, C4<1>, C4<1>;
L_0000020a854ee830 .functor OR 1, L_0000020a854eeb40, L_0000020a854ef9b0, C4<0>, C4<0>;
L_0000020a854ef400 .functor AND 1, L_0000020a854d1210, L_0000020a854d2bb0, C4<1>, C4<1>;
L_0000020a854ef550 .functor OR 1, L_0000020a854ee830, L_0000020a854ef400, C4<0>, C4<0>;
v0000020a853e5890_0 .net *"_ivl_0", 0 0, L_0000020a854f0190;  1 drivers
v0000020a853e5f70_0 .net *"_ivl_10", 0 0, L_0000020a854ef400;  1 drivers
v0000020a853e6330_0 .net *"_ivl_4", 0 0, L_0000020a854eeb40;  1 drivers
v0000020a853e5390_0 .net *"_ivl_6", 0 0, L_0000020a854ef9b0;  1 drivers
v0000020a853e6010_0 .net *"_ivl_8", 0 0, L_0000020a854ee830;  1 drivers
v0000020a853e7230_0 .net "a", 0 0, L_0000020a854d3830;  1 drivers
v0000020a853e60b0_0 .net "b", 0 0, L_0000020a854d1210;  1 drivers
v0000020a853e72d0_0 .net "cin", 0 0, L_0000020a854d2bb0;  1 drivers
v0000020a853e54d0_0 .net "cout", 0 0, L_0000020a854ef550;  1 drivers
v0000020a853e7370_0 .net "sum", 0 0, L_0000020a854ef860;  1 drivers
S_0000020a85440850 .scope generate, "fa_gen[5]" "fa_gen[5]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392580 .param/l "i" 0 4 21, +C4<0101>;
S_0000020a854409e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85440850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ef4e0 .functor XOR 1, L_0000020a854d2610, L_0000020a854d1c10, C4<0>, C4<0>;
L_0000020a854ef5c0 .functor XOR 1, L_0000020a854ef4e0, L_0000020a854d2250, C4<0>, C4<0>;
L_0000020a854ef2b0 .functor AND 1, L_0000020a854d2610, L_0000020a854d1c10, C4<1>, C4<1>;
L_0000020a854ef940 .functor AND 1, L_0000020a854d2610, L_0000020a854d2250, C4<1>, C4<1>;
L_0000020a854ee9f0 .functor OR 1, L_0000020a854ef2b0, L_0000020a854ef940, C4<0>, C4<0>;
L_0000020a854efa20 .functor AND 1, L_0000020a854d1c10, L_0000020a854d2250, C4<1>, C4<1>;
L_0000020a854efe80 .functor OR 1, L_0000020a854ee9f0, L_0000020a854efa20, C4<0>, C4<0>;
v0000020a853e6f10_0 .net *"_ivl_0", 0 0, L_0000020a854ef4e0;  1 drivers
v0000020a853e6fb0_0 .net *"_ivl_10", 0 0, L_0000020a854efa20;  1 drivers
v0000020a853e7410_0 .net *"_ivl_4", 0 0, L_0000020a854ef2b0;  1 drivers
v0000020a853e7050_0 .net *"_ivl_6", 0 0, L_0000020a854ef940;  1 drivers
v0000020a853e5a70_0 .net *"_ivl_8", 0 0, L_0000020a854ee9f0;  1 drivers
v0000020a853e5930_0 .net "a", 0 0, L_0000020a854d2610;  1 drivers
v0000020a853e6c90_0 .net "b", 0 0, L_0000020a854d1c10;  1 drivers
v0000020a853e65b0_0 .net "cin", 0 0, L_0000020a854d2250;  1 drivers
v0000020a853e63d0_0 .net "cout", 0 0, L_0000020a854efe80;  1 drivers
v0000020a853e5110_0 .net "sum", 0 0, L_0000020a854ef5c0;  1 drivers
S_0000020a85440b70 .scope generate, "fa_gen[6]" "fa_gen[6]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392640 .param/l "i" 0 4 21, +C4<0110>;
S_0000020a85440d00 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85440b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854efd30 .functor XOR 1, L_0000020a854d3010, L_0000020a854d2b10, C4<0>, C4<0>;
L_0000020a854efef0 .functor XOR 1, L_0000020a854efd30, L_0000020a854d18f0, C4<0>, C4<0>;
L_0000020a854ef8d0 .functor AND 1, L_0000020a854d3010, L_0000020a854d2b10, C4<1>, C4<1>;
L_0000020a854eea60 .functor AND 1, L_0000020a854d3010, L_0000020a854d18f0, C4<1>, C4<1>;
L_0000020a854ef630 .functor OR 1, L_0000020a854ef8d0, L_0000020a854eea60, C4<0>, C4<0>;
L_0000020a854eed70 .functor AND 1, L_0000020a854d2b10, L_0000020a854d18f0, C4<1>, C4<1>;
L_0000020a854efda0 .functor OR 1, L_0000020a854ef630, L_0000020a854eed70, C4<0>, C4<0>;
v0000020a853e59d0_0 .net *"_ivl_0", 0 0, L_0000020a854efd30;  1 drivers
v0000020a853e57f0_0 .net *"_ivl_10", 0 0, L_0000020a854eed70;  1 drivers
v0000020a853e6b50_0 .net *"_ivl_4", 0 0, L_0000020a854ef8d0;  1 drivers
v0000020a853e5d90_0 .net *"_ivl_6", 0 0, L_0000020a854eea60;  1 drivers
v0000020a853e6290_0 .net *"_ivl_8", 0 0, L_0000020a854ef630;  1 drivers
v0000020a853e5b10_0 .net "a", 0 0, L_0000020a854d3010;  1 drivers
v0000020a853e6970_0 .net "b", 0 0, L_0000020a854d2b10;  1 drivers
v0000020a853e6e70_0 .net "cin", 0 0, L_0000020a854d18f0;  1 drivers
v0000020a853e6dd0_0 .net "cout", 0 0, L_0000020a854efda0;  1 drivers
v0000020a853e5570_0 .net "sum", 0 0, L_0000020a854efef0;  1 drivers
S_0000020a85441840 .scope generate, "fa_gen[7]" "fa_gen[7]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392a00 .param/l "i" 0 4 21, +C4<0111>;
S_0000020a85441520 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85441840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ef160 .functor XOR 1, L_0000020a854d27f0, L_0000020a854d31f0, C4<0>, C4<0>;
L_0000020a854f00b0 .functor XOR 1, L_0000020a854ef160, L_0000020a854d21b0, C4<0>, C4<0>;
L_0000020a854efa90 .functor AND 1, L_0000020a854d27f0, L_0000020a854d31f0, C4<1>, C4<1>;
L_0000020a854efb00 .functor AND 1, L_0000020a854d27f0, L_0000020a854d21b0, C4<1>, C4<1>;
L_0000020a854efe10 .functor OR 1, L_0000020a854efa90, L_0000020a854efb00, C4<0>, C4<0>;
L_0000020a854eead0 .functor AND 1, L_0000020a854d31f0, L_0000020a854d21b0, C4<1>, C4<1>;
L_0000020a854eede0 .functor OR 1, L_0000020a854efe10, L_0000020a854eead0, C4<0>, C4<0>;
v0000020a853e5bb0_0 .net *"_ivl_0", 0 0, L_0000020a854ef160;  1 drivers
v0000020a853e74b0_0 .net *"_ivl_10", 0 0, L_0000020a854eead0;  1 drivers
v0000020a853e7690_0 .net *"_ivl_4", 0 0, L_0000020a854efa90;  1 drivers
v0000020a853e6150_0 .net *"_ivl_6", 0 0, L_0000020a854efb00;  1 drivers
v0000020a853e7550_0 .net *"_ivl_8", 0 0, L_0000020a854efe10;  1 drivers
v0000020a853e5610_0 .net "a", 0 0, L_0000020a854d27f0;  1 drivers
v0000020a853e61f0_0 .net "b", 0 0, L_0000020a854d31f0;  1 drivers
v0000020a853e75f0_0 .net "cin", 0 0, L_0000020a854d21b0;  1 drivers
v0000020a853e7730_0 .net "cout", 0 0, L_0000020a854eede0;  1 drivers
v0000020a853e5430_0 .net "sum", 0 0, L_0000020a854f00b0;  1 drivers
S_0000020a85441200 .scope generate, "fa_gen[8]" "fa_gen[8]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85391d80 .param/l "i" 0 4 21, +C4<01000>;
S_0000020a854416b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85441200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eff60 .functor XOR 1, L_0000020a854d3650, L_0000020a854d2070, C4<0>, C4<0>;
L_0000020a854eebb0 .functor XOR 1, L_0000020a854eff60, L_0000020a854d3290, C4<0>, C4<0>;
L_0000020a854ef710 .functor AND 1, L_0000020a854d3650, L_0000020a854d2070, C4<1>, C4<1>;
L_0000020a854eec20 .functor AND 1, L_0000020a854d3650, L_0000020a854d3290, C4<1>, C4<1>;
L_0000020a854ef010 .functor OR 1, L_0000020a854ef710, L_0000020a854eec20, C4<0>, C4<0>;
L_0000020a854ef6a0 .functor AND 1, L_0000020a854d2070, L_0000020a854d3290, C4<1>, C4<1>;
L_0000020a854ef780 .functor OR 1, L_0000020a854ef010, L_0000020a854ef6a0, C4<0>, C4<0>;
v0000020a853e77d0_0 .net *"_ivl_0", 0 0, L_0000020a854eff60;  1 drivers
v0000020a853e7870_0 .net *"_ivl_10", 0 0, L_0000020a854ef6a0;  1 drivers
v0000020a853e56b0_0 .net *"_ivl_4", 0 0, L_0000020a854ef710;  1 drivers
v0000020a853e51b0_0 .net *"_ivl_6", 0 0, L_0000020a854eec20;  1 drivers
v0000020a853e5c50_0 .net *"_ivl_8", 0 0, L_0000020a854ef010;  1 drivers
v0000020a853e6a10_0 .net "a", 0 0, L_0000020a854d3650;  1 drivers
v0000020a853e5250_0 .net "b", 0 0, L_0000020a854d2070;  1 drivers
v0000020a853e5750_0 .net "cin", 0 0, L_0000020a854d3290;  1 drivers
v0000020a853e6470_0 .net "cout", 0 0, L_0000020a854ef780;  1 drivers
v0000020a853e52f0_0 .net "sum", 0 0, L_0000020a854eebb0;  1 drivers
S_0000020a85441390 .scope generate, "fa_gen[9]" "fa_gen[9]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392c00 .param/l "i" 0 4 21, +C4<01001>;
S_0000020a85441070 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85441390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ef470 .functor XOR 1, L_0000020a854d35b0, L_0000020a854d17b0, C4<0>, C4<0>;
L_0000020a854f0200 .functor XOR 1, L_0000020a854ef470, L_0000020a854d30b0, C4<0>, C4<0>;
L_0000020a854efbe0 .functor AND 1, L_0000020a854d35b0, L_0000020a854d17b0, C4<1>, C4<1>;
L_0000020a854eec90 .functor AND 1, L_0000020a854d35b0, L_0000020a854d30b0, C4<1>, C4<1>;
L_0000020a854ef7f0 .functor OR 1, L_0000020a854efbe0, L_0000020a854eec90, C4<0>, C4<0>;
L_0000020a854eef30 .functor AND 1, L_0000020a854d17b0, L_0000020a854d30b0, C4<1>, C4<1>;
L_0000020a854f0120 .functor OR 1, L_0000020a854ef7f0, L_0000020a854eef30, C4<0>, C4<0>;
v0000020a853e5cf0_0 .net *"_ivl_0", 0 0, L_0000020a854ef470;  1 drivers
v0000020a853e6510_0 .net *"_ivl_10", 0 0, L_0000020a854eef30;  1 drivers
v0000020a853e6650_0 .net *"_ivl_4", 0 0, L_0000020a854efbe0;  1 drivers
v0000020a853e6ab0_0 .net *"_ivl_6", 0 0, L_0000020a854eec90;  1 drivers
v0000020a853e66f0_0 .net *"_ivl_8", 0 0, L_0000020a854ef7f0;  1 drivers
v0000020a853e6830_0 .net "a", 0 0, L_0000020a854d35b0;  1 drivers
v0000020a853e68d0_0 .net "b", 0 0, L_0000020a854d17b0;  1 drivers
v0000020a853e6bf0_0 .net "cin", 0 0, L_0000020a854d30b0;  1 drivers
v0000020a853e8950_0 .net "cout", 0 0, L_0000020a854f0120;  1 drivers
v0000020a853e8450_0 .net "sum", 0 0, L_0000020a854f0200;  1 drivers
S_0000020a85440ee0 .scope generate, "fa_gen[10]" "fa_gen[10]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85391ec0 .param/l "i" 0 4 21, +C4<01010>;
S_0000020a854419d0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85440ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854efb70 .functor XOR 1, L_0000020a854d1530, L_0000020a854d36f0, C4<0>, C4<0>;
L_0000020a854ee8a0 .functor XOR 1, L_0000020a854efb70, L_0000020a854d2110, C4<0>, C4<0>;
L_0000020a854ef320 .functor AND 1, L_0000020a854d1530, L_0000020a854d36f0, C4<1>, C4<1>;
L_0000020a854f0270 .functor AND 1, L_0000020a854d1530, L_0000020a854d2110, C4<1>, C4<1>;
L_0000020a854ef390 .functor OR 1, L_0000020a854ef320, L_0000020a854f0270, C4<0>, C4<0>;
L_0000020a854f02e0 .functor AND 1, L_0000020a854d36f0, L_0000020a854d2110, C4<1>, C4<1>;
L_0000020a854efc50 .functor OR 1, L_0000020a854ef390, L_0000020a854f02e0, C4<0>, C4<0>;
v0000020a853e8db0_0 .net *"_ivl_0", 0 0, L_0000020a854efb70;  1 drivers
v0000020a853e89f0_0 .net *"_ivl_10", 0 0, L_0000020a854f02e0;  1 drivers
v0000020a853e8a90_0 .net *"_ivl_4", 0 0, L_0000020a854ef320;  1 drivers
v0000020a853e8b30_0 .net *"_ivl_6", 0 0, L_0000020a854f0270;  1 drivers
v0000020a853e93f0_0 .net *"_ivl_8", 0 0, L_0000020a854ef390;  1 drivers
v0000020a853e9fd0_0 .net "a", 0 0, L_0000020a854d1530;  1 drivers
v0000020a853e84f0_0 .net "b", 0 0, L_0000020a854d36f0;  1 drivers
v0000020a853e7a50_0 .net "cin", 0 0, L_0000020a854d2110;  1 drivers
v0000020a853e9490_0 .net "cout", 0 0, L_0000020a854efc50;  1 drivers
v0000020a853e7e10_0 .net "sum", 0 0, L_0000020a854ee8a0;  1 drivers
S_0000020a85441b60 .scope generate, "fa_gen[11]" "fa_gen[11]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85391f40 .param/l "i" 0 4 21, +C4<01011>;
S_0000020a85441cf0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85441b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eefa0 .functor XOR 1, L_0000020a854d29d0, L_0000020a854d3330, C4<0>, C4<0>;
L_0000020a854efcc0 .functor XOR 1, L_0000020a854eefa0, L_0000020a854d2890, C4<0>, C4<0>;
L_0000020a854f0350 .functor AND 1, L_0000020a854d29d0, L_0000020a854d3330, C4<1>, C4<1>;
L_0000020a854f03c0 .functor AND 1, L_0000020a854d29d0, L_0000020a854d2890, C4<1>, C4<1>;
L_0000020a854ee910 .functor OR 1, L_0000020a854f0350, L_0000020a854f03c0, C4<0>, C4<0>;
L_0000020a854ee980 .functor AND 1, L_0000020a854d3330, L_0000020a854d2890, C4<1>, C4<1>;
L_0000020a854eed00 .functor OR 1, L_0000020a854ee910, L_0000020a854ee980, C4<0>, C4<0>;
v0000020a853e8f90_0 .net *"_ivl_0", 0 0, L_0000020a854eefa0;  1 drivers
v0000020a853e8bd0_0 .net *"_ivl_10", 0 0, L_0000020a854ee980;  1 drivers
v0000020a853e8130_0 .net *"_ivl_4", 0 0, L_0000020a854f0350;  1 drivers
v0000020a853e97b0_0 .net *"_ivl_6", 0 0, L_0000020a854f03c0;  1 drivers
v0000020a853e7b90_0 .net *"_ivl_8", 0 0, L_0000020a854ee910;  1 drivers
v0000020a853e9030_0 .net "a", 0 0, L_0000020a854d29d0;  1 drivers
v0000020a853e9990_0 .net "b", 0 0, L_0000020a854d3330;  1 drivers
v0000020a853e86d0_0 .net "cin", 0 0, L_0000020a854d2890;  1 drivers
v0000020a853e8810_0 .net "cout", 0 0, L_0000020a854eed00;  1 drivers
v0000020a853e9d50_0 .net "sum", 0 0, L_0000020a854efcc0;  1 drivers
S_0000020a85445d90 .scope generate, "fa_gen[12]" "fa_gen[12]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85391f80 .param/l "i" 0 4 21, +C4<01100>;
S_0000020a854447b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85445d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eee50 .functor XOR 1, L_0000020a854d22f0, L_0000020a854d2c50, C4<0>, C4<0>;
L_0000020a854ef080 .functor XOR 1, L_0000020a854eee50, L_0000020a854d2390, C4<0>, C4<0>;
L_0000020a854eeec0 .functor AND 1, L_0000020a854d22f0, L_0000020a854d2c50, C4<1>, C4<1>;
L_0000020a854ef1d0 .functor AND 1, L_0000020a854d22f0, L_0000020a854d2390, C4<1>, C4<1>;
L_0000020a854ef240 .functor OR 1, L_0000020a854eeec0, L_0000020a854ef1d0, C4<0>, C4<0>;
L_0000020a854f0890 .functor AND 1, L_0000020a854d2c50, L_0000020a854d2390, C4<1>, C4<1>;
L_0000020a854f0430 .functor OR 1, L_0000020a854ef240, L_0000020a854f0890, C4<0>, C4<0>;
v0000020a853e9f30_0 .net *"_ivl_0", 0 0, L_0000020a854eee50;  1 drivers
v0000020a853e9a30_0 .net *"_ivl_10", 0 0, L_0000020a854f0890;  1 drivers
v0000020a853e7eb0_0 .net *"_ivl_4", 0 0, L_0000020a854eeec0;  1 drivers
v0000020a853e8c70_0 .net *"_ivl_6", 0 0, L_0000020a854ef1d0;  1 drivers
v0000020a853e98f0_0 .net *"_ivl_8", 0 0, L_0000020a854ef240;  1 drivers
v0000020a853e9710_0 .net "a", 0 0, L_0000020a854d22f0;  1 drivers
v0000020a853e95d0_0 .net "b", 0 0, L_0000020a854d2c50;  1 drivers
v0000020a853e9850_0 .net "cin", 0 0, L_0000020a854d2390;  1 drivers
v0000020a853e83b0_0 .net "cout", 0 0, L_0000020a854f0430;  1 drivers
v0000020a853e8d10_0 .net "sum", 0 0, L_0000020a854ef080;  1 drivers
S_0000020a85445f20 .scope generate, "fa_gen[13]" "fa_gen[13]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a853926c0 .param/l "i" 0 4 21, +C4<01101>;
S_0000020a85444620 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85445f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f10e0 .functor XOR 1, L_0000020a854d1df0, L_0000020a854d24d0, C4<0>, C4<0>;
L_0000020a854f0f20 .functor XOR 1, L_0000020a854f10e0, L_0000020a854d2930, C4<0>, C4<0>;
L_0000020a854f11c0 .functor AND 1, L_0000020a854d1df0, L_0000020a854d24d0, C4<1>, C4<1>;
L_0000020a854f0c10 .functor AND 1, L_0000020a854d1df0, L_0000020a854d2930, C4<1>, C4<1>;
L_0000020a854f0ac0 .functor OR 1, L_0000020a854f11c0, L_0000020a854f0c10, C4<0>, C4<0>;
L_0000020a854f09e0 .functor AND 1, L_0000020a854d24d0, L_0000020a854d2930, C4<1>, C4<1>;
L_0000020a854f0b30 .functor OR 1, L_0000020a854f0ac0, L_0000020a854f09e0, C4<0>, C4<0>;
v0000020a853e90d0_0 .net *"_ivl_0", 0 0, L_0000020a854f10e0;  1 drivers
v0000020a853e9170_0 .net *"_ivl_10", 0 0, L_0000020a854f09e0;  1 drivers
v0000020a853e8e50_0 .net *"_ivl_4", 0 0, L_0000020a854f11c0;  1 drivers
v0000020a853e8090_0 .net *"_ivl_6", 0 0, L_0000020a854f0c10;  1 drivers
v0000020a853e8ef0_0 .net *"_ivl_8", 0 0, L_0000020a854f0ac0;  1 drivers
v0000020a853e9ad0_0 .net "a", 0 0, L_0000020a854d1df0;  1 drivers
v0000020a853e7ff0_0 .net "b", 0 0, L_0000020a854d24d0;  1 drivers
v0000020a853e8310_0 .net "cin", 0 0, L_0000020a854d2930;  1 drivers
v0000020a853e9350_0 .net "cout", 0 0, L_0000020a854f0b30;  1 drivers
v0000020a853e9210_0 .net "sum", 0 0, L_0000020a854f0f20;  1 drivers
S_0000020a85444940 .scope generate, "fa_gen[14]" "fa_gen[14]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85391fc0 .param/l "i" 0 4 21, +C4<01110>;
S_0000020a85444f80 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85444940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f1230 .functor XOR 1, L_0000020a854d2570, L_0000020a854d2a70, C4<0>, C4<0>;
L_0000020a854f0cf0 .functor XOR 1, L_0000020a854f1230, L_0000020a854d33d0, C4<0>, C4<0>;
L_0000020a854f12a0 .functor AND 1, L_0000020a854d2570, L_0000020a854d2a70, C4<1>, C4<1>;
L_0000020a854f1150 .functor AND 1, L_0000020a854d2570, L_0000020a854d33d0, C4<1>, C4<1>;
L_0000020a854f0660 .functor OR 1, L_0000020a854f12a0, L_0000020a854f1150, C4<0>, C4<0>;
L_0000020a854f1310 .functor AND 1, L_0000020a854d2a70, L_0000020a854d33d0, C4<1>, C4<1>;
L_0000020a854f0970 .functor OR 1, L_0000020a854f0660, L_0000020a854f1310, C4<0>, C4<0>;
v0000020a853e8630_0 .net *"_ivl_0", 0 0, L_0000020a854f1230;  1 drivers
v0000020a853e9b70_0 .net *"_ivl_10", 0 0, L_0000020a854f1310;  1 drivers
v0000020a853e81d0_0 .net *"_ivl_4", 0 0, L_0000020a854f12a0;  1 drivers
v0000020a853e8270_0 .net *"_ivl_6", 0 0, L_0000020a854f1150;  1 drivers
v0000020a853e8590_0 .net *"_ivl_8", 0 0, L_0000020a854f0660;  1 drivers
v0000020a853e92b0_0 .net "a", 0 0, L_0000020a854d2570;  1 drivers
v0000020a853e7d70_0 .net "b", 0 0, L_0000020a854d2a70;  1 drivers
v0000020a853e9530_0 .net "cin", 0 0, L_0000020a854d33d0;  1 drivers
v0000020a853e8770_0 .net "cout", 0 0, L_0000020a854f0970;  1 drivers
v0000020a853e9c10_0 .net "sum", 0 0, L_0000020a854f0cf0;  1 drivers
S_0000020a85444ad0 .scope generate, "fa_gen[15]" "fa_gen[15]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392340 .param/l "i" 0 4 21, +C4<01111>;
S_0000020a85445a70 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85444ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f0a50 .functor XOR 1, L_0000020a854d2cf0, L_0000020a854d3470, C4<0>, C4<0>;
L_0000020a854f0e40 .functor XOR 1, L_0000020a854f0a50, L_0000020a854d3510, C4<0>, C4<0>;
L_0000020a854f0ba0 .functor AND 1, L_0000020a854d2cf0, L_0000020a854d3470, C4<1>, C4<1>;
L_0000020a854f0d60 .functor AND 1, L_0000020a854d2cf0, L_0000020a854d3510, C4<1>, C4<1>;
L_0000020a854f06d0 .functor OR 1, L_0000020a854f0ba0, L_0000020a854f0d60, C4<0>, C4<0>;
L_0000020a854f07b0 .functor AND 1, L_0000020a854d3470, L_0000020a854d3510, C4<1>, C4<1>;
L_0000020a854f0eb0 .functor OR 1, L_0000020a854f06d0, L_0000020a854f07b0, C4<0>, C4<0>;
v0000020a853e9670_0 .net *"_ivl_0", 0 0, L_0000020a854f0a50;  1 drivers
v0000020a853e9cb0_0 .net *"_ivl_10", 0 0, L_0000020a854f07b0;  1 drivers
v0000020a853e9df0_0 .net *"_ivl_4", 0 0, L_0000020a854f0ba0;  1 drivers
v0000020a853e9e90_0 .net *"_ivl_6", 0 0, L_0000020a854f0d60;  1 drivers
v0000020a853e79b0_0 .net *"_ivl_8", 0 0, L_0000020a854f06d0;  1 drivers
v0000020a853ea070_0 .net "a", 0 0, L_0000020a854d2cf0;  1 drivers
v0000020a853e88b0_0 .net "b", 0 0, L_0000020a854d3470;  1 drivers
v0000020a853e7910_0 .net "cin", 0 0, L_0000020a854d3510;  1 drivers
v0000020a853e7af0_0 .net "cout", 0 0, L_0000020a854f0eb0;  1 drivers
v0000020a853e7f50_0 .net "sum", 0 0, L_0000020a854f0e40;  1 drivers
S_0000020a85445c00 .scope generate, "fa_gen[16]" "fa_gen[16]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392240 .param/l "i" 0 4 21, +C4<010000>;
S_0000020a85444c60 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85445c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f0f90 .functor XOR 1, L_0000020a854d12b0, L_0000020a854d1f30, C4<0>, C4<0>;
L_0000020a854f0900 .functor XOR 1, L_0000020a854f0f90, L_0000020a854d1d50, C4<0>, C4<0>;
L_0000020a854f1000 .functor AND 1, L_0000020a854d12b0, L_0000020a854d1f30, C4<1>, C4<1>;
L_0000020a854f04a0 .functor AND 1, L_0000020a854d12b0, L_0000020a854d1d50, C4<1>, C4<1>;
L_0000020a854f0c80 .functor OR 1, L_0000020a854f1000, L_0000020a854f04a0, C4<0>, C4<0>;
L_0000020a854f0dd0 .functor AND 1, L_0000020a854d1f30, L_0000020a854d1d50, C4<1>, C4<1>;
L_0000020a854f1070 .functor OR 1, L_0000020a854f0c80, L_0000020a854f0dd0, C4<0>, C4<0>;
v0000020a853e7c30_0 .net *"_ivl_0", 0 0, L_0000020a854f0f90;  1 drivers
v0000020a853e7cd0_0 .net *"_ivl_10", 0 0, L_0000020a854f0dd0;  1 drivers
v0000020a853ebe70_0 .net *"_ivl_4", 0 0, L_0000020a854f1000;  1 drivers
v0000020a853eb010_0 .net *"_ivl_6", 0 0, L_0000020a854f04a0;  1 drivers
v0000020a853eaf70_0 .net *"_ivl_8", 0 0, L_0000020a854f0c80;  1 drivers
v0000020a853eb330_0 .net "a", 0 0, L_0000020a854d12b0;  1 drivers
v0000020a853eb650_0 .net "b", 0 0, L_0000020a854d1f30;  1 drivers
v0000020a853ea2f0_0 .net "cin", 0 0, L_0000020a854d1d50;  1 drivers
v0000020a853ea930_0 .net "cout", 0 0, L_0000020a854f1070;  1 drivers
v0000020a853ea250_0 .net "sum", 0 0, L_0000020a854f0900;  1 drivers
S_0000020a854460b0 .scope generate, "fa_gen[17]" "fa_gen[17]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85392000 .param/l "i" 0 4 21, +C4<010001>;
S_0000020a85444300 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854460b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f0510 .functor XOR 1, L_0000020a854d2e30, L_0000020a854d1850, C4<0>, C4<0>;
L_0000020a854f0580 .functor XOR 1, L_0000020a854f0510, L_0000020a854d2ed0, C4<0>, C4<0>;
L_0000020a854f05f0 .functor AND 1, L_0000020a854d2e30, L_0000020a854d1850, C4<1>, C4<1>;
L_0000020a854f0740 .functor AND 1, L_0000020a854d2e30, L_0000020a854d2ed0, C4<1>, C4<1>;
L_0000020a854f0820 .functor OR 1, L_0000020a854f05f0, L_0000020a854f0740, C4<0>, C4<0>;
L_0000020a854ea7e0 .functor AND 1, L_0000020a854d1850, L_0000020a854d2ed0, C4<1>, C4<1>;
L_0000020a854e9430 .functor OR 1, L_0000020a854f0820, L_0000020a854ea7e0, C4<0>, C4<0>;
v0000020a853eb0b0_0 .net *"_ivl_0", 0 0, L_0000020a854f0510;  1 drivers
v0000020a853ec0f0_0 .net *"_ivl_10", 0 0, L_0000020a854ea7e0;  1 drivers
v0000020a853ec190_0 .net *"_ivl_4", 0 0, L_0000020a854f05f0;  1 drivers
v0000020a853eb830_0 .net *"_ivl_6", 0 0, L_0000020a854f0740;  1 drivers
v0000020a853eb790_0 .net *"_ivl_8", 0 0, L_0000020a854f0820;  1 drivers
v0000020a853ea1b0_0 .net "a", 0 0, L_0000020a854d2e30;  1 drivers
v0000020a853ebab0_0 .net "b", 0 0, L_0000020a854d1850;  1 drivers
v0000020a853eb970_0 .net "cin", 0 0, L_0000020a854d2ed0;  1 drivers
v0000020a853eb150_0 .net "cout", 0 0, L_0000020a854e9430;  1 drivers
v0000020a853eaed0_0 .net "sum", 0 0, L_0000020a854f0580;  1 drivers
S_0000020a85444490 .scope generate, "fa_gen[18]" "fa_gen[18]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a853920c0 .param/l "i" 0 4 21, +C4<010010>;
S_0000020a85444df0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85444490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854e96d0 .functor XOR 1, L_0000020a854d10d0, L_0000020a854d15d0, C4<0>, C4<0>;
L_0000020a854eacb0 .functor XOR 1, L_0000020a854e96d0, L_0000020a854d3790, C4<0>, C4<0>;
L_0000020a854ea770 .functor AND 1, L_0000020a854d10d0, L_0000020a854d15d0, C4<1>, C4<1>;
L_0000020a854ea310 .functor AND 1, L_0000020a854d10d0, L_0000020a854d3790, C4<1>, C4<1>;
L_0000020a854e94a0 .functor OR 1, L_0000020a854ea770, L_0000020a854ea310, C4<0>, C4<0>;
L_0000020a854e9eb0 .functor AND 1, L_0000020a854d15d0, L_0000020a854d3790, C4<1>, C4<1>;
L_0000020a854e99e0 .functor OR 1, L_0000020a854e94a0, L_0000020a854e9eb0, C4<0>, C4<0>;
v0000020a853eb1f0_0 .net *"_ivl_0", 0 0, L_0000020a854e96d0;  1 drivers
v0000020a853ea4d0_0 .net *"_ivl_10", 0 0, L_0000020a854e9eb0;  1 drivers
v0000020a853eb5b0_0 .net *"_ivl_4", 0 0, L_0000020a854ea770;  1 drivers
v0000020a853eb290_0 .net *"_ivl_6", 0 0, L_0000020a854ea310;  1 drivers
v0000020a853eb3d0_0 .net *"_ivl_8", 0 0, L_0000020a854e94a0;  1 drivers
v0000020a853ec690_0 .net "a", 0 0, L_0000020a854d10d0;  1 drivers
v0000020a853ec230_0 .net "b", 0 0, L_0000020a854d15d0;  1 drivers
v0000020a853ea6b0_0 .net "cin", 0 0, L_0000020a854d3790;  1 drivers
v0000020a853ebf10_0 .net "cout", 0 0, L_0000020a854e99e0;  1 drivers
v0000020a853ebfb0_0 .net "sum", 0 0, L_0000020a854eacb0;  1 drivers
S_0000020a85445110 .scope generate, "fa_gen[19]" "fa_gen[19]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395b00 .param/l "i" 0 4 21, +C4<010011>;
S_0000020a854452a0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85445110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854e9580 .functor XOR 1, L_0000020a854d1670, L_0000020a854d2f70, C4<0>, C4<0>;
L_0000020a854e9f90 .functor XOR 1, L_0000020a854e9580, L_0000020a854d1170, C4<0>, C4<0>;
L_0000020a854e9660 .functor AND 1, L_0000020a854d1670, L_0000020a854d2f70, C4<1>, C4<1>;
L_0000020a854e9cf0 .functor AND 1, L_0000020a854d1670, L_0000020a854d1170, C4<1>, C4<1>;
L_0000020a854e9ac0 .functor OR 1, L_0000020a854e9660, L_0000020a854e9cf0, C4<0>, C4<0>;
L_0000020a854eaa80 .functor AND 1, L_0000020a854d2f70, L_0000020a854d1170, C4<1>, C4<1>;
L_0000020a854e9b30 .functor OR 1, L_0000020a854e9ac0, L_0000020a854eaa80, C4<0>, C4<0>;
v0000020a853eb6f0_0 .net *"_ivl_0", 0 0, L_0000020a854e9580;  1 drivers
v0000020a853eb470_0 .net *"_ivl_10", 0 0, L_0000020a854eaa80;  1 drivers
v0000020a853eb8d0_0 .net *"_ivl_4", 0 0, L_0000020a854e9660;  1 drivers
v0000020a853ea430_0 .net *"_ivl_6", 0 0, L_0000020a854e9cf0;  1 drivers
v0000020a853eb510_0 .net *"_ivl_8", 0 0, L_0000020a854e9ac0;  1 drivers
v0000020a853ebc90_0 .net "a", 0 0, L_0000020a854d1670;  1 drivers
v0000020a853ebd30_0 .net "b", 0 0, L_0000020a854d2f70;  1 drivers
v0000020a853eba10_0 .net "cin", 0 0, L_0000020a854d1170;  1 drivers
v0000020a853ebb50_0 .net "cout", 0 0, L_0000020a854e9b30;  1 drivers
v0000020a853ea570_0 .net "sum", 0 0, L_0000020a854e9f90;  1 drivers
S_0000020a85445430 .scope generate, "fa_gen[20]" "fa_gen[20]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395740 .param/l "i" 0 4 21, +C4<010100>;
S_0000020a854458e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85445430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ea850 .functor XOR 1, L_0000020a854d1350, L_0000020a854d13f0, C4<0>, C4<0>;
L_0000020a854ea0e0 .functor XOR 1, L_0000020a854ea850, L_0000020a854d1990, C4<0>, C4<0>;
L_0000020a854ea8c0 .functor AND 1, L_0000020a854d1350, L_0000020a854d13f0, C4<1>, C4<1>;
L_0000020a854e9ba0 .functor AND 1, L_0000020a854d1350, L_0000020a854d1990, C4<1>, C4<1>;
L_0000020a854eabd0 .functor OR 1, L_0000020a854ea8c0, L_0000020a854e9ba0, C4<0>, C4<0>;
L_0000020a854ea930 .functor AND 1, L_0000020a854d13f0, L_0000020a854d1990, C4<1>, C4<1>;
L_0000020a854e9970 .functor OR 1, L_0000020a854eabd0, L_0000020a854ea930, C4<0>, C4<0>;
v0000020a853ea390_0 .net *"_ivl_0", 0 0, L_0000020a854ea850;  1 drivers
v0000020a853ebbf0_0 .net *"_ivl_10", 0 0, L_0000020a854ea930;  1 drivers
v0000020a853eac50_0 .net *"_ivl_4", 0 0, L_0000020a854ea8c0;  1 drivers
v0000020a853ec410_0 .net *"_ivl_6", 0 0, L_0000020a854e9ba0;  1 drivers
v0000020a853ebdd0_0 .net *"_ivl_8", 0 0, L_0000020a854eabd0;  1 drivers
v0000020a853ec050_0 .net "a", 0 0, L_0000020a854d1350;  1 drivers
v0000020a853ec730_0 .net "b", 0 0, L_0000020a854d13f0;  1 drivers
v0000020a853ea9d0_0 .net "cin", 0 0, L_0000020a854d1990;  1 drivers
v0000020a853ec2d0_0 .net "cout", 0 0, L_0000020a854e9970;  1 drivers
v0000020a853eab10_0 .net "sum", 0 0, L_0000020a854ea0e0;  1 drivers
S_0000020a854455c0 .scope generate, "fa_gen[21]" "fa_gen[21]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a853950c0 .param/l "i" 0 4 21, +C4<010101>;
S_0000020a85445750 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854455c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854e9d60 .functor XOR 1, L_0000020a854d1a30, L_0000020a854d44b0, C4<0>, C4<0>;
L_0000020a854eac40 .functor XOR 1, L_0000020a854e9d60, L_0000020a854d45f0, C4<0>, C4<0>;
L_0000020a854ea5b0 .functor AND 1, L_0000020a854d1a30, L_0000020a854d44b0, C4<1>, C4<1>;
L_0000020a854ea620 .functor AND 1, L_0000020a854d1a30, L_0000020a854d45f0, C4<1>, C4<1>;
L_0000020a854ea9a0 .functor OR 1, L_0000020a854ea5b0, L_0000020a854ea620, C4<0>, C4<0>;
L_0000020a854e95f0 .functor AND 1, L_0000020a854d44b0, L_0000020a854d45f0, C4<1>, C4<1>;
L_0000020a854e9a50 .functor OR 1, L_0000020a854ea9a0, L_0000020a854e95f0, C4<0>, C4<0>;
v0000020a853ea610_0 .net *"_ivl_0", 0 0, L_0000020a854e9d60;  1 drivers
v0000020a853ec4b0_0 .net *"_ivl_10", 0 0, L_0000020a854e95f0;  1 drivers
v0000020a853ec370_0 .net *"_ivl_4", 0 0, L_0000020a854ea5b0;  1 drivers
v0000020a853ec550_0 .net *"_ivl_6", 0 0, L_0000020a854ea620;  1 drivers
v0000020a853ea750_0 .net *"_ivl_8", 0 0, L_0000020a854ea9a0;  1 drivers
v0000020a853ec5f0_0 .net "a", 0 0, L_0000020a854d1a30;  1 drivers
v0000020a853eacf0_0 .net "b", 0 0, L_0000020a854d44b0;  1 drivers
v0000020a853ec7d0_0 .net "cin", 0 0, L_0000020a854d45f0;  1 drivers
v0000020a853ec870_0 .net "cout", 0 0, L_0000020a854e9a50;  1 drivers
v0000020a853ea110_0 .net "sum", 0 0, L_0000020a854eac40;  1 drivers
S_0000020a8544f2c0 .scope generate, "fa_gen[22]" "fa_gen[22]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a853951c0 .param/l "i" 0 4 21, +C4<010110>;
S_0000020a8544e640 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ea000 .functor XOR 1, L_0000020a854d4af0, L_0000020a854d4e10, C4<0>, C4<0>;
L_0000020a854e9510 .functor XOR 1, L_0000020a854ea000, L_0000020a854d5810, C4<0>, C4<0>;
L_0000020a854ea070 .functor AND 1, L_0000020a854d4af0, L_0000020a854d4e10, C4<1>, C4<1>;
L_0000020a854ead20 .functor AND 1, L_0000020a854d4af0, L_0000020a854d5810, C4<1>, C4<1>;
L_0000020a854e9740 .functor OR 1, L_0000020a854ea070, L_0000020a854ead20, C4<0>, C4<0>;
L_0000020a854ea150 .functor AND 1, L_0000020a854d4e10, L_0000020a854d5810, C4<1>, C4<1>;
L_0000020a854ea1c0 .functor OR 1, L_0000020a854e9740, L_0000020a854ea150, C4<0>, C4<0>;
v0000020a853eaa70_0 .net *"_ivl_0", 0 0, L_0000020a854ea000;  1 drivers
v0000020a853ea890_0 .net *"_ivl_10", 0 0, L_0000020a854ea150;  1 drivers
v0000020a853ea7f0_0 .net *"_ivl_4", 0 0, L_0000020a854ea070;  1 drivers
v0000020a853eabb0_0 .net *"_ivl_6", 0 0, L_0000020a854ead20;  1 drivers
v0000020a853ead90_0 .net *"_ivl_8", 0 0, L_0000020a854e9740;  1 drivers
v0000020a853eae30_0 .net "a", 0 0, L_0000020a854d4af0;  1 drivers
v0000020a853edef0_0 .net "b", 0 0, L_0000020a854d4e10;  1 drivers
v0000020a853ed950_0 .net "cin", 0 0, L_0000020a854d5810;  1 drivers
v0000020a853edf90_0 .net "cout", 0 0, L_0000020a854ea1c0;  1 drivers
v0000020a853ed810_0 .net "sum", 0 0, L_0000020a854e9510;  1 drivers
S_0000020a8544fa90 .scope generate, "fa_gen[23]" "fa_gen[23]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395800 .param/l "i" 0 4 21, +C4<010111>;
S_0000020a8544ec80 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544fa90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854e9dd0 .functor XOR 1, L_0000020a854d4690, L_0000020a854d42d0, C4<0>, C4<0>;
L_0000020a854ead90 .functor XOR 1, L_0000020a854e9dd0, L_0000020a854d3b50, C4<0>, C4<0>;
L_0000020a854ea380 .functor AND 1, L_0000020a854d4690, L_0000020a854d42d0, C4<1>, C4<1>;
L_0000020a854eae70 .functor AND 1, L_0000020a854d4690, L_0000020a854d3b50, C4<1>, C4<1>;
L_0000020a854e9f20 .functor OR 1, L_0000020a854ea380, L_0000020a854eae70, C4<0>, C4<0>;
L_0000020a854e97b0 .functor AND 1, L_0000020a854d42d0, L_0000020a854d3b50, C4<1>, C4<1>;
L_0000020a854e9820 .functor OR 1, L_0000020a854e9f20, L_0000020a854e97b0, C4<0>, C4<0>;
v0000020a853ed1d0_0 .net *"_ivl_0", 0 0, L_0000020a854e9dd0;  1 drivers
v0000020a853ee170_0 .net *"_ivl_10", 0 0, L_0000020a854e97b0;  1 drivers
v0000020a853ee530_0 .net *"_ivl_4", 0 0, L_0000020a854ea380;  1 drivers
v0000020a853ee2b0_0 .net *"_ivl_6", 0 0, L_0000020a854eae70;  1 drivers
v0000020a853ed310_0 .net *"_ivl_8", 0 0, L_0000020a854e9f20;  1 drivers
v0000020a853ed4f0_0 .net "a", 0 0, L_0000020a854d4690;  1 drivers
v0000020a853ece10_0 .net "b", 0 0, L_0000020a854d42d0;  1 drivers
v0000020a853ee210_0 .net "cin", 0 0, L_0000020a854d3b50;  1 drivers
v0000020a853ed630_0 .net "cout", 0 0, L_0000020a854e9820;  1 drivers
v0000020a853ee7b0_0 .net "sum", 0 0, L_0000020a854ead90;  1 drivers
S_0000020a8544f770 .scope generate, "fa_gen[24]" "fa_gen[24]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395a80 .param/l "i" 0 4 21, +C4<011000>;
S_0000020a8544e4b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544f770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ea230 .functor XOR 1, L_0000020a854d5270, L_0000020a854d49b0, C4<0>, C4<0>;
L_0000020a854e9e40 .functor XOR 1, L_0000020a854ea230, L_0000020a854d54f0, C4<0>, C4<0>;
L_0000020a854ea690 .functor AND 1, L_0000020a854d5270, L_0000020a854d49b0, C4<1>, C4<1>;
L_0000020a854ea2a0 .functor AND 1, L_0000020a854d5270, L_0000020a854d54f0, C4<1>, C4<1>;
L_0000020a854eae00 .functor OR 1, L_0000020a854ea690, L_0000020a854ea2a0, C4<0>, C4<0>;
L_0000020a854e9890 .functor AND 1, L_0000020a854d49b0, L_0000020a854d54f0, C4<1>, C4<1>;
L_0000020a854ea540 .functor OR 1, L_0000020a854eae00, L_0000020a854e9890, C4<0>, C4<0>;
v0000020a853ede50_0 .net *"_ivl_0", 0 0, L_0000020a854ea230;  1 drivers
v0000020a853eefd0_0 .net *"_ivl_10", 0 0, L_0000020a854e9890;  1 drivers
v0000020a853edbd0_0 .net *"_ivl_4", 0 0, L_0000020a854ea690;  1 drivers
v0000020a853ed270_0 .net *"_ivl_6", 0 0, L_0000020a854ea2a0;  1 drivers
v0000020a853ed3b0_0 .net *"_ivl_8", 0 0, L_0000020a854eae00;  1 drivers
v0000020a853ed6d0_0 .net "a", 0 0, L_0000020a854d5270;  1 drivers
v0000020a853ed450_0 .net "b", 0 0, L_0000020a854d49b0;  1 drivers
v0000020a853eca50_0 .net "cin", 0 0, L_0000020a854d54f0;  1 drivers
v0000020a853ef070_0 .net "cout", 0 0, L_0000020a854ea540;  1 drivers
v0000020a853ed590_0 .net "sum", 0 0, L_0000020a854e9e40;  1 drivers
S_0000020a8544e320 .scope generate, "fa_gen[25]" "fa_gen[25]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395840 .param/l "i" 0 4 21, +C4<011001>;
S_0000020a8544f900 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544e320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ea3f0 .functor XOR 1, L_0000020a854d5770, L_0000020a854d4cd0, C4<0>, C4<0>;
L_0000020a854ea700 .functor XOR 1, L_0000020a854ea3f0, L_0000020a854d4b90, C4<0>, C4<0>;
L_0000020a854e9c10 .functor AND 1, L_0000020a854d5770, L_0000020a854d4cd0, C4<1>, C4<1>;
L_0000020a854eaa10 .functor AND 1, L_0000020a854d5770, L_0000020a854d4b90, C4<1>, C4<1>;
L_0000020a854e9900 .functor OR 1, L_0000020a854e9c10, L_0000020a854eaa10, C4<0>, C4<0>;
L_0000020a854ea460 .functor AND 1, L_0000020a854d4cd0, L_0000020a854d4b90, C4<1>, C4<1>;
L_0000020a854eaee0 .functor OR 1, L_0000020a854e9900, L_0000020a854ea460, C4<0>, C4<0>;
v0000020a853eddb0_0 .net *"_ivl_0", 0 0, L_0000020a854ea3f0;  1 drivers
v0000020a853ed9f0_0 .net *"_ivl_10", 0 0, L_0000020a854ea460;  1 drivers
v0000020a853eda90_0 .net *"_ivl_4", 0 0, L_0000020a854e9c10;  1 drivers
v0000020a853edb30_0 .net *"_ivl_6", 0 0, L_0000020a854eaa10;  1 drivers
v0000020a853ee3f0_0 .net *"_ivl_8", 0 0, L_0000020a854e9900;  1 drivers
v0000020a853ec910_0 .net "a", 0 0, L_0000020a854d5770;  1 drivers
v0000020a853ed770_0 .net "b", 0 0, L_0000020a854d4cd0;  1 drivers
v0000020a853ecaf0_0 .net "cin", 0 0, L_0000020a854d4b90;  1 drivers
v0000020a853ee490_0 .net "cout", 0 0, L_0000020a854eaee0;  1 drivers
v0000020a853eceb0_0 .net "sum", 0 0, L_0000020a854ea700;  1 drivers
S_0000020a8544e7d0 .scope generate, "fa_gen[26]" "fa_gen[26]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85394f00 .param/l "i" 0 4 21, +C4<011010>;
S_0000020a8544f5e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544e7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ea4d0 .functor XOR 1, L_0000020a854d4ff0, L_0000020a854d58b0, C4<0>, C4<0>;
L_0000020a854eaaf0 .functor XOR 1, L_0000020a854ea4d0, L_0000020a854d5450, C4<0>, C4<0>;
L_0000020a854eab60 .functor AND 1, L_0000020a854d4ff0, L_0000020a854d58b0, C4<1>, C4<1>;
L_0000020a854eaf50 .functor AND 1, L_0000020a854d4ff0, L_0000020a854d5450, C4<1>, C4<1>;
L_0000020a854eafc0 .functor OR 1, L_0000020a854eab60, L_0000020a854eaf50, C4<0>, C4<0>;
L_0000020a854e9c80 .functor AND 1, L_0000020a854d58b0, L_0000020a854d5450, C4<1>, C4<1>;
L_0000020a85542950 .functor OR 1, L_0000020a854eafc0, L_0000020a854e9c80, C4<0>, C4<0>;
v0000020a853ee030_0 .net *"_ivl_0", 0 0, L_0000020a854ea4d0;  1 drivers
v0000020a853edc70_0 .net *"_ivl_10", 0 0, L_0000020a854e9c80;  1 drivers
v0000020a853ed130_0 .net *"_ivl_4", 0 0, L_0000020a854eab60;  1 drivers
v0000020a853ee850_0 .net *"_ivl_6", 0 0, L_0000020a854eaf50;  1 drivers
v0000020a853ecb90_0 .net *"_ivl_8", 0 0, L_0000020a854eafc0;  1 drivers
v0000020a853ee0d0_0 .net "a", 0 0, L_0000020a854d4ff0;  1 drivers
v0000020a853ee990_0 .net "b", 0 0, L_0000020a854d58b0;  1 drivers
v0000020a853ed8b0_0 .net "cin", 0 0, L_0000020a854d5450;  1 drivers
v0000020a853edd10_0 .net "cout", 0 0, L_0000020a85542950;  1 drivers
v0000020a853eed50_0 .net "sum", 0 0, L_0000020a854eaaf0;  1 drivers
S_0000020a8544eaf0 .scope generate, "fa_gen[27]" "fa_gen[27]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395b40 .param/l "i" 0 4 21, +C4<011011>;
S_0000020a8544f450 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855423a0 .functor XOR 1, L_0000020a854d3bf0, L_0000020a854d4370, C4<0>, C4<0>;
L_0000020a85542020 .functor XOR 1, L_0000020a855423a0, L_0000020a854d4410, C4<0>, C4<0>;
L_0000020a85542aa0 .functor AND 1, L_0000020a854d3bf0, L_0000020a854d4370, C4<1>, C4<1>;
L_0000020a85542640 .functor AND 1, L_0000020a854d3bf0, L_0000020a854d4410, C4<1>, C4<1>;
L_0000020a85541f40 .functor OR 1, L_0000020a85542aa0, L_0000020a85542640, C4<0>, C4<0>;
L_0000020a855429c0 .functor AND 1, L_0000020a854d4370, L_0000020a854d4410, C4<1>, C4<1>;
L_0000020a85542a30 .functor OR 1, L_0000020a85541f40, L_0000020a855429c0, C4<0>, C4<0>;
v0000020a853ecc30_0 .net *"_ivl_0", 0 0, L_0000020a855423a0;  1 drivers
v0000020a853ee350_0 .net *"_ivl_10", 0 0, L_0000020a855429c0;  1 drivers
v0000020a853ee5d0_0 .net *"_ivl_4", 0 0, L_0000020a85542aa0;  1 drivers
v0000020a853ee670_0 .net *"_ivl_6", 0 0, L_0000020a85542640;  1 drivers
v0000020a853ee710_0 .net *"_ivl_8", 0 0, L_0000020a85541f40;  1 drivers
v0000020a853ee8f0_0 .net "a", 0 0, L_0000020a854d3bf0;  1 drivers
v0000020a853eea30_0 .net "b", 0 0, L_0000020a854d4370;  1 drivers
v0000020a853eead0_0 .net "cin", 0 0, L_0000020a854d4410;  1 drivers
v0000020a853eeb70_0 .net "cout", 0 0, L_0000020a85542a30;  1 drivers
v0000020a853eec10_0 .net "sum", 0 0, L_0000020a85542020;  1 drivers
S_0000020a8544efa0 .scope generate, "fa_gen[28]" "fa_gen[28]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395080 .param/l "i" 0 4 21, +C4<011100>;
S_0000020a8544fc20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85543440 .functor XOR 1, L_0000020a854d4550, L_0000020a854d3fb0, C4<0>, C4<0>;
L_0000020a85542b10 .functor XOR 1, L_0000020a85543440, L_0000020a854d51d0, C4<0>, C4<0>;
L_0000020a85542e20 .functor AND 1, L_0000020a854d4550, L_0000020a854d3fb0, C4<1>, C4<1>;
L_0000020a855426b0 .functor AND 1, L_0000020a854d4550, L_0000020a854d51d0, C4<1>, C4<1>;
L_0000020a855434b0 .functor OR 1, L_0000020a85542e20, L_0000020a855426b0, C4<0>, C4<0>;
L_0000020a85542e90 .functor AND 1, L_0000020a854d3fb0, L_0000020a854d51d0, C4<1>, C4<1>;
L_0000020a85541a70 .functor OR 1, L_0000020a855434b0, L_0000020a85542e90, C4<0>, C4<0>;
v0000020a853ec9b0_0 .net *"_ivl_0", 0 0, L_0000020a85543440;  1 drivers
v0000020a853eecb0_0 .net *"_ivl_10", 0 0, L_0000020a85542e90;  1 drivers
v0000020a853eedf0_0 .net *"_ivl_4", 0 0, L_0000020a85542e20;  1 drivers
v0000020a853eee90_0 .net *"_ivl_6", 0 0, L_0000020a855426b0;  1 drivers
v0000020a853eef30_0 .net *"_ivl_8", 0 0, L_0000020a855434b0;  1 drivers
v0000020a853eccd0_0 .net "a", 0 0, L_0000020a854d4550;  1 drivers
v0000020a853ecd70_0 .net "b", 0 0, L_0000020a854d3fb0;  1 drivers
v0000020a853ecf50_0 .net "cin", 0 0, L_0000020a854d51d0;  1 drivers
v0000020a853ecff0_0 .net "cout", 0 0, L_0000020a85541a70;  1 drivers
v0000020a853ed090_0 .net "sum", 0 0, L_0000020a85542b10;  1 drivers
S_0000020a8544ff40 .scope generate, "fa_gen[29]" "fa_gen[29]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395780 .param/l "i" 0 4 21, +C4<011101>;
S_0000020a854500d0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544ff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85541d10 .functor XOR 1, L_0000020a854d38d0, L_0000020a854d3e70, C4<0>, C4<0>;
L_0000020a855432f0 .functor XOR 1, L_0000020a85541d10, L_0000020a854d4a50, C4<0>, C4<0>;
L_0000020a85542db0 .functor AND 1, L_0000020a854d38d0, L_0000020a854d3e70, C4<1>, C4<1>;
L_0000020a85542b80 .functor AND 1, L_0000020a854d38d0, L_0000020a854d4a50, C4<1>, C4<1>;
L_0000020a85541ae0 .functor OR 1, L_0000020a85542db0, L_0000020a85542b80, C4<0>, C4<0>;
L_0000020a855424f0 .functor AND 1, L_0000020a854d3e70, L_0000020a854d4a50, C4<1>, C4<1>;
L_0000020a85542090 .functor OR 1, L_0000020a85541ae0, L_0000020a855424f0, C4<0>, C4<0>;
v0000020a853ef2f0_0 .net *"_ivl_0", 0 0, L_0000020a85541d10;  1 drivers
v0000020a853ef610_0 .net *"_ivl_10", 0 0, L_0000020a855424f0;  1 drivers
v0000020a853ef390_0 .net *"_ivl_4", 0 0, L_0000020a85542db0;  1 drivers
v0000020a853ef6b0_0 .net *"_ivl_6", 0 0, L_0000020a85542b80;  1 drivers
v0000020a853efc50_0 .net *"_ivl_8", 0 0, L_0000020a85541ae0;  1 drivers
v0000020a853ef430_0 .net "a", 0 0, L_0000020a854d38d0;  1 drivers
v0000020a853efcf0_0 .net "b", 0 0, L_0000020a854d3e70;  1 drivers
v0000020a853efb10_0 .net "cin", 0 0, L_0000020a854d4a50;  1 drivers
v0000020a853ef110_0 .net "cout", 0 0, L_0000020a85542090;  1 drivers
v0000020a853efbb0_0 .net "sum", 0 0, L_0000020a855432f0;  1 drivers
S_0000020a8544e960 .scope generate, "fa_gen[30]" "fa_gen[30]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395d00 .param/l "i" 0 4 21, +C4<011110>;
S_0000020a8544fdb0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85543360 .functor XOR 1, L_0000020a854d5950, L_0000020a854d3d30, C4<0>, C4<0>;
L_0000020a85542410 .functor XOR 1, L_0000020a85543360, L_0000020a854d56d0, C4<0>, C4<0>;
L_0000020a85543520 .functor AND 1, L_0000020a854d5950, L_0000020a854d3d30, C4<1>, C4<1>;
L_0000020a85541c30 .functor AND 1, L_0000020a854d5950, L_0000020a854d56d0, C4<1>, C4<1>;
L_0000020a85542f00 .functor OR 1, L_0000020a85543520, L_0000020a85541c30, C4<0>, C4<0>;
L_0000020a85543210 .functor AND 1, L_0000020a854d3d30, L_0000020a854d56d0, C4<1>, C4<1>;
L_0000020a85542cd0 .functor OR 1, L_0000020a85542f00, L_0000020a85543210, C4<0>, C4<0>;
v0000020a853ef250_0 .net *"_ivl_0", 0 0, L_0000020a85543360;  1 drivers
v0000020a853eff70_0 .net *"_ivl_10", 0 0, L_0000020a85543210;  1 drivers
v0000020a853efd90_0 .net *"_ivl_4", 0 0, L_0000020a85543520;  1 drivers
v0000020a853ef890_0 .net *"_ivl_6", 0 0, L_0000020a85541c30;  1 drivers
v0000020a853efe30_0 .net *"_ivl_8", 0 0, L_0000020a85542f00;  1 drivers
v0000020a853efed0_0 .net "a", 0 0, L_0000020a854d5950;  1 drivers
v0000020a853ef1b0_0 .net "b", 0 0, L_0000020a854d3d30;  1 drivers
v0000020a853ef4d0_0 .net "cin", 0 0, L_0000020a854d56d0;  1 drivers
v0000020a853ef930_0 .net "cout", 0 0, L_0000020a85542cd0;  1 drivers
v0000020a853ef570_0 .net "sum", 0 0, L_0000020a85542410;  1 drivers
S_0000020a8544ee10 .scope generate, "fa_gen[31]" "fa_gen[31]" 4 21, 4 21 0, S_0000020a853f2240;
 .timescale 0 0;
P_0000020a85395480 .param/l "i" 0 4 21, +C4<011111>;
S_0000020a8544f130 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8544ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85541df0 .functor XOR 1, L_0000020a854d4230, L_0000020a854d5bd0, C4<0>, C4<0>;
L_0000020a85542bf0 .functor XOR 1, L_0000020a85541df0, L_0000020a854d4d70, C4<0>, C4<0>;
L_0000020a85542790 .functor AND 1, L_0000020a854d4230, L_0000020a854d5bd0, C4<1>, C4<1>;
L_0000020a85541ed0 .functor AND 1, L_0000020a854d4230, L_0000020a854d4d70, C4<1>, C4<1>;
L_0000020a85542800 .functor OR 1, L_0000020a85542790, L_0000020a85541ed0, C4<0>, C4<0>;
L_0000020a85542560 .functor AND 1, L_0000020a854d5bd0, L_0000020a854d4d70, C4<1>, C4<1>;
L_0000020a855428e0 .functor OR 1, L_0000020a85542800, L_0000020a85542560, C4<0>, C4<0>;
v0000020a853ef750_0 .net *"_ivl_0", 0 0, L_0000020a85541df0;  1 drivers
v0000020a853ef7f0_0 .net *"_ivl_10", 0 0, L_0000020a85542560;  1 drivers
v0000020a853ef9d0_0 .net *"_ivl_4", 0 0, L_0000020a85542790;  1 drivers
v0000020a853efa70_0 .net *"_ivl_6", 0 0, L_0000020a85541ed0;  1 drivers
v0000020a853e13d0_0 .net *"_ivl_8", 0 0, L_0000020a85542800;  1 drivers
v0000020a853e20f0_0 .net "a", 0 0, L_0000020a854d4230;  1 drivers
v0000020a853e07f0_0 .net "b", 0 0, L_0000020a854d5bd0;  1 drivers
v0000020a853e0b10_0 .net "cin", 0 0, L_0000020a854d4d70;  1 drivers
v0000020a853e1b50_0 .net "cout", 0 0, L_0000020a855428e0;  1 drivers
v0000020a853e15b0_0 .net "sum", 0 0, L_0000020a85542bf0;  1 drivers
S_0000020a85450970 .scope module, "rca_abs_b_inst" "rca_32bit" 3 56, 4 3 0, S_0000020a853f20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f2708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020a855406c0 .functor BUFZ 1, L_0000020a854f2708, C4<0>, C4<0>, C4<0>;
v0000020a85462840_0 .net *"_ivl_229", 0 0, L_0000020a855406c0;  1 drivers
v0000020a85462de0_0 .net "a", 31 0, L_0000020a85541990;  1 drivers
L_0000020a854f26c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a85461bc0_0 .net "b", 31 0, L_0000020a854f26c0;  1 drivers
v0000020a854628e0_0 .net "c", 32 0, L_0000020a854daa90;  1 drivers
v0000020a85462a20_0 .net "cin", 0 0, L_0000020a854f2708;  1 drivers
v0000020a85462e80_0 .net "cout", 0 0, L_0000020a854da1d0;  1 drivers
v0000020a85461260_0 .net "sum", 31 0, L_0000020a854d9230;  alias, 1 drivers
L_0000020a854d3c90 .part L_0000020a85541990, 0, 1;
L_0000020a854d4c30 .part L_0000020a854f26c0, 0, 1;
L_0000020a854d3f10 .part L_0000020a854daa90, 0, 1;
L_0000020a854d4050 .part L_0000020a85541990, 1, 1;
L_0000020a854d5090 .part L_0000020a854f26c0, 1, 1;
L_0000020a854d4910 .part L_0000020a854daa90, 1, 1;
L_0000020a854d5a90 .part L_0000020a85541990, 2, 1;
L_0000020a854d40f0 .part L_0000020a854f26c0, 2, 1;
L_0000020a854d4190 .part L_0000020a854daa90, 2, 1;
L_0000020a854d47d0 .part L_0000020a85541990, 3, 1;
L_0000020a854d5c70 .part L_0000020a854f26c0, 3, 1;
L_0000020a854d5b30 .part L_0000020a854daa90, 3, 1;
L_0000020a854d4870 .part L_0000020a85541990, 4, 1;
L_0000020a854d4eb0 .part L_0000020a854f26c0, 4, 1;
L_0000020a854d4f50 .part L_0000020a854daa90, 4, 1;
L_0000020a854d5130 .part L_0000020a85541990, 5, 1;
L_0000020a854d3970 .part L_0000020a854f26c0, 5, 1;
L_0000020a854d5310 .part L_0000020a854daa90, 5, 1;
L_0000020a854d5590 .part L_0000020a85541990, 6, 1;
L_0000020a854d53b0 .part L_0000020a854f26c0, 6, 1;
L_0000020a854d5d10 .part L_0000020a854daa90, 6, 1;
L_0000020a854d5630 .part L_0000020a85541990, 7, 1;
L_0000020a854d5db0 .part L_0000020a854f26c0, 7, 1;
L_0000020a854d5e50 .part L_0000020a854daa90, 7, 1;
L_0000020a854d5ef0 .part L_0000020a85541990, 8, 1;
L_0000020a854d5f90 .part L_0000020a854f26c0, 8, 1;
L_0000020a854d3ab0 .part L_0000020a854daa90, 8, 1;
L_0000020a854d6030 .part L_0000020a85541990, 9, 1;
L_0000020a854d3a10 .part L_0000020a854f26c0, 9, 1;
L_0000020a854d85b0 .part L_0000020a854daa90, 9, 1;
L_0000020a854d6d50 .part L_0000020a85541990, 10, 1;
L_0000020a854d7f70 .part L_0000020a854f26c0, 10, 1;
L_0000020a854d6530 .part L_0000020a854daa90, 10, 1;
L_0000020a854d7430 .part L_0000020a85541990, 11, 1;
L_0000020a854d72f0 .part L_0000020a854f26c0, 11, 1;
L_0000020a854d7e30 .part L_0000020a854daa90, 11, 1;
L_0000020a854d8150 .part L_0000020a85541990, 12, 1;
L_0000020a854d6df0 .part L_0000020a854f26c0, 12, 1;
L_0000020a854d7750 .part L_0000020a854daa90, 12, 1;
L_0000020a854d76b0 .part L_0000020a85541990, 13, 1;
L_0000020a854d6e90 .part L_0000020a854f26c0, 13, 1;
L_0000020a854d8290 .part L_0000020a854daa90, 13, 1;
L_0000020a854d80b0 .part L_0000020a85541990, 14, 1;
L_0000020a854d7890 .part L_0000020a854f26c0, 14, 1;
L_0000020a854d7570 .part L_0000020a854daa90, 14, 1;
L_0000020a854d6850 .part L_0000020a85541990, 15, 1;
L_0000020a854d7930 .part L_0000020a854f26c0, 15, 1;
L_0000020a854d65d0 .part L_0000020a854daa90, 15, 1;
L_0000020a854d7ed0 .part L_0000020a85541990, 16, 1;
L_0000020a854d8650 .part L_0000020a854f26c0, 16, 1;
L_0000020a854d6fd0 .part L_0000020a854daa90, 16, 1;
L_0000020a854d77f0 .part L_0000020a85541990, 17, 1;
L_0000020a854d86f0 .part L_0000020a854f26c0, 17, 1;
L_0000020a854d67b0 .part L_0000020a854daa90, 17, 1;
L_0000020a854d8330 .part L_0000020a85541990, 18, 1;
L_0000020a854d6490 .part L_0000020a854f26c0, 18, 1;
L_0000020a854d8790 .part L_0000020a854daa90, 18, 1;
L_0000020a854d7610 .part L_0000020a85541990, 19, 1;
L_0000020a854d8830 .part L_0000020a854f26c0, 19, 1;
L_0000020a854d7390 .part L_0000020a854daa90, 19, 1;
L_0000020a854d6670 .part L_0000020a85541990, 20, 1;
L_0000020a854d7c50 .part L_0000020a854f26c0, 20, 1;
L_0000020a854d60d0 .part L_0000020a854daa90, 20, 1;
L_0000020a854d6990 .part L_0000020a85541990, 21, 1;
L_0000020a854d6f30 .part L_0000020a854f26c0, 21, 1;
L_0000020a854d7a70 .part L_0000020a854daa90, 21, 1;
L_0000020a854d7070 .part L_0000020a85541990, 22, 1;
L_0000020a854d6ad0 .part L_0000020a854f26c0, 22, 1;
L_0000020a854d8010 .part L_0000020a854daa90, 22, 1;
L_0000020a854d79d0 .part L_0000020a85541990, 23, 1;
L_0000020a854d7b10 .part L_0000020a854f26c0, 23, 1;
L_0000020a854d6b70 .part L_0000020a854daa90, 23, 1;
L_0000020a854d74d0 .part L_0000020a85541990, 24, 1;
L_0000020a854d81f0 .part L_0000020a854f26c0, 24, 1;
L_0000020a854d6a30 .part L_0000020a854daa90, 24, 1;
L_0000020a854d7110 .part L_0000020a85541990, 25, 1;
L_0000020a854d83d0 .part L_0000020a854f26c0, 25, 1;
L_0000020a854d62b0 .part L_0000020a854daa90, 25, 1;
L_0000020a854d8470 .part L_0000020a85541990, 26, 1;
L_0000020a854d71b0 .part L_0000020a854f26c0, 26, 1;
L_0000020a854d7250 .part L_0000020a854daa90, 26, 1;
L_0000020a854d6170 .part L_0000020a85541990, 27, 1;
L_0000020a854d7bb0 .part L_0000020a854f26c0, 27, 1;
L_0000020a854d7cf0 .part L_0000020a854daa90, 27, 1;
L_0000020a854d7d90 .part L_0000020a85541990, 28, 1;
L_0000020a854d8510 .part L_0000020a854f26c0, 28, 1;
L_0000020a854d6c10 .part L_0000020a854daa90, 28, 1;
L_0000020a854d6210 .part L_0000020a85541990, 29, 1;
L_0000020a854d68f0 .part L_0000020a854f26c0, 29, 1;
L_0000020a854d6cb0 .part L_0000020a854daa90, 29, 1;
L_0000020a854d6350 .part L_0000020a85541990, 30, 1;
L_0000020a854d63f0 .part L_0000020a854f26c0, 30, 1;
L_0000020a854d6710 .part L_0000020a854daa90, 30, 1;
L_0000020a854d99b0 .part L_0000020a85541990, 31, 1;
L_0000020a854da8b0 .part L_0000020a854f26c0, 31, 1;
L_0000020a854d9a50 .part L_0000020a854daa90, 31, 1;
LS_0000020a854d9230_0_0 .concat8 [ 1 1 1 1], L_0000020a85541b50, L_0000020a855430c0, L_0000020a85543130, L_0000020a855421e0;
LS_0000020a854d9230_0_4 .concat8 [ 1 1 1 1], L_0000020a85543c20, L_0000020a85544400, L_0000020a85543910, L_0000020a855440f0;
LS_0000020a854d9230_0_8 .concat8 [ 1 1 1 1], L_0000020a855442b0, L_0000020a8553d710, L_0000020a8553cc90, L_0000020a8553dcc0;
LS_0000020a854d9230_0_12 .concat8 [ 1 1 1 1], L_0000020a8553d390, L_0000020a8553d630, L_0000020a8553cb40, L_0000020a8553c830;
LS_0000020a854d9230_0_16 .concat8 [ 1 1 1 1], L_0000020a8553d470, L_0000020a8553d940, L_0000020a8553f7e0, L_0000020a8553e3c0;
LS_0000020a854d9230_0_20 .concat8 [ 1 1 1 1], L_0000020a8553f310, L_0000020a8553f2a0, L_0000020a8553faf0, L_0000020a8553e970;
LS_0000020a854d9230_0_24 .concat8 [ 1 1 1 1], L_0000020a8553fc40, L_0000020a8553fcb0, L_0000020a8553e6d0, L_0000020a85540260;
LS_0000020a854d9230_0_28 .concat8 [ 1 1 1 1], L_0000020a855411b0, L_0000020a8553ff50, L_0000020a85540570, L_0000020a85541220;
LS_0000020a854d9230_1_0 .concat8 [ 4 4 4 4], LS_0000020a854d9230_0_0, LS_0000020a854d9230_0_4, LS_0000020a854d9230_0_8, LS_0000020a854d9230_0_12;
LS_0000020a854d9230_1_4 .concat8 [ 4 4 4 4], LS_0000020a854d9230_0_16, LS_0000020a854d9230_0_20, LS_0000020a854d9230_0_24, LS_0000020a854d9230_0_28;
L_0000020a854d9230 .concat8 [ 16 16 0 0], LS_0000020a854d9230_1_0, LS_0000020a854d9230_1_4;
LS_0000020a854daa90_0_0 .concat8 [ 1 1 1 1], L_0000020a855406c0, L_0000020a85542d40, L_0000020a85543590, L_0000020a85542480;
LS_0000020a854daa90_0_4 .concat8 [ 1 1 1 1], L_0000020a855439f0, L_0000020a85543e50, L_0000020a85543670, L_0000020a85543980;
LS_0000020a854daa90_0_8 .concat8 [ 1 1 1 1], L_0000020a855441d0, L_0000020a8553d6a0, L_0000020a8553c8a0, L_0000020a8553def0;
LS_0000020a854daa90_0_12 .concat8 [ 1 1 1 1], L_0000020a8553df60, L_0000020a8553e120, L_0000020a8553d400, L_0000020a8553db70;
LS_0000020a854daa90_0_16 .concat8 [ 1 1 1 1], L_0000020a8553d7f0, L_0000020a8553c750, L_0000020a8553e580, L_0000020a8553fa80;
LS_0000020a854daa90_0_20 .concat8 [ 1 1 1 1], L_0000020a8553e350, L_0000020a8553ef20, L_0000020a8553f9a0, L_0000020a8553f3f0;
LS_0000020a854daa90_0_24 .concat8 [ 1 1 1 1], L_0000020a8553fbd0, L_0000020a8553e430, L_0000020a8553e510, L_0000020a8553edd0;
LS_0000020a854daa90_0_28 .concat8 [ 1 1 1 1], L_0000020a85540f80, L_0000020a85540c00, L_0000020a85541140, L_0000020a855414c0;
LS_0000020a854daa90_0_32 .concat8 [ 1 0 0 0], L_0000020a855400a0;
LS_0000020a854daa90_1_0 .concat8 [ 4 4 4 4], LS_0000020a854daa90_0_0, LS_0000020a854daa90_0_4, LS_0000020a854daa90_0_8, LS_0000020a854daa90_0_12;
LS_0000020a854daa90_1_4 .concat8 [ 4 4 4 4], LS_0000020a854daa90_0_16, LS_0000020a854daa90_0_20, LS_0000020a854daa90_0_24, LS_0000020a854daa90_0_28;
LS_0000020a854daa90_1_8 .concat8 [ 1 0 0 0], LS_0000020a854daa90_0_32;
L_0000020a854daa90 .concat8 [ 16 16 1 0], LS_0000020a854daa90_1_0, LS_0000020a854daa90_1_4, LS_0000020a854daa90_1_8;
L_0000020a854da1d0 .part L_0000020a854daa90, 32, 1;
S_0000020a85451c30 .scope generate, "fa_gen[0]" "fa_gen[0]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a853957c0 .param/l "i" 0 4 21, +C4<00>;
S_0000020a85451460 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85451c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85542c60 .functor XOR 1, L_0000020a854d3c90, L_0000020a854d4c30, C4<0>, C4<0>;
L_0000020a85541b50 .functor XOR 1, L_0000020a85542c60, L_0000020a854d3f10, C4<0>, C4<0>;
L_0000020a855425d0 .functor AND 1, L_0000020a854d3c90, L_0000020a854d4c30, C4<1>, C4<1>;
L_0000020a85541e60 .functor AND 1, L_0000020a854d3c90, L_0000020a854d3f10, C4<1>, C4<1>;
L_0000020a85541fb0 .functor OR 1, L_0000020a855425d0, L_0000020a85541e60, C4<0>, C4<0>;
L_0000020a855433d0 .functor AND 1, L_0000020a854d4c30, L_0000020a854d3f10, C4<1>, C4<1>;
L_0000020a85542d40 .functor OR 1, L_0000020a85541fb0, L_0000020a855433d0, C4<0>, C4<0>;
v0000020a853e1f10_0 .net *"_ivl_0", 0 0, L_0000020a85542c60;  1 drivers
v0000020a853e1150_0 .net *"_ivl_10", 0 0, L_0000020a855433d0;  1 drivers
v0000020a853e2190_0 .net *"_ivl_4", 0 0, L_0000020a855425d0;  1 drivers
v0000020a853e2870_0 .net *"_ivl_6", 0 0, L_0000020a85541e60;  1 drivers
v0000020a853e0250_0 .net *"_ivl_8", 0 0, L_0000020a85541fb0;  1 drivers
v0000020a853e0bb0_0 .net "a", 0 0, L_0000020a854d3c90;  1 drivers
v0000020a853e02f0_0 .net "b", 0 0, L_0000020a854d4c30;  1 drivers
v0000020a853e27d0_0 .net "cin", 0 0, L_0000020a854d3f10;  1 drivers
v0000020a853e2230_0 .net "cout", 0 0, L_0000020a85542d40;  1 drivers
v0000020a853e0d90_0 .net "sum", 0 0, L_0000020a85541b50;  1 drivers
S_0000020a85451dc0 .scope generate, "fa_gen[1]" "fa_gen[1]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394ec0 .param/l "i" 0 4 21, +C4<01>;
S_0000020a85451f50 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85451dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85542100 .functor XOR 1, L_0000020a854d4050, L_0000020a854d5090, C4<0>, C4<0>;
L_0000020a855430c0 .functor XOR 1, L_0000020a85542100, L_0000020a854d4910, C4<0>, C4<0>;
L_0000020a85542f70 .functor AND 1, L_0000020a854d4050, L_0000020a854d5090, C4<1>, C4<1>;
L_0000020a85542720 .functor AND 1, L_0000020a854d4050, L_0000020a854d4910, C4<1>, C4<1>;
L_0000020a85542170 .functor OR 1, L_0000020a85542f70, L_0000020a85542720, C4<0>, C4<0>;
L_0000020a85542fe0 .functor AND 1, L_0000020a854d5090, L_0000020a854d4910, C4<1>, C4<1>;
L_0000020a85543590 .functor OR 1, L_0000020a85542170, L_0000020a85542fe0, C4<0>, C4<0>;
v0000020a853e0cf0_0 .net *"_ivl_0", 0 0, L_0000020a85542100;  1 drivers
v0000020a853e24b0_0 .net *"_ivl_10", 0 0, L_0000020a85542fe0;  1 drivers
v0000020a853e1010_0 .net *"_ivl_4", 0 0, L_0000020a85542f70;  1 drivers
v0000020a853e1650_0 .net *"_ivl_6", 0 0, L_0000020a85542720;  1 drivers
v0000020a853e1a10_0 .net *"_ivl_8", 0 0, L_0000020a85542170;  1 drivers
v0000020a853e0c50_0 .net "a", 0 0, L_0000020a854d4050;  1 drivers
v0000020a853e10b0_0 .net "b", 0 0, L_0000020a854d5090;  1 drivers
v0000020a853e2410_0 .net "cin", 0 0, L_0000020a854d4910;  1 drivers
v0000020a853e22d0_0 .net "cout", 0 0, L_0000020a85543590;  1 drivers
v0000020a853e0110_0 .net "sum", 0 0, L_0000020a855430c0;  1 drivers
S_0000020a854515f0 .scope generate, "fa_gen[2]" "fa_gen[2]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394dc0 .param/l "i" 0 4 21, +C4<010>;
S_0000020a85451780 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854515f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85543050 .functor XOR 1, L_0000020a854d5a90, L_0000020a854d40f0, C4<0>, C4<0>;
L_0000020a85543130 .functor XOR 1, L_0000020a85543050, L_0000020a854d4190, C4<0>, C4<0>;
L_0000020a855431a0 .functor AND 1, L_0000020a854d5a90, L_0000020a854d40f0, C4<1>, C4<1>;
L_0000020a85543280 .functor AND 1, L_0000020a854d5a90, L_0000020a854d4190, C4<1>, C4<1>;
L_0000020a85543600 .functor OR 1, L_0000020a855431a0, L_0000020a85543280, C4<0>, C4<0>;
L_0000020a85541bc0 .functor AND 1, L_0000020a854d40f0, L_0000020a854d4190, C4<1>, C4<1>;
L_0000020a85542480 .functor OR 1, L_0000020a85543600, L_0000020a85541bc0, C4<0>, C4<0>;
v0000020a853e11f0_0 .net *"_ivl_0", 0 0, L_0000020a85543050;  1 drivers
v0000020a853e25f0_0 .net *"_ivl_10", 0 0, L_0000020a85541bc0;  1 drivers
v0000020a853e2690_0 .net *"_ivl_4", 0 0, L_0000020a855431a0;  1 drivers
v0000020a853e1290_0 .net *"_ivl_6", 0 0, L_0000020a85543280;  1 drivers
v0000020a853e1470_0 .net *"_ivl_8", 0 0, L_0000020a85543600;  1 drivers
v0000020a853e1330_0 .net "a", 0 0, L_0000020a854d5a90;  1 drivers
v0000020a853e0750_0 .net "b", 0 0, L_0000020a854d40f0;  1 drivers
v0000020a853e0570_0 .net "cin", 0 0, L_0000020a854d4190;  1 drivers
v0000020a853e0430_0 .net "cout", 0 0, L_0000020a85542480;  1 drivers
v0000020a853e0890_0 .net "sum", 0 0, L_0000020a85543130;  1 drivers
S_0000020a85450c90 .scope generate, "fa_gen[3]" "fa_gen[3]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395200 .param/l "i" 0 4 21, +C4<011>;
S_0000020a85450e20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85450c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85541ca0 .functor XOR 1, L_0000020a854d47d0, L_0000020a854d5c70, C4<0>, C4<0>;
L_0000020a855421e0 .functor XOR 1, L_0000020a85541ca0, L_0000020a854d5b30, C4<0>, C4<0>;
L_0000020a85542870 .functor AND 1, L_0000020a854d47d0, L_0000020a854d5c70, C4<1>, C4<1>;
L_0000020a855422c0 .functor AND 1, L_0000020a854d47d0, L_0000020a854d5b30, C4<1>, C4<1>;
L_0000020a85542330 .functor OR 1, L_0000020a85542870, L_0000020a855422c0, C4<0>, C4<0>;
L_0000020a85543d70 .functor AND 1, L_0000020a854d5c70, L_0000020a854d5b30, C4<1>, C4<1>;
L_0000020a855439f0 .functor OR 1, L_0000020a85542330, L_0000020a85543d70, C4<0>, C4<0>;
v0000020a853e2370_0 .net *"_ivl_0", 0 0, L_0000020a85541ca0;  1 drivers
v0000020a853e1ab0_0 .net *"_ivl_10", 0 0, L_0000020a85543d70;  1 drivers
v0000020a853e1790_0 .net *"_ivl_4", 0 0, L_0000020a85542870;  1 drivers
v0000020a853e2730_0 .net *"_ivl_6", 0 0, L_0000020a855422c0;  1 drivers
v0000020a853e1830_0 .net *"_ivl_8", 0 0, L_0000020a85542330;  1 drivers
v0000020a853e0a70_0 .net "a", 0 0, L_0000020a854d47d0;  1 drivers
v0000020a853e01b0_0 .net "b", 0 0, L_0000020a854d5c70;  1 drivers
v0000020a853e09d0_0 .net "cin", 0 0, L_0000020a854d5b30;  1 drivers
v0000020a853e1d30_0 .net "cout", 0 0, L_0000020a855439f0;  1 drivers
v0000020a853e06b0_0 .net "sum", 0 0, L_0000020a855421e0;  1 drivers
S_0000020a854512d0 .scope generate, "fa_gen[4]" "fa_gen[4]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395640 .param/l "i" 0 4 21, +C4<0100>;
S_0000020a85451910 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854512d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85543de0 .functor XOR 1, L_0000020a854d4870, L_0000020a854d4eb0, C4<0>, C4<0>;
L_0000020a85543c20 .functor XOR 1, L_0000020a85543de0, L_0000020a854d4f50, C4<0>, C4<0>;
L_0000020a85543750 .functor AND 1, L_0000020a854d4870, L_0000020a854d4eb0, C4<1>, C4<1>;
L_0000020a85544390 .functor AND 1, L_0000020a854d4870, L_0000020a854d4f50, C4<1>, C4<1>;
L_0000020a85543ec0 .functor OR 1, L_0000020a85543750, L_0000020a85544390, C4<0>, C4<0>;
L_0000020a85543830 .functor AND 1, L_0000020a854d4eb0, L_0000020a854d4f50, C4<1>, C4<1>;
L_0000020a85543e50 .functor OR 1, L_0000020a85543ec0, L_0000020a85543830, C4<0>, C4<0>;
v0000020a853e1fb0_0 .net *"_ivl_0", 0 0, L_0000020a85543de0;  1 drivers
v0000020a853e0390_0 .net *"_ivl_10", 0 0, L_0000020a85543830;  1 drivers
v0000020a853e1510_0 .net *"_ivl_4", 0 0, L_0000020a85543750;  1 drivers
v0000020a853e16f0_0 .net *"_ivl_6", 0 0, L_0000020a85544390;  1 drivers
v0000020a853e04d0_0 .net *"_ivl_8", 0 0, L_0000020a85543ec0;  1 drivers
v0000020a853e1dd0_0 .net "a", 0 0, L_0000020a854d4870;  1 drivers
v0000020a853e2050_0 .net "b", 0 0, L_0000020a854d4eb0;  1 drivers
v0000020a853e0610_0 .net "cin", 0 0, L_0000020a854d4f50;  1 drivers
v0000020a853e18d0_0 .net "cout", 0 0, L_0000020a85543e50;  1 drivers
v0000020a853e1970_0 .net "sum", 0 0, L_0000020a85543c20;  1 drivers
S_0000020a85451aa0 .scope generate, "fa_gen[5]" "fa_gen[5]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394f80 .param/l "i" 0 4 21, +C4<0101>;
S_0000020a85450fb0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85451aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855437c0 .functor XOR 1, L_0000020a854d5130, L_0000020a854d3970, C4<0>, C4<0>;
L_0000020a85544400 .functor XOR 1, L_0000020a855437c0, L_0000020a854d5310, C4<0>, C4<0>;
L_0000020a85543f30 .functor AND 1, L_0000020a854d5130, L_0000020a854d3970, C4<1>, C4<1>;
L_0000020a85544470 .functor AND 1, L_0000020a854d5130, L_0000020a854d5310, C4<1>, C4<1>;
L_0000020a85543c90 .functor OR 1, L_0000020a85543f30, L_0000020a85544470, C4<0>, C4<0>;
L_0000020a855438a0 .functor AND 1, L_0000020a854d3970, L_0000020a854d5310, C4<1>, C4<1>;
L_0000020a85543670 .functor OR 1, L_0000020a85543c90, L_0000020a855438a0, C4<0>, C4<0>;
v0000020a853e1bf0_0 .net *"_ivl_0", 0 0, L_0000020a855437c0;  1 drivers
v0000020a853ad9a0_0 .net *"_ivl_10", 0 0, L_0000020a855438a0;  1 drivers
v0000020a853ad540_0 .net *"_ivl_4", 0 0, L_0000020a85543f30;  1 drivers
v0000020a853a7960_0 .net *"_ivl_6", 0 0, L_0000020a85544470;  1 drivers
v0000020a853a7500_0 .net *"_ivl_8", 0 0, L_0000020a85543c90;  1 drivers
v0000020a853a7aa0_0 .net "a", 0 0, L_0000020a854d5130;  1 drivers
v0000020a853a6420_0 .net "b", 0 0, L_0000020a854d3970;  1 drivers
v0000020a853a6c40_0 .net "cin", 0 0, L_0000020a854d5310;  1 drivers
v0000020a853a75a0_0 .net "cout", 0 0, L_0000020a85543670;  1 drivers
v0000020a853a61a0_0 .net "sum", 0 0, L_0000020a85544400;  1 drivers
S_0000020a85450b00 .scope generate, "fa_gen[6]" "fa_gen[6]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395240 .param/l "i" 0 4 21, +C4<0110>;
S_0000020a854520e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85450b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85543d00 .functor XOR 1, L_0000020a854d5590, L_0000020a854d53b0, C4<0>, C4<0>;
L_0000020a85543910 .functor XOR 1, L_0000020a85543d00, L_0000020a854d5d10, C4<0>, C4<0>;
L_0000020a85544080 .functor AND 1, L_0000020a854d5590, L_0000020a854d53b0, C4<1>, C4<1>;
L_0000020a85543fa0 .functor AND 1, L_0000020a854d5590, L_0000020a854d5d10, C4<1>, C4<1>;
L_0000020a85544010 .functor OR 1, L_0000020a85544080, L_0000020a85543fa0, C4<0>, C4<0>;
L_0000020a85544550 .functor AND 1, L_0000020a854d53b0, L_0000020a854d5d10, C4<1>, C4<1>;
L_0000020a85543980 .functor OR 1, L_0000020a85544010, L_0000020a85544550, C4<0>, C4<0>;
v0000020a853a69c0_0 .net *"_ivl_0", 0 0, L_0000020a85543d00;  1 drivers
v0000020a853a6560_0 .net *"_ivl_10", 0 0, L_0000020a85544550;  1 drivers
v0000020a853a6f60_0 .net *"_ivl_4", 0 0, L_0000020a85544080;  1 drivers
v0000020a853a70a0_0 .net *"_ivl_6", 0 0, L_0000020a85543fa0;  1 drivers
v0000020a853a7b40_0 .net *"_ivl_8", 0 0, L_0000020a85544010;  1 drivers
v0000020a853a9080_0 .net "a", 0 0, L_0000020a854d5590;  1 drivers
v0000020a853a9120_0 .net "b", 0 0, L_0000020a854d53b0;  1 drivers
v0000020a853aa020_0 .net "cin", 0 0, L_0000020a854d5d10;  1 drivers
v0000020a853a8720_0 .net "cout", 0 0, L_0000020a85543980;  1 drivers
v0000020a853a87c0_0 .net "sum", 0 0, L_0000020a85543910;  1 drivers
S_0000020a85450330 .scope generate, "fa_gen[7]" "fa_gen[7]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395180 .param/l "i" 0 4 21, +C4<0111>;
S_0000020a854504c0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85450330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855444e0 .functor XOR 1, L_0000020a854d5630, L_0000020a854d5db0, C4<0>, C4<0>;
L_0000020a855440f0 .functor XOR 1, L_0000020a855444e0, L_0000020a854d5e50, C4<0>, C4<0>;
L_0000020a85543a60 .functor AND 1, L_0000020a854d5630, L_0000020a854d5db0, C4<1>, C4<1>;
L_0000020a85543ad0 .functor AND 1, L_0000020a854d5630, L_0000020a854d5e50, C4<1>, C4<1>;
L_0000020a85544160 .functor OR 1, L_0000020a85543a60, L_0000020a85543ad0, C4<0>, C4<0>;
L_0000020a855436e0 .functor AND 1, L_0000020a854d5db0, L_0000020a854d5e50, C4<1>, C4<1>;
L_0000020a855441d0 .functor OR 1, L_0000020a85544160, L_0000020a855436e0, C4<0>, C4<0>;
v0000020a853a8c20_0 .net *"_ivl_0", 0 0, L_0000020a855444e0;  1 drivers
v0000020a853a96c0_0 .net *"_ivl_10", 0 0, L_0000020a855436e0;  1 drivers
v0000020a853a99e0_0 .net *"_ivl_4", 0 0, L_0000020a85543a60;  1 drivers
v0000020a853aa340_0 .net *"_ivl_6", 0 0, L_0000020a85543ad0;  1 drivers
v0000020a853aa660_0 .net *"_ivl_8", 0 0, L_0000020a85544160;  1 drivers
v0000020a853abce0_0 .net "a", 0 0, L_0000020a854d5630;  1 drivers
v0000020a853ab880_0 .net "b", 0 0, L_0000020a854d5db0;  1 drivers
v0000020a853abd80_0 .net "cin", 0 0, L_0000020a854d5e50;  1 drivers
v0000020a853ac000_0 .net "cout", 0 0, L_0000020a855441d0;  1 drivers
v0000020a853acd20_0 .net "sum", 0 0, L_0000020a855440f0;  1 drivers
S_0000020a85450650 .scope generate, "fa_gen[8]" "fa_gen[8]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395680 .param/l "i" 0 4 21, +C4<01000>;
S_0000020a85451140 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85450650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85544240 .functor XOR 1, L_0000020a854d5ef0, L_0000020a854d5f90, C4<0>, C4<0>;
L_0000020a855442b0 .functor XOR 1, L_0000020a85544240, L_0000020a854d3ab0, C4<0>, C4<0>;
L_0000020a85544320 .functor AND 1, L_0000020a854d5ef0, L_0000020a854d5f90, C4<1>, C4<1>;
L_0000020a85543b40 .functor AND 1, L_0000020a854d5ef0, L_0000020a854d3ab0, C4<1>, C4<1>;
L_0000020a85543bb0 .functor OR 1, L_0000020a85544320, L_0000020a85543b40, C4<0>, C4<0>;
L_0000020a8553d080 .functor AND 1, L_0000020a854d5f90, L_0000020a854d3ab0, C4<1>, C4<1>;
L_0000020a8553d6a0 .functor OR 1, L_0000020a85543bb0, L_0000020a8553d080, C4<0>, C4<0>;
v0000020a853ac3c0_0 .net *"_ivl_0", 0 0, L_0000020a85544240;  1 drivers
v0000020a853ad040_0 .net *"_ivl_10", 0 0, L_0000020a8553d080;  1 drivers
v0000020a853ad4a0_0 .net *"_ivl_4", 0 0, L_0000020a85544320;  1 drivers
v0000020a853ab240_0 .net *"_ivl_6", 0 0, L_0000020a85543b40;  1 drivers
v0000020a853ab2e0_0 .net *"_ivl_8", 0 0, L_0000020a85543bb0;  1 drivers
v0000020a853616a0_0 .net "a", 0 0, L_0000020a854d5ef0;  1 drivers
v0000020a853619c0_0 .net "b", 0 0, L_0000020a854d5f90;  1 drivers
v0000020a85362b40_0 .net "cin", 0 0, L_0000020a854d3ab0;  1 drivers
v0000020a85363900_0 .net "cout", 0 0, L_0000020a8553d6a0;  1 drivers
v0000020a85364e40_0 .net "sum", 0 0, L_0000020a855442b0;  1 drivers
S_0000020a854507e0 .scope generate, "fa_gen[9]" "fa_gen[9]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a853955c0 .param/l "i" 0 4 21, +C4<01001>;
S_0000020a85452660 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854507e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553cc20 .functor XOR 1, L_0000020a854d6030, L_0000020a854d3a10, C4<0>, C4<0>;
L_0000020a8553d710 .functor XOR 1, L_0000020a8553cc20, L_0000020a854d85b0, C4<0>, C4<0>;
L_0000020a8553d240 .functor AND 1, L_0000020a854d6030, L_0000020a854d3a10, C4<1>, C4<1>;
L_0000020a8553c670 .functor AND 1, L_0000020a854d6030, L_0000020a854d85b0, C4<1>, C4<1>;
L_0000020a8553d5c0 .functor OR 1, L_0000020a8553d240, L_0000020a8553c670, C4<0>, C4<0>;
L_0000020a8553ce50 .functor AND 1, L_0000020a854d3a10, L_0000020a854d85b0, C4<1>, C4<1>;
L_0000020a8553c8a0 .functor OR 1, L_0000020a8553d5c0, L_0000020a8553ce50, C4<0>, C4<0>;
v0000020a85365340_0 .net *"_ivl_0", 0 0, L_0000020a8553cc20;  1 drivers
v0000020a8535e9a0_0 .net *"_ivl_10", 0 0, L_0000020a8553ce50;  1 drivers
v0000020a8535dc80_0 .net *"_ivl_4", 0 0, L_0000020a8553d240;  1 drivers
v0000020a8535f260_0 .net *"_ivl_6", 0 0, L_0000020a8553c670;  1 drivers
v0000020a8535f800_0 .net *"_ivl_8", 0 0, L_0000020a8553d5c0;  1 drivers
v0000020a8535dfa0_0 .net "a", 0 0, L_0000020a854d6030;  1 drivers
v0000020a8535f940_0 .net "b", 0 0, L_0000020a854d3a10;  1 drivers
v0000020a8535e360_0 .net "cin", 0 0, L_0000020a854d85b0;  1 drivers
v0000020a8535e400_0 .net "cout", 0 0, L_0000020a8553c8a0;  1 drivers
v0000020a8535ec20_0 .net "sum", 0 0, L_0000020a8553d710;  1 drivers
S_0000020a85453920 .scope generate, "fa_gen[10]" "fa_gen[10]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395400 .param/l "i" 0 4 21, +C4<01010>;
S_0000020a854527f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553dc50 .functor XOR 1, L_0000020a854d6d50, L_0000020a854d7f70, C4<0>, C4<0>;
L_0000020a8553cc90 .functor XOR 1, L_0000020a8553dc50, L_0000020a854d6530, C4<0>, C4<0>;
L_0000020a8553d2b0 .functor AND 1, L_0000020a854d6d50, L_0000020a854d7f70, C4<1>, C4<1>;
L_0000020a8553d320 .functor AND 1, L_0000020a854d6d50, L_0000020a854d6530, C4<1>, C4<1>;
L_0000020a8553cd70 .functor OR 1, L_0000020a8553d2b0, L_0000020a8553d320, C4<0>, C4<0>;
L_0000020a8553c9f0 .functor AND 1, L_0000020a854d7f70, L_0000020a854d6530, C4<1>, C4<1>;
L_0000020a8553def0 .functor OR 1, L_0000020a8553cd70, L_0000020a8553c9f0, C4<0>, C4<0>;
v0000020a8535d6e0_0 .net *"_ivl_0", 0 0, L_0000020a8553dc50;  1 drivers
v0000020a8535e540_0 .net *"_ivl_10", 0 0, L_0000020a8553c9f0;  1 drivers
v0000020a8535ed60_0 .net *"_ivl_4", 0 0, L_0000020a8553d2b0;  1 drivers
v0000020a853312d0_0 .net *"_ivl_6", 0 0, L_0000020a8553d320;  1 drivers
v0000020a853315f0_0 .net *"_ivl_8", 0 0, L_0000020a8553cd70;  1 drivers
v0000020a8532d270_0 .net "a", 0 0, L_0000020a854d6d50;  1 drivers
v0000020a8532e490_0 .net "b", 0 0, L_0000020a854d7f70;  1 drivers
v0000020a852f0b30_0 .net "cin", 0 0, L_0000020a854d6530;  1 drivers
v0000020a852efeb0_0 .net "cout", 0 0, L_0000020a8553def0;  1 drivers
v0000020a8545b680_0 .net "sum", 0 0, L_0000020a8553cc90;  1 drivers
S_0000020a854532e0 .scope generate, "fa_gen[11]" "fa_gen[11]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395ac0 .param/l "i" 0 4 21, +C4<01011>;
S_0000020a854540f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854532e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553dda0 .functor XOR 1, L_0000020a854d7430, L_0000020a854d72f0, C4<0>, C4<0>;
L_0000020a8553dcc0 .functor XOR 1, L_0000020a8553dda0, L_0000020a854d7e30, C4<0>, C4<0>;
L_0000020a8553ca60 .functor AND 1, L_0000020a854d7430, L_0000020a854d72f0, C4<1>, C4<1>;
L_0000020a8553d550 .functor AND 1, L_0000020a854d7430, L_0000020a854d7e30, C4<1>, C4<1>;
L_0000020a8553cd00 .functor OR 1, L_0000020a8553ca60, L_0000020a8553d550, C4<0>, C4<0>;
L_0000020a8553cec0 .functor AND 1, L_0000020a854d72f0, L_0000020a854d7e30, C4<1>, C4<1>;
L_0000020a8553df60 .functor OR 1, L_0000020a8553cd00, L_0000020a8553cec0, C4<0>, C4<0>;
v0000020a8545a0a0_0 .net *"_ivl_0", 0 0, L_0000020a8553dda0;  1 drivers
v0000020a854594c0_0 .net *"_ivl_10", 0 0, L_0000020a8553cec0;  1 drivers
v0000020a8545b360_0 .net *"_ivl_4", 0 0, L_0000020a8553ca60;  1 drivers
v0000020a85459c40_0 .net *"_ivl_6", 0 0, L_0000020a8553d550;  1 drivers
v0000020a8545b900_0 .net *"_ivl_8", 0 0, L_0000020a8553cd00;  1 drivers
v0000020a8545b4a0_0 .net "a", 0 0, L_0000020a854d7430;  1 drivers
v0000020a8545a500_0 .net "b", 0 0, L_0000020a854d72f0;  1 drivers
v0000020a854596a0_0 .net "cin", 0 0, L_0000020a854d7e30;  1 drivers
v0000020a8545ae60_0 .net "cout", 0 0, L_0000020a8553df60;  1 drivers
v0000020a85459560_0 .net "sum", 0 0, L_0000020a8553dcc0;  1 drivers
S_0000020a85453f60 .scope generate, "fa_gen[12]" "fa_gen[12]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394e80 .param/l "i" 0 4 21, +C4<01100>;
S_0000020a85452340 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553e0b0 .functor XOR 1, L_0000020a854d8150, L_0000020a854d6df0, C4<0>, C4<0>;
L_0000020a8553d390 .functor XOR 1, L_0000020a8553e0b0, L_0000020a854d7750, C4<0>, C4<0>;
L_0000020a8553e040 .functor AND 1, L_0000020a854d8150, L_0000020a854d6df0, C4<1>, C4<1>;
L_0000020a8553cbb0 .functor AND 1, L_0000020a854d8150, L_0000020a854d7750, C4<1>, C4<1>;
L_0000020a8553c7c0 .functor OR 1, L_0000020a8553e040, L_0000020a8553cbb0, C4<0>, C4<0>;
L_0000020a8553d4e0 .functor AND 1, L_0000020a854d6df0, L_0000020a854d7750, C4<1>, C4<1>;
L_0000020a8553e120 .functor OR 1, L_0000020a8553c7c0, L_0000020a8553d4e0, C4<0>, C4<0>;
v0000020a8545b9a0_0 .net *"_ivl_0", 0 0, L_0000020a8553e0b0;  1 drivers
v0000020a854597e0_0 .net *"_ivl_10", 0 0, L_0000020a8553d4e0;  1 drivers
v0000020a8545a140_0 .net *"_ivl_4", 0 0, L_0000020a8553e040;  1 drivers
v0000020a85459380_0 .net *"_ivl_6", 0 0, L_0000020a8553cbb0;  1 drivers
v0000020a8545b720_0 .net *"_ivl_8", 0 0, L_0000020a8553c7c0;  1 drivers
v0000020a8545a1e0_0 .net "a", 0 0, L_0000020a854d8150;  1 drivers
v0000020a8545a280_0 .net "b", 0 0, L_0000020a854d6df0;  1 drivers
v0000020a85459d80_0 .net "cin", 0 0, L_0000020a854d7750;  1 drivers
v0000020a85459600_0 .net "cout", 0 0, L_0000020a8553e120;  1 drivers
v0000020a8545abe0_0 .net "sum", 0 0, L_0000020a8553d390;  1 drivers
S_0000020a85452e30 .scope generate, "fa_gen[13]" "fa_gen[13]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395880 .param/l "i" 0 4 21, +C4<01101>;
S_0000020a85452980 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85452e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553e190 .functor XOR 1, L_0000020a854d76b0, L_0000020a854d6e90, C4<0>, C4<0>;
L_0000020a8553d630 .functor XOR 1, L_0000020a8553e190, L_0000020a854d8290, C4<0>, C4<0>;
L_0000020a8553c6e0 .functor AND 1, L_0000020a854d76b0, L_0000020a854d6e90, C4<1>, C4<1>;
L_0000020a8553d0f0 .functor AND 1, L_0000020a854d76b0, L_0000020a854d8290, C4<1>, C4<1>;
L_0000020a8553d160 .functor OR 1, L_0000020a8553c6e0, L_0000020a8553d0f0, C4<0>, C4<0>;
L_0000020a8553c980 .functor AND 1, L_0000020a854d6e90, L_0000020a854d8290, C4<1>, C4<1>;
L_0000020a8553d400 .functor OR 1, L_0000020a8553d160, L_0000020a8553c980, C4<0>, C4<0>;
v0000020a8545a6e0_0 .net *"_ivl_0", 0 0, L_0000020a8553e190;  1 drivers
v0000020a8545a3c0_0 .net *"_ivl_10", 0 0, L_0000020a8553c980;  1 drivers
v0000020a8545b7c0_0 .net *"_ivl_4", 0 0, L_0000020a8553c6e0;  1 drivers
v0000020a85459e20_0 .net *"_ivl_6", 0 0, L_0000020a8553d0f0;  1 drivers
v0000020a8545a320_0 .net *"_ivl_8", 0 0, L_0000020a8553d160;  1 drivers
v0000020a8545b400_0 .net "a", 0 0, L_0000020a854d76b0;  1 drivers
v0000020a85459880_0 .net "b", 0 0, L_0000020a854d6e90;  1 drivers
v0000020a8545b540_0 .net "cin", 0 0, L_0000020a854d8290;  1 drivers
v0000020a8545b860_0 .net "cout", 0 0, L_0000020a8553d400;  1 drivers
v0000020a85459ba0_0 .net "sum", 0 0, L_0000020a8553d630;  1 drivers
S_0000020a85453790 .scope generate, "fa_gen[14]" "fa_gen[14]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a853956c0 .param/l "i" 0 4 21, +C4<01110>;
S_0000020a85452fc0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553c910 .functor XOR 1, L_0000020a854d80b0, L_0000020a854d7890, C4<0>, C4<0>;
L_0000020a8553cb40 .functor XOR 1, L_0000020a8553c910, L_0000020a854d7570, C4<0>, C4<0>;
L_0000020a8553cde0 .functor AND 1, L_0000020a854d80b0, L_0000020a854d7890, C4<1>, C4<1>;
L_0000020a8553dd30 .functor AND 1, L_0000020a854d80b0, L_0000020a854d7570, C4<1>, C4<1>;
L_0000020a8553d8d0 .functor OR 1, L_0000020a8553cde0, L_0000020a8553dd30, C4<0>, C4<0>;
L_0000020a8553de10 .functor AND 1, L_0000020a854d7890, L_0000020a854d7570, C4<1>, C4<1>;
L_0000020a8553db70 .functor OR 1, L_0000020a8553d8d0, L_0000020a8553de10, C4<0>, C4<0>;
v0000020a8545ba40_0 .net *"_ivl_0", 0 0, L_0000020a8553c910;  1 drivers
v0000020a854599c0_0 .net *"_ivl_10", 0 0, L_0000020a8553de10;  1 drivers
v0000020a85459740_0 .net *"_ivl_4", 0 0, L_0000020a8553cde0;  1 drivers
v0000020a8545b5e0_0 .net *"_ivl_6", 0 0, L_0000020a8553dd30;  1 drivers
v0000020a8545a460_0 .net *"_ivl_8", 0 0, L_0000020a8553d8d0;  1 drivers
v0000020a85459920_0 .net "a", 0 0, L_0000020a854d80b0;  1 drivers
v0000020a8545bae0_0 .net "b", 0 0, L_0000020a854d7890;  1 drivers
v0000020a8545a960_0 .net "cin", 0 0, L_0000020a854d7570;  1 drivers
v0000020a85459420_0 .net "cout", 0 0, L_0000020a8553db70;  1 drivers
v0000020a8545a5a0_0 .net "sum", 0 0, L_0000020a8553cb40;  1 drivers
S_0000020a85453dd0 .scope generate, "fa_gen[15]" "fa_gen[15]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395500 .param/l "i" 0 4 21, +C4<01111>;
S_0000020a85453470 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553e200 .functor XOR 1, L_0000020a854d6850, L_0000020a854d7930, C4<0>, C4<0>;
L_0000020a8553c830 .functor XOR 1, L_0000020a8553e200, L_0000020a854d65d0, C4<0>, C4<0>;
L_0000020a8553de80 .functor AND 1, L_0000020a854d6850, L_0000020a854d7930, C4<1>, C4<1>;
L_0000020a8553d9b0 .functor AND 1, L_0000020a854d6850, L_0000020a854d65d0, C4<1>, C4<1>;
L_0000020a8553d780 .functor OR 1, L_0000020a8553de80, L_0000020a8553d9b0, C4<0>, C4<0>;
L_0000020a8553cf30 .functor AND 1, L_0000020a854d7930, L_0000020a854d65d0, C4<1>, C4<1>;
L_0000020a8553d7f0 .functor OR 1, L_0000020a8553d780, L_0000020a8553cf30, C4<0>, C4<0>;
v0000020a85459a60_0 .net *"_ivl_0", 0 0, L_0000020a8553e200;  1 drivers
v0000020a8545b180_0 .net *"_ivl_10", 0 0, L_0000020a8553cf30;  1 drivers
v0000020a85459ce0_0 .net *"_ivl_4", 0 0, L_0000020a8553de80;  1 drivers
v0000020a8545a640_0 .net *"_ivl_6", 0 0, L_0000020a8553d9b0;  1 drivers
v0000020a85459b00_0 .net *"_ivl_8", 0 0, L_0000020a8553d780;  1 drivers
v0000020a8545a780_0 .net "a", 0 0, L_0000020a854d6850;  1 drivers
v0000020a85459ec0_0 .net "b", 0 0, L_0000020a854d7930;  1 drivers
v0000020a8545aaa0_0 .net "cin", 0 0, L_0000020a854d65d0;  1 drivers
v0000020a8545aa00_0 .net "cout", 0 0, L_0000020a8553d7f0;  1 drivers
v0000020a8545ab40_0 .net "sum", 0 0, L_0000020a8553c830;  1 drivers
S_0000020a85453600 .scope generate, "fa_gen[16]" "fa_gen[16]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395a40 .param/l "i" 0 4 21, +C4<010000>;
S_0000020a85452ca0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553da20 .functor XOR 1, L_0000020a854d7ed0, L_0000020a854d8650, C4<0>, C4<0>;
L_0000020a8553d470 .functor XOR 1, L_0000020a8553da20, L_0000020a854d6fd0, C4<0>, C4<0>;
L_0000020a8553d860 .functor AND 1, L_0000020a854d7ed0, L_0000020a854d8650, C4<1>, C4<1>;
L_0000020a8553dbe0 .functor AND 1, L_0000020a854d7ed0, L_0000020a854d6fd0, C4<1>, C4<1>;
L_0000020a8553da90 .functor OR 1, L_0000020a8553d860, L_0000020a8553dbe0, C4<0>, C4<0>;
L_0000020a8553dfd0 .functor AND 1, L_0000020a854d8650, L_0000020a854d6fd0, C4<1>, C4<1>;
L_0000020a8553c750 .functor OR 1, L_0000020a8553da90, L_0000020a8553dfd0, C4<0>, C4<0>;
v0000020a8545a820_0 .net *"_ivl_0", 0 0, L_0000020a8553da20;  1 drivers
v0000020a8545a8c0_0 .net *"_ivl_10", 0 0, L_0000020a8553dfd0;  1 drivers
v0000020a85459f60_0 .net *"_ivl_4", 0 0, L_0000020a8553d860;  1 drivers
v0000020a8545b0e0_0 .net *"_ivl_6", 0 0, L_0000020a8553dbe0;  1 drivers
v0000020a8545ac80_0 .net *"_ivl_8", 0 0, L_0000020a8553da90;  1 drivers
v0000020a8545a000_0 .net "a", 0 0, L_0000020a854d7ed0;  1 drivers
v0000020a8545ad20_0 .net "b", 0 0, L_0000020a854d8650;  1 drivers
v0000020a8545adc0_0 .net "cin", 0 0, L_0000020a854d6fd0;  1 drivers
v0000020a8545af00_0 .net "cout", 0 0, L_0000020a8553c750;  1 drivers
v0000020a8545afa0_0 .net "sum", 0 0, L_0000020a8553d470;  1 drivers
S_0000020a85453150 .scope generate, "fa_gen[17]" "fa_gen[17]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a853959c0 .param/l "i" 0 4 21, +C4<010001>;
S_0000020a854524d0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553cad0 .functor XOR 1, L_0000020a854d77f0, L_0000020a854d86f0, C4<0>, C4<0>;
L_0000020a8553d940 .functor XOR 1, L_0000020a8553cad0, L_0000020a854d67b0, C4<0>, C4<0>;
L_0000020a8553db00 .functor AND 1, L_0000020a854d77f0, L_0000020a854d86f0, C4<1>, C4<1>;
L_0000020a8553cfa0 .functor AND 1, L_0000020a854d77f0, L_0000020a854d67b0, C4<1>, C4<1>;
L_0000020a8553d010 .functor OR 1, L_0000020a8553db00, L_0000020a8553cfa0, C4<0>, C4<0>;
L_0000020a8553d1d0 .functor AND 1, L_0000020a854d86f0, L_0000020a854d67b0, C4<1>, C4<1>;
L_0000020a8553e580 .functor OR 1, L_0000020a8553d010, L_0000020a8553d1d0, C4<0>, C4<0>;
v0000020a8545b040_0 .net *"_ivl_0", 0 0, L_0000020a8553cad0;  1 drivers
v0000020a8545b220_0 .net *"_ivl_10", 0 0, L_0000020a8553d1d0;  1 drivers
v0000020a8545b2c0_0 .net *"_ivl_4", 0 0, L_0000020a8553db00;  1 drivers
v0000020a8545d7a0_0 .net *"_ivl_6", 0 0, L_0000020a8553cfa0;  1 drivers
v0000020a8545c6c0_0 .net *"_ivl_8", 0 0, L_0000020a8553d010;  1 drivers
v0000020a8545bea0_0 .net "a", 0 0, L_0000020a854d77f0;  1 drivers
v0000020a8545c580_0 .net "b", 0 0, L_0000020a854d86f0;  1 drivers
v0000020a8545bcc0_0 .net "cin", 0 0, L_0000020a854d67b0;  1 drivers
v0000020a8545c8a0_0 .net "cout", 0 0, L_0000020a8553e580;  1 drivers
v0000020a8545de80_0 .net "sum", 0 0, L_0000020a8553d940;  1 drivers
S_0000020a85453ab0 .scope generate, "fa_gen[18]" "fa_gen[18]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395540 .param/l "i" 0 4 21, +C4<010010>;
S_0000020a85453c40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85453ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553f850 .functor XOR 1, L_0000020a854d8330, L_0000020a854d6490, C4<0>, C4<0>;
L_0000020a8553f7e0 .functor XOR 1, L_0000020a8553f850, L_0000020a854d8790, C4<0>, C4<0>;
L_0000020a8553f380 .functor AND 1, L_0000020a854d8330, L_0000020a854d6490, C4<1>, C4<1>;
L_0000020a8553e820 .functor AND 1, L_0000020a854d8330, L_0000020a854d8790, C4<1>, C4<1>;
L_0000020a8553f000 .functor OR 1, L_0000020a8553f380, L_0000020a8553e820, C4<0>, C4<0>;
L_0000020a8553ee40 .functor AND 1, L_0000020a854d6490, L_0000020a854d8790, C4<1>, C4<1>;
L_0000020a8553fa80 .functor OR 1, L_0000020a8553f000, L_0000020a8553ee40, C4<0>, C4<0>;
v0000020a8545bf40_0 .net *"_ivl_0", 0 0, L_0000020a8553f850;  1 drivers
v0000020a8545e060_0 .net *"_ivl_10", 0 0, L_0000020a8553ee40;  1 drivers
v0000020a8545c760_0 .net *"_ivl_4", 0 0, L_0000020a8553f380;  1 drivers
v0000020a8545d660_0 .net *"_ivl_6", 0 0, L_0000020a8553e820;  1 drivers
v0000020a8545c080_0 .net *"_ivl_8", 0 0, L_0000020a8553f000;  1 drivers
v0000020a8545c800_0 .net "a", 0 0, L_0000020a854d8330;  1 drivers
v0000020a8545d020_0 .net "b", 0 0, L_0000020a854d6490;  1 drivers
v0000020a8545c1c0_0 .net "cin", 0 0, L_0000020a854d8790;  1 drivers
v0000020a8545e1a0_0 .net "cout", 0 0, L_0000020a8553fa80;  1 drivers
v0000020a8545df20_0 .net "sum", 0 0, L_0000020a8553f7e0;  1 drivers
S_0000020a85452b10 .scope generate, "fa_gen[19]" "fa_gen[19]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394f40 .param/l "i" 0 4 21, +C4<010011>;
S_0000020a85464810 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85452b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553f070 .functor XOR 1, L_0000020a854d7610, L_0000020a854d8830, C4<0>, C4<0>;
L_0000020a8553e3c0 .functor XOR 1, L_0000020a8553f070, L_0000020a854d7390, C4<0>, C4<0>;
L_0000020a8553eeb0 .functor AND 1, L_0000020a854d7610, L_0000020a854d8830, C4<1>, C4<1>;
L_0000020a8553e900 .functor AND 1, L_0000020a854d7610, L_0000020a854d7390, C4<1>, C4<1>;
L_0000020a8553e9e0 .functor OR 1, L_0000020a8553eeb0, L_0000020a8553e900, C4<0>, C4<0>;
L_0000020a8553f770 .functor AND 1, L_0000020a854d8830, L_0000020a854d7390, C4<1>, C4<1>;
L_0000020a8553e350 .functor OR 1, L_0000020a8553e9e0, L_0000020a8553f770, C4<0>, C4<0>;
v0000020a8545ca80_0 .net *"_ivl_0", 0 0, L_0000020a8553f070;  1 drivers
v0000020a8545e100_0 .net *"_ivl_10", 0 0, L_0000020a8553f770;  1 drivers
v0000020a8545dd40_0 .net *"_ivl_4", 0 0, L_0000020a8553eeb0;  1 drivers
v0000020a8545d5c0_0 .net *"_ivl_6", 0 0, L_0000020a8553e900;  1 drivers
v0000020a8545ce40_0 .net *"_ivl_8", 0 0, L_0000020a8553e9e0;  1 drivers
v0000020a8545cd00_0 .net "a", 0 0, L_0000020a854d7610;  1 drivers
v0000020a8545d200_0 .net "b", 0 0, L_0000020a854d8830;  1 drivers
v0000020a8545d840_0 .net "cin", 0 0, L_0000020a854d7390;  1 drivers
v0000020a8545c4e0_0 .net "cout", 0 0, L_0000020a8553e350;  1 drivers
v0000020a8545d8e0_0 .net "sum", 0 0, L_0000020a8553e3c0;  1 drivers
S_0000020a85464360 .scope generate, "fa_gen[20]" "fa_gen[20]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395000 .param/l "i" 0 4 21, +C4<010100>;
S_0000020a85465620 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85464360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553f460 .functor XOR 1, L_0000020a854d6670, L_0000020a854d7c50, C4<0>, C4<0>;
L_0000020a8553f310 .functor XOR 1, L_0000020a8553f460, L_0000020a854d60d0, C4<0>, C4<0>;
L_0000020a8553f230 .functor AND 1, L_0000020a854d6670, L_0000020a854d7c50, C4<1>, C4<1>;
L_0000020a8553e7b0 .functor AND 1, L_0000020a854d6670, L_0000020a854d60d0, C4<1>, C4<1>;
L_0000020a8553f8c0 .functor OR 1, L_0000020a8553f230, L_0000020a8553e7b0, C4<0>, C4<0>;
L_0000020a8553f0e0 .functor AND 1, L_0000020a854d7c50, L_0000020a854d60d0, C4<1>, C4<1>;
L_0000020a8553ef20 .functor OR 1, L_0000020a8553f8c0, L_0000020a8553f0e0, C4<0>, C4<0>;
v0000020a8545cbc0_0 .net *"_ivl_0", 0 0, L_0000020a8553f460;  1 drivers
v0000020a8545d700_0 .net *"_ivl_10", 0 0, L_0000020a8553f0e0;  1 drivers
v0000020a8545c300_0 .net *"_ivl_4", 0 0, L_0000020a8553f230;  1 drivers
v0000020a8545c260_0 .net *"_ivl_6", 0 0, L_0000020a8553e7b0;  1 drivers
v0000020a8545c620_0 .net *"_ivl_8", 0 0, L_0000020a8553f8c0;  1 drivers
v0000020a8545d0c0_0 .net "a", 0 0, L_0000020a854d6670;  1 drivers
v0000020a8545bfe0_0 .net "b", 0 0, L_0000020a854d7c50;  1 drivers
v0000020a8545cda0_0 .net "cin", 0 0, L_0000020a854d60d0;  1 drivers
v0000020a8545c440_0 .net "cout", 0 0, L_0000020a8553ef20;  1 drivers
v0000020a8545dac0_0 .net "sum", 0 0, L_0000020a8553f310;  1 drivers
S_0000020a854649a0 .scope generate, "fa_gen[21]" "fa_gen[21]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a853952c0 .param/l "i" 0 4 21, +C4<010101>;
S_0000020a85465c60 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854649a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553f150 .functor XOR 1, L_0000020a854d6990, L_0000020a854d6f30, C4<0>, C4<0>;
L_0000020a8553f2a0 .functor XOR 1, L_0000020a8553f150, L_0000020a854d7a70, C4<0>, C4<0>;
L_0000020a8553eba0 .functor AND 1, L_0000020a854d6990, L_0000020a854d6f30, C4<1>, C4<1>;
L_0000020a8553e890 .functor AND 1, L_0000020a854d6990, L_0000020a854d7a70, C4<1>, C4<1>;
L_0000020a8553f930 .functor OR 1, L_0000020a8553eba0, L_0000020a8553e890, C4<0>, C4<0>;
L_0000020a8553ed60 .functor AND 1, L_0000020a854d6f30, L_0000020a854d7a70, C4<1>, C4<1>;
L_0000020a8553f9a0 .functor OR 1, L_0000020a8553f930, L_0000020a8553ed60, C4<0>, C4<0>;
v0000020a8545d3e0_0 .net *"_ivl_0", 0 0, L_0000020a8553f150;  1 drivers
v0000020a8545cc60_0 .net *"_ivl_10", 0 0, L_0000020a8553ed60;  1 drivers
v0000020a8545c940_0 .net *"_ivl_4", 0 0, L_0000020a8553eba0;  1 drivers
v0000020a8545c120_0 .net *"_ivl_6", 0 0, L_0000020a8553e890;  1 drivers
v0000020a8545c9e0_0 .net *"_ivl_8", 0 0, L_0000020a8553f930;  1 drivers
v0000020a8545d520_0 .net "a", 0 0, L_0000020a854d6990;  1 drivers
v0000020a8545cb20_0 .net "b", 0 0, L_0000020a854d6f30;  1 drivers
v0000020a8545d2a0_0 .net "cin", 0 0, L_0000020a854d7a70;  1 drivers
v0000020a8545bc20_0 .net "cout", 0 0, L_0000020a8553f9a0;  1 drivers
v0000020a8545cee0_0 .net "sum", 0 0, L_0000020a8553f2a0;  1 drivers
S_0000020a85465df0 .scope generate, "fa_gen[22]" "fa_gen[22]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395d40 .param/l "i" 0 4 21, +C4<010110>;
S_0000020a85464cc0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85465df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553ef90 .functor XOR 1, L_0000020a854d7070, L_0000020a854d6ad0, C4<0>, C4<0>;
L_0000020a8553faf0 .functor XOR 1, L_0000020a8553ef90, L_0000020a854d8010, C4<0>, C4<0>;
L_0000020a8553f4d0 .functor AND 1, L_0000020a854d7070, L_0000020a854d6ad0, C4<1>, C4<1>;
L_0000020a8553fa10 .functor AND 1, L_0000020a854d7070, L_0000020a854d8010, C4<1>, C4<1>;
L_0000020a8553f690 .functor OR 1, L_0000020a8553f4d0, L_0000020a8553fa10, C4<0>, C4<0>;
L_0000020a8553f1c0 .functor AND 1, L_0000020a854d6ad0, L_0000020a854d8010, C4<1>, C4<1>;
L_0000020a8553f3f0 .functor OR 1, L_0000020a8553f690, L_0000020a8553f1c0, C4<0>, C4<0>;
v0000020a8545bd60_0 .net *"_ivl_0", 0 0, L_0000020a8553ef90;  1 drivers
v0000020a8545db60_0 .net *"_ivl_10", 0 0, L_0000020a8553f1c0;  1 drivers
v0000020a8545cf80_0 .net *"_ivl_4", 0 0, L_0000020a8553f4d0;  1 drivers
v0000020a8545d980_0 .net *"_ivl_6", 0 0, L_0000020a8553fa10;  1 drivers
v0000020a8545dca0_0 .net *"_ivl_8", 0 0, L_0000020a8553f690;  1 drivers
v0000020a8545c3a0_0 .net "a", 0 0, L_0000020a854d7070;  1 drivers
v0000020a8545da20_0 .net "b", 0 0, L_0000020a854d6ad0;  1 drivers
v0000020a8545e240_0 .net "cin", 0 0, L_0000020a854d8010;  1 drivers
v0000020a8545e2e0_0 .net "cout", 0 0, L_0000020a8553f3f0;  1 drivers
v0000020a8545d160_0 .net "sum", 0 0, L_0000020a8553faf0;  1 drivers
S_0000020a85464e50 .scope generate, "fa_gen[23]" "fa_gen[23]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394e00 .param/l "i" 0 4 21, +C4<010111>;
S_0000020a854657b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85464e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553f540 .functor XOR 1, L_0000020a854d79d0, L_0000020a854d7b10, C4<0>, C4<0>;
L_0000020a8553e970 .functor XOR 1, L_0000020a8553f540, L_0000020a854d6b70, C4<0>, C4<0>;
L_0000020a8553f5b0 .functor AND 1, L_0000020a854d79d0, L_0000020a854d7b10, C4<1>, C4<1>;
L_0000020a8553ea50 .functor AND 1, L_0000020a854d79d0, L_0000020a854d6b70, C4<1>, C4<1>;
L_0000020a8553eb30 .functor OR 1, L_0000020a8553f5b0, L_0000020a8553ea50, C4<0>, C4<0>;
L_0000020a8553fb60 .functor AND 1, L_0000020a854d7b10, L_0000020a854d6b70, C4<1>, C4<1>;
L_0000020a8553fbd0 .functor OR 1, L_0000020a8553eb30, L_0000020a8553fb60, C4<0>, C4<0>;
v0000020a8545d340_0 .net *"_ivl_0", 0 0, L_0000020a8553f540;  1 drivers
v0000020a8545d480_0 .net *"_ivl_10", 0 0, L_0000020a8553fb60;  1 drivers
v0000020a8545bb80_0 .net *"_ivl_4", 0 0, L_0000020a8553f5b0;  1 drivers
v0000020a8545be00_0 .net *"_ivl_6", 0 0, L_0000020a8553ea50;  1 drivers
v0000020a8545dc00_0 .net *"_ivl_8", 0 0, L_0000020a8553eb30;  1 drivers
v0000020a8545dde0_0 .net "a", 0 0, L_0000020a854d79d0;  1 drivers
v0000020a8545dfc0_0 .net "b", 0 0, L_0000020a854d7b10;  1 drivers
v0000020a8545f280_0 .net "cin", 0 0, L_0000020a854d6b70;  1 drivers
v0000020a8545fa00_0 .net "cout", 0 0, L_0000020a8553fbd0;  1 drivers
v0000020a8545eb00_0 .net "sum", 0 0, L_0000020a8553e970;  1 drivers
S_0000020a85465300 .scope generate, "fa_gen[24]" "fa_gen[24]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395600 .param/l "i" 0 4 21, +C4<011000>;
S_0000020a85464b30 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85465300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553ec80 .functor XOR 1, L_0000020a854d74d0, L_0000020a854d81f0, C4<0>, C4<0>;
L_0000020a8553fc40 .functor XOR 1, L_0000020a8553ec80, L_0000020a854d6a30, C4<0>, C4<0>;
L_0000020a8553f620 .functor AND 1, L_0000020a854d74d0, L_0000020a854d81f0, C4<1>, C4<1>;
L_0000020a8553e5f0 .functor AND 1, L_0000020a854d74d0, L_0000020a854d6a30, C4<1>, C4<1>;
L_0000020a8553f700 .functor OR 1, L_0000020a8553f620, L_0000020a8553e5f0, C4<0>, C4<0>;
L_0000020a8553e270 .functor AND 1, L_0000020a854d81f0, L_0000020a854d6a30, C4<1>, C4<1>;
L_0000020a8553e430 .functor OR 1, L_0000020a8553f700, L_0000020a8553e270, C4<0>, C4<0>;
v0000020a85460180_0 .net *"_ivl_0", 0 0, L_0000020a8553ec80;  1 drivers
v0000020a8545ec40_0 .net *"_ivl_10", 0 0, L_0000020a8553e270;  1 drivers
v0000020a8545f500_0 .net *"_ivl_4", 0 0, L_0000020a8553f620;  1 drivers
v0000020a8545f140_0 .net *"_ivl_6", 0 0, L_0000020a8553e5f0;  1 drivers
v0000020a8545f5a0_0 .net *"_ivl_8", 0 0, L_0000020a8553f700;  1 drivers
v0000020a8545faa0_0 .net "a", 0 0, L_0000020a854d74d0;  1 drivers
v0000020a8545fb40_0 .net "b", 0 0, L_0000020a854d81f0;  1 drivers
v0000020a8545e6a0_0 .net "cin", 0 0, L_0000020a854d6a30;  1 drivers
v0000020a8545f6e0_0 .net "cout", 0 0, L_0000020a8553e430;  1 drivers
v0000020a8545fbe0_0 .net "sum", 0 0, L_0000020a8553fc40;  1 drivers
S_0000020a85465f80 .scope generate, "fa_gen[25]" "fa_gen[25]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395a00 .param/l "i" 0 4 21, +C4<011001>;
S_0000020a85466110 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85465f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553fe00 .functor XOR 1, L_0000020a854d7110, L_0000020a854d83d0, C4<0>, C4<0>;
L_0000020a8553fcb0 .functor XOR 1, L_0000020a8553fe00, L_0000020a854d62b0, C4<0>, C4<0>;
L_0000020a8553fd20 .functor AND 1, L_0000020a854d7110, L_0000020a854d83d0, C4<1>, C4<1>;
L_0000020a8553fd90 .functor AND 1, L_0000020a854d7110, L_0000020a854d62b0, C4<1>, C4<1>;
L_0000020a8553e2e0 .functor OR 1, L_0000020a8553fd20, L_0000020a8553fd90, C4<0>, C4<0>;
L_0000020a8553e4a0 .functor AND 1, L_0000020a854d83d0, L_0000020a854d62b0, C4<1>, C4<1>;
L_0000020a8553e510 .functor OR 1, L_0000020a8553e2e0, L_0000020a8553e4a0, C4<0>, C4<0>;
v0000020a85460400_0 .net *"_ivl_0", 0 0, L_0000020a8553fe00;  1 drivers
v0000020a85460040_0 .net *"_ivl_10", 0 0, L_0000020a8553e4a0;  1 drivers
v0000020a854600e0_0 .net *"_ivl_4", 0 0, L_0000020a8553fd20;  1 drivers
v0000020a8545f3c0_0 .net *"_ivl_6", 0 0, L_0000020a8553fd90;  1 drivers
v0000020a8545fd20_0 .net *"_ivl_8", 0 0, L_0000020a8553e2e0;  1 drivers
v0000020a8545fc80_0 .net "a", 0 0, L_0000020a854d7110;  1 drivers
v0000020a85460220_0 .net "b", 0 0, L_0000020a854d83d0;  1 drivers
v0000020a8545ff00_0 .net "cin", 0 0, L_0000020a854d62b0;  1 drivers
v0000020a8545f0a0_0 .net "cout", 0 0, L_0000020a8553e510;  1 drivers
v0000020a8545f1e0_0 .net "sum", 0 0, L_0000020a8553fcb0;  1 drivers
S_0000020a854644f0 .scope generate, "fa_gen[26]" "fa_gen[26]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395280 .param/l "i" 0 4 21, +C4<011010>;
S_0000020a85464680 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854644f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553e660 .functor XOR 1, L_0000020a854d8470, L_0000020a854d71b0, C4<0>, C4<0>;
L_0000020a8553e6d0 .functor XOR 1, L_0000020a8553e660, L_0000020a854d7250, C4<0>, C4<0>;
L_0000020a8553e740 .functor AND 1, L_0000020a854d8470, L_0000020a854d71b0, C4<1>, C4<1>;
L_0000020a8553eac0 .functor AND 1, L_0000020a854d8470, L_0000020a854d7250, C4<1>, C4<1>;
L_0000020a8553ec10 .functor OR 1, L_0000020a8553e740, L_0000020a8553eac0, C4<0>, C4<0>;
L_0000020a8553ecf0 .functor AND 1, L_0000020a854d71b0, L_0000020a854d7250, C4<1>, C4<1>;
L_0000020a8553edd0 .functor OR 1, L_0000020a8553ec10, L_0000020a8553ecf0, C4<0>, C4<0>;
v0000020a8545fdc0_0 .net *"_ivl_0", 0 0, L_0000020a8553e660;  1 drivers
v0000020a8545e7e0_0 .net *"_ivl_10", 0 0, L_0000020a8553ecf0;  1 drivers
v0000020a8545fe60_0 .net *"_ivl_4", 0 0, L_0000020a8553e740;  1 drivers
v0000020a8545eec0_0 .net *"_ivl_6", 0 0, L_0000020a8553eac0;  1 drivers
v0000020a8545ece0_0 .net *"_ivl_8", 0 0, L_0000020a8553ec10;  1 drivers
v0000020a8545ffa0_0 .net "a", 0 0, L_0000020a854d8470;  1 drivers
v0000020a8545ef60_0 .net "b", 0 0, L_0000020a854d71b0;  1 drivers
v0000020a854602c0_0 .net "cin", 0 0, L_0000020a854d7250;  1 drivers
v0000020a85460680_0 .net "cout", 0 0, L_0000020a8553edd0;  1 drivers
v0000020a85460a40_0 .net "sum", 0 0, L_0000020a8553e6d0;  1 drivers
S_0000020a85464fe0 .scope generate, "fa_gen[27]" "fa_gen[27]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395380 .param/l "i" 0 4 21, +C4<011011>;
S_0000020a85465170 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85464fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85541530 .functor XOR 1, L_0000020a854d6170, L_0000020a854d7bb0, C4<0>, C4<0>;
L_0000020a85540260 .functor XOR 1, L_0000020a85541530, L_0000020a854d7cf0, C4<0>, C4<0>;
L_0000020a85541680 .functor AND 1, L_0000020a854d6170, L_0000020a854d7bb0, C4<1>, C4<1>;
L_0000020a85541610 .functor AND 1, L_0000020a854d6170, L_0000020a854d7cf0, C4<1>, C4<1>;
L_0000020a855416f0 .functor OR 1, L_0000020a85541680, L_0000020a85541610, C4<0>, C4<0>;
L_0000020a85540ab0 .functor AND 1, L_0000020a854d7bb0, L_0000020a854d7cf0, C4<1>, C4<1>;
L_0000020a85540f80 .functor OR 1, L_0000020a855416f0, L_0000020a85540ab0, C4<0>, C4<0>;
v0000020a8545f8c0_0 .net *"_ivl_0", 0 0, L_0000020a85541530;  1 drivers
v0000020a8545eba0_0 .net *"_ivl_10", 0 0, L_0000020a85540ab0;  1 drivers
v0000020a85460360_0 .net *"_ivl_4", 0 0, L_0000020a85541680;  1 drivers
v0000020a8545e880_0 .net *"_ivl_6", 0 0, L_0000020a85541610;  1 drivers
v0000020a85460ae0_0 .net *"_ivl_8", 0 0, L_0000020a855416f0;  1 drivers
v0000020a8545ea60_0 .net "a", 0 0, L_0000020a854d6170;  1 drivers
v0000020a854604a0_0 .net "b", 0 0, L_0000020a854d7bb0;  1 drivers
v0000020a8545e740_0 .net "cin", 0 0, L_0000020a854d7cf0;  1 drivers
v0000020a8545f000_0 .net "cout", 0 0, L_0000020a85540f80;  1 drivers
v0000020a85460540_0 .net "sum", 0 0, L_0000020a85540260;  1 drivers
S_0000020a85465490 .scope generate, "fa_gen[28]" "fa_gen[28]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395700 .param/l "i" 0 4 21, +C4<011100>;
S_0000020a85465940 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85465490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85541760 .functor XOR 1, L_0000020a854d7d90, L_0000020a854d8510, C4<0>, C4<0>;
L_0000020a855411b0 .functor XOR 1, L_0000020a85541760, L_0000020a854d6c10, C4<0>, C4<0>;
L_0000020a8553ffc0 .functor AND 1, L_0000020a854d7d90, L_0000020a854d8510, C4<1>, C4<1>;
L_0000020a85540490 .functor AND 1, L_0000020a854d7d90, L_0000020a854d6c10, C4<1>, C4<1>;
L_0000020a855415a0 .functor OR 1, L_0000020a8553ffc0, L_0000020a85540490, C4<0>, C4<0>;
L_0000020a85541450 .functor AND 1, L_0000020a854d8510, L_0000020a854d6c10, C4<1>, C4<1>;
L_0000020a85540c00 .functor OR 1, L_0000020a855415a0, L_0000020a85541450, C4<0>, C4<0>;
v0000020a854605e0_0 .net *"_ivl_0", 0 0, L_0000020a85541760;  1 drivers
v0000020a8545f320_0 .net *"_ivl_10", 0 0, L_0000020a85541450;  1 drivers
v0000020a8545ed80_0 .net *"_ivl_4", 0 0, L_0000020a8553ffc0;  1 drivers
v0000020a854607c0_0 .net *"_ivl_6", 0 0, L_0000020a85540490;  1 drivers
v0000020a85460860_0 .net *"_ivl_8", 0 0, L_0000020a855415a0;  1 drivers
v0000020a8545f460_0 .net "a", 0 0, L_0000020a854d7d90;  1 drivers
v0000020a85460720_0 .net "b", 0 0, L_0000020a854d8510;  1 drivers
v0000020a85460900_0 .net "cin", 0 0, L_0000020a854d6c10;  1 drivers
v0000020a8545f960_0 .net "cout", 0 0, L_0000020a85540c00;  1 drivers
v0000020a8545e9c0_0 .net "sum", 0 0, L_0000020a855411b0;  1 drivers
S_0000020a85465ad0 .scope generate, "fa_gen[29]" "fa_gen[29]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85394fc0 .param/l "i" 0 4 21, +C4<011101>;
S_0000020a85467ae0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85465ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855413e0 .functor XOR 1, L_0000020a854d6210, L_0000020a854d68f0, C4<0>, C4<0>;
L_0000020a8553ff50 .functor XOR 1, L_0000020a855413e0, L_0000020a854d6cb0, C4<0>, C4<0>;
L_0000020a85541840 .functor AND 1, L_0000020a854d6210, L_0000020a854d68f0, C4<1>, C4<1>;
L_0000020a85540ea0 .functor AND 1, L_0000020a854d6210, L_0000020a854d6cb0, C4<1>, C4<1>;
L_0000020a855418b0 .functor OR 1, L_0000020a85541840, L_0000020a85540ea0, C4<0>, C4<0>;
L_0000020a85540b20 .functor AND 1, L_0000020a854d68f0, L_0000020a854d6cb0, C4<1>, C4<1>;
L_0000020a85541140 .functor OR 1, L_0000020a855418b0, L_0000020a85540b20, C4<0>, C4<0>;
v0000020a854609a0_0 .net *"_ivl_0", 0 0, L_0000020a855413e0;  1 drivers
v0000020a8545e380_0 .net *"_ivl_10", 0 0, L_0000020a85540b20;  1 drivers
v0000020a8545f640_0 .net *"_ivl_4", 0 0, L_0000020a85541840;  1 drivers
v0000020a8545e420_0 .net *"_ivl_6", 0 0, L_0000020a85540ea0;  1 drivers
v0000020a8545e920_0 .net *"_ivl_8", 0 0, L_0000020a855418b0;  1 drivers
v0000020a8545f780_0 .net "a", 0 0, L_0000020a854d6210;  1 drivers
v0000020a8545f820_0 .net "b", 0 0, L_0000020a854d68f0;  1 drivers
v0000020a8545e4c0_0 .net "cin", 0 0, L_0000020a854d6cb0;  1 drivers
v0000020a8545e560_0 .net "cout", 0 0, L_0000020a85541140;  1 drivers
v0000020a8545e600_0 .net "sum", 0 0, L_0000020a8553ff50;  1 drivers
S_0000020a85466690 .scope generate, "fa_gen[30]" "fa_gen[30]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395580 .param/l "i" 0 4 21, +C4<011110>;
S_0000020a854669b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85466690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8553fe70 .functor XOR 1, L_0000020a854d6350, L_0000020a854d63f0, C4<0>, C4<0>;
L_0000020a85540570 .functor XOR 1, L_0000020a8553fe70, L_0000020a854d6710, C4<0>, C4<0>;
L_0000020a85540110 .functor AND 1, L_0000020a854d6350, L_0000020a854d63f0, C4<1>, C4<1>;
L_0000020a855417d0 .functor AND 1, L_0000020a854d6350, L_0000020a854d6710, C4<1>, C4<1>;
L_0000020a85541920 .functor OR 1, L_0000020a85540110, L_0000020a855417d0, C4<0>, C4<0>;
L_0000020a85540ce0 .functor AND 1, L_0000020a854d63f0, L_0000020a854d6710, C4<1>, C4<1>;
L_0000020a855414c0 .functor OR 1, L_0000020a85541920, L_0000020a85540ce0, C4<0>, C4<0>;
v0000020a8545ee20_0 .net *"_ivl_0", 0 0, L_0000020a8553fe70;  1 drivers
v0000020a85461a80_0 .net *"_ivl_10", 0 0, L_0000020a85540ce0;  1 drivers
v0000020a85462c00_0 .net *"_ivl_4", 0 0, L_0000020a85540110;  1 drivers
v0000020a85461b20_0 .net *"_ivl_6", 0 0, L_0000020a855417d0;  1 drivers
v0000020a85462fc0_0 .net *"_ivl_8", 0 0, L_0000020a85541920;  1 drivers
v0000020a854611c0_0 .net "a", 0 0, L_0000020a854d6350;  1 drivers
v0000020a854631a0_0 .net "b", 0 0, L_0000020a854d63f0;  1 drivers
v0000020a85460d60_0 .net "cin", 0 0, L_0000020a854d6710;  1 drivers
v0000020a85461ee0_0 .net "cout", 0 0, L_0000020a855414c0;  1 drivers
v0000020a85462160_0 .net "sum", 0 0, L_0000020a85540570;  1 drivers
S_0000020a85468120 .scope generate, "fa_gen[31]" "fa_gen[31]" 4 21, 4 21 0, S_0000020a85450970;
 .timescale 0 0;
P_0000020a85395100 .param/l "i" 0 4 21, +C4<011111>;
S_0000020a85467630 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85468120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85540420 .functor XOR 1, L_0000020a854d99b0, L_0000020a854da8b0, C4<0>, C4<0>;
L_0000020a85541220 .functor XOR 1, L_0000020a85540420, L_0000020a854d9a50, C4<0>, C4<0>;
L_0000020a85540030 .functor AND 1, L_0000020a854d99b0, L_0000020a854da8b0, C4<1>, C4<1>;
L_0000020a855409d0 .functor AND 1, L_0000020a854d99b0, L_0000020a854d9a50, C4<1>, C4<1>;
L_0000020a85540180 .functor OR 1, L_0000020a85540030, L_0000020a855409d0, C4<0>, C4<0>;
L_0000020a85540340 .functor AND 1, L_0000020a854da8b0, L_0000020a854d9a50, C4<1>, C4<1>;
L_0000020a855400a0 .functor OR 1, L_0000020a85540180, L_0000020a85540340, C4<0>, C4<0>;
v0000020a85462480_0 .net *"_ivl_0", 0 0, L_0000020a85540420;  1 drivers
v0000020a85462b60_0 .net *"_ivl_10", 0 0, L_0000020a85540340;  1 drivers
v0000020a854614e0_0 .net *"_ivl_4", 0 0, L_0000020a85540030;  1 drivers
v0000020a85461e40_0 .net *"_ivl_6", 0 0, L_0000020a855409d0;  1 drivers
v0000020a85462ca0_0 .net *"_ivl_8", 0 0, L_0000020a85540180;  1 drivers
v0000020a85462980_0 .net "a", 0 0, L_0000020a854d99b0;  1 drivers
v0000020a85462d40_0 .net "b", 0 0, L_0000020a854da8b0;  1 drivers
v0000020a85461440_0 .net "cin", 0 0, L_0000020a854d9a50;  1 drivers
v0000020a854627a0_0 .net "cout", 0 0, L_0000020a855400a0;  1 drivers
v0000020a85462700_0 .net "sum", 0 0, L_0000020a85541220;  1 drivers
S_0000020a85466820 .scope module, "rca_final_high_inst" "rca_32bit" 3 70, 4 3 0, S_0000020a853f20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8557e710 .functor BUFZ 1, L_0000020a854dced0, C4<0>, C4<0>, C4<0>;
v0000020a85476c50_0 .net *"_ivl_229", 0 0, L_0000020a8557e710;  1 drivers
v0000020a85476070_0 .net "a", 31 0, L_0000020a85540500;  alias, 1 drivers
L_0000020a854f27e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a854764d0_0 .net "b", 31 0, L_0000020a854f27e0;  1 drivers
v0000020a854769d0_0 .net "c", 32 0, L_0000020a854e0530;  1 drivers
v0000020a854773d0_0 .net "cin", 0 0, L_0000020a854dced0;  alias, 1 drivers
v0000020a85476d90_0 .net "cout", 0 0, L_0000020a854e2650;  1 drivers
v0000020a85476e30_0 .net "sum", 31 0, L_0000020a854e11b0;  alias, 1 drivers
L_0000020a854dd0b0 .part L_0000020a85540500, 0, 1;
L_0000020a854dd3d0 .part L_0000020a854f27e0, 0, 1;
L_0000020a854dd470 .part L_0000020a854e0530, 0, 1;
L_0000020a854dbfd0 .part L_0000020a85540500, 1, 1;
L_0000020a854db2b0 .part L_0000020a854f27e0, 1, 1;
L_0000020a854dd510 .part L_0000020a854e0530, 1, 1;
L_0000020a854dd650 .part L_0000020a85540500, 2, 1;
L_0000020a854dd6f0 .part L_0000020a854f27e0, 2, 1;
L_0000020a854db710 .part L_0000020a854e0530, 2, 1;
L_0000020a854db7b0 .part L_0000020a85540500, 3, 1;
L_0000020a854db850 .part L_0000020a854f27e0, 3, 1;
L_0000020a854dd790 .part L_0000020a854e0530, 3, 1;
L_0000020a854db0d0 .part L_0000020a85540500, 4, 1;
L_0000020a854dc070 .part L_0000020a854f27e0, 4, 1;
L_0000020a854db8f0 .part L_0000020a854e0530, 4, 1;
L_0000020a854db210 .part L_0000020a85540500, 5, 1;
L_0000020a854db990 .part L_0000020a854f27e0, 5, 1;
L_0000020a854dbad0 .part L_0000020a854e0530, 5, 1;
L_0000020a854dbcb0 .part L_0000020a85540500, 6, 1;
L_0000020a854dbc10 .part L_0000020a854f27e0, 6, 1;
L_0000020a854dbd50 .part L_0000020a854e0530, 6, 1;
L_0000020a854ddb50 .part L_0000020a85540500, 7, 1;
L_0000020a854dee10 .part L_0000020a854f27e0, 7, 1;
L_0000020a854de730 .part L_0000020a854e0530, 7, 1;
L_0000020a854df3b0 .part L_0000020a85540500, 8, 1;
L_0000020a854deb90 .part L_0000020a854f27e0, 8, 1;
L_0000020a854df950 .part L_0000020a854e0530, 8, 1;
L_0000020a854de7d0 .part L_0000020a85540500, 9, 1;
L_0000020a854de370 .part L_0000020a854f27e0, 9, 1;
L_0000020a854de5f0 .part L_0000020a854e0530, 9, 1;
L_0000020a854dfb30 .part L_0000020a85540500, 10, 1;
L_0000020a854dfa90 .part L_0000020a854f27e0, 10, 1;
L_0000020a854df4f0 .part L_0000020a854e0530, 10, 1;
L_0000020a854deeb0 .part L_0000020a85540500, 11, 1;
L_0000020a854dd8d0 .part L_0000020a854f27e0, 11, 1;
L_0000020a854ddc90 .part L_0000020a854e0530, 11, 1;
L_0000020a854dea50 .part L_0000020a85540500, 12, 1;
L_0000020a854deaf0 .part L_0000020a854f27e0, 12, 1;
L_0000020a854def50 .part L_0000020a854e0530, 12, 1;
L_0000020a854deff0 .part L_0000020a85540500, 13, 1;
L_0000020a854de2d0 .part L_0000020a854f27e0, 13, 1;
L_0000020a854ddbf0 .part L_0000020a854e0530, 13, 1;
L_0000020a854df270 .part L_0000020a85540500, 14, 1;
L_0000020a854de9b0 .part L_0000020a854f27e0, 14, 1;
L_0000020a854dde70 .part L_0000020a854e0530, 14, 1;
L_0000020a854de410 .part L_0000020a85540500, 15, 1;
L_0000020a854df9f0 .part L_0000020a854f27e0, 15, 1;
L_0000020a854df090 .part L_0000020a854e0530, 15, 1;
L_0000020a854dfbd0 .part L_0000020a85540500, 16, 1;
L_0000020a854dfc70 .part L_0000020a854f27e0, 16, 1;
L_0000020a854ded70 .part L_0000020a854e0530, 16, 1;
L_0000020a854ddd30 .part L_0000020a85540500, 17, 1;
L_0000020a854dfd10 .part L_0000020a854f27e0, 17, 1;
L_0000020a854de870 .part L_0000020a854e0530, 17, 1;
L_0000020a854df630 .part L_0000020a85540500, 18, 1;
L_0000020a854dfe50 .part L_0000020a854f27e0, 18, 1;
L_0000020a854de910 .part L_0000020a854e0530, 18, 1;
L_0000020a854ddab0 .part L_0000020a85540500, 19, 1;
L_0000020a854de4b0 .part L_0000020a854f27e0, 19, 1;
L_0000020a854dfdb0 .part L_0000020a854e0530, 19, 1;
L_0000020a854df130 .part L_0000020a85540500, 20, 1;
L_0000020a854dddd0 .part L_0000020a854f27e0, 20, 1;
L_0000020a854df450 .part L_0000020a854e0530, 20, 1;
L_0000020a854dec30 .part L_0000020a85540500, 21, 1;
L_0000020a854ddf10 .part L_0000020a854f27e0, 21, 1;
L_0000020a854df1d0 .part L_0000020a854e0530, 21, 1;
L_0000020a854df590 .part L_0000020a85540500, 22, 1;
L_0000020a854dfef0 .part L_0000020a854f27e0, 22, 1;
L_0000020a854de190 .part L_0000020a854e0530, 22, 1;
L_0000020a854df770 .part L_0000020a85540500, 23, 1;
L_0000020a854dd970 .part L_0000020a854f27e0, 23, 1;
L_0000020a854df310 .part L_0000020a854e0530, 23, 1;
L_0000020a854ddfb0 .part L_0000020a85540500, 24, 1;
L_0000020a854de230 .part L_0000020a854f27e0, 24, 1;
L_0000020a854df6d0 .part L_0000020a854e0530, 24, 1;
L_0000020a854df810 .part L_0000020a85540500, 25, 1;
L_0000020a854dff90 .part L_0000020a854f27e0, 25, 1;
L_0000020a854decd0 .part L_0000020a854e0530, 25, 1;
L_0000020a854df8b0 .part L_0000020a85540500, 26, 1;
L_0000020a854e0030 .part L_0000020a854f27e0, 26, 1;
L_0000020a854dda10 .part L_0000020a854e0530, 26, 1;
L_0000020a854de050 .part L_0000020a85540500, 27, 1;
L_0000020a854de0f0 .part L_0000020a854f27e0, 27, 1;
L_0000020a854de550 .part L_0000020a854e0530, 27, 1;
L_0000020a854de690 .part L_0000020a85540500, 28, 1;
L_0000020a854e0b70 .part L_0000020a854f27e0, 28, 1;
L_0000020a854e0df0 .part L_0000020a854e0530, 28, 1;
L_0000020a854e2330 .part L_0000020a85540500, 29, 1;
L_0000020a854e2290 .part L_0000020a854f27e0, 29, 1;
L_0000020a854e1cf0 .part L_0000020a854e0530, 29, 1;
L_0000020a854e16b0 .part L_0000020a85540500, 30, 1;
L_0000020a854e00d0 .part L_0000020a854f27e0, 30, 1;
L_0000020a854e0490 .part L_0000020a854e0530, 30, 1;
L_0000020a854e1250 .part L_0000020a85540500, 31, 1;
L_0000020a854e12f0 .part L_0000020a854f27e0, 31, 1;
L_0000020a854e0e90 .part L_0000020a854e0530, 31, 1;
LS_0000020a854e11b0_0_0 .concat8 [ 1 1 1 1], L_0000020a85560080, L_0000020a8555f360, L_0000020a8555fbb0, L_0000020a8555fec0;
LS_0000020a854e11b0_0_4 .concat8 [ 1 1 1 1], L_0000020a85561e40, L_0000020a855616d0, L_0000020a85560e80, L_0000020a85561430;
LS_0000020a854e11b0_0_8 .concat8 [ 1 1 1 1], L_0000020a85560a90, L_0000020a855614a0, L_0000020a85561200, L_0000020a85561a50;
LS_0000020a854e11b0_0_12 .concat8 [ 1 1 1 1], L_0000020a85561b30, L_0000020a85584b40, L_0000020a85583c60, L_0000020a85584750;
LS_0000020a854e11b0_0_16 .concat8 [ 1 1 1 1], L_0000020a855849f0, L_0000020a85584520, L_0000020a85584210, L_0000020a855846e0;
LS_0000020a854e11b0_0_20 .concat8 [ 1 1 1 1], L_0000020a85584de0, L_0000020a855839c0, L_0000020a85585a20, L_0000020a85584ec0;
LS_0000020a854e11b0_0_24 .concat8 [ 1 1 1 1], L_0000020a85585240, L_0000020a85585400, L_0000020a85585710, L_0000020a8557f350;
LS_0000020a854e11b0_0_28 .concat8 [ 1 1 1 1], L_0000020a8557e4e0, L_0000020a8557e9b0, L_0000020a8557f040, L_0000020a8557ebe0;
LS_0000020a854e11b0_1_0 .concat8 [ 4 4 4 4], LS_0000020a854e11b0_0_0, LS_0000020a854e11b0_0_4, LS_0000020a854e11b0_0_8, LS_0000020a854e11b0_0_12;
LS_0000020a854e11b0_1_4 .concat8 [ 4 4 4 4], LS_0000020a854e11b0_0_16, LS_0000020a854e11b0_0_20, LS_0000020a854e11b0_0_24, LS_0000020a854e11b0_0_28;
L_0000020a854e11b0 .concat8 [ 16 16 0 0], LS_0000020a854e11b0_1_0, LS_0000020a854e11b0_1_4;
LS_0000020a854e0530_0_0 .concat8 [ 1 1 1 1], L_0000020a8557e710, L_0000020a8555f280, L_0000020a85560470, L_0000020a8555eb80;
LS_0000020a854e0530_0_4 .concat8 [ 1 1 1 1], L_0000020a85560da0, L_0000020a85562000, L_0000020a85560e10, L_0000020a85560710;
LS_0000020a854e0530_0_8 .concat8 [ 1 1 1 1], L_0000020a855620e0, L_0000020a855609b0, L_0000020a855617b0, L_0000020a855610b0;
LS_0000020a854e0530_0_12 .concat8 [ 1 1 1 1], L_0000020a855612e0, L_0000020a85560a20, L_0000020a85584bb0, L_0000020a855843d0;
LS_0000020a854e0530_0_16 .concat8 [ 1 1 1 1], L_0000020a855844b0, L_0000020a855841a0, L_0000020a855842f0, L_0000020a85584980;
LS_0000020a854e0530_0_20 .concat8 [ 1 1 1 1], L_0000020a85583f70, L_0000020a85583800, L_0000020a85583cd0, L_0000020a85585b70;
LS_0000020a854e0530_0_24 .concat8 [ 1 1 1 1], L_0000020a85585b00, L_0000020a855856a0, L_0000020a855859b0, L_0000020a855854e0;
LS_0000020a854e0530_0_28 .concat8 [ 1 1 1 1], L_0000020a8557e2b0, L_0000020a8557ee80, L_0000020a8557e470, L_0000020a8557e7f0;
LS_0000020a854e0530_0_32 .concat8 [ 1 0 0 0], L_0000020a8557f270;
LS_0000020a854e0530_1_0 .concat8 [ 4 4 4 4], LS_0000020a854e0530_0_0, LS_0000020a854e0530_0_4, LS_0000020a854e0530_0_8, LS_0000020a854e0530_0_12;
LS_0000020a854e0530_1_4 .concat8 [ 4 4 4 4], LS_0000020a854e0530_0_16, LS_0000020a854e0530_0_20, LS_0000020a854e0530_0_24, LS_0000020a854e0530_0_28;
LS_0000020a854e0530_1_8 .concat8 [ 1 0 0 0], LS_0000020a854e0530_0_32;
L_0000020a854e0530 .concat8 [ 16 16 1 0], LS_0000020a854e0530_1_0, LS_0000020a854e0530_1_4, LS_0000020a854e0530_1_8;
L_0000020a854e2650 .part L_0000020a854e0530, 32, 1;
S_0000020a85467950 .scope generate, "fa_gen[0]" "fa_gen[0]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395940 .param/l "i" 0 4 21, +C4<00>;
S_0000020a85466ff0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85467950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555f910 .functor XOR 1, L_0000020a854dd0b0, L_0000020a854dd3d0, C4<0>, C4<0>;
L_0000020a85560080 .functor XOR 1, L_0000020a8555f910, L_0000020a854dd470, C4<0>, C4<0>;
L_0000020a8555ee90 .functor AND 1, L_0000020a854dd0b0, L_0000020a854dd3d0, C4<1>, C4<1>;
L_0000020a85560390 .functor AND 1, L_0000020a854dd0b0, L_0000020a854dd470, C4<1>, C4<1>;
L_0000020a8555ef00 .functor OR 1, L_0000020a8555ee90, L_0000020a85560390, C4<0>, C4<0>;
L_0000020a8555fd00 .functor AND 1, L_0000020a854dd3d0, L_0000020a854dd470, C4<1>, C4<1>;
L_0000020a8555f280 .functor OR 1, L_0000020a8555ef00, L_0000020a8555fd00, C4<0>, C4<0>;
v0000020a854618a0_0 .net *"_ivl_0", 0 0, L_0000020a8555f910;  1 drivers
v0000020a85462ac0_0 .net *"_ivl_10", 0 0, L_0000020a8555fd00;  1 drivers
v0000020a85461940_0 .net *"_ivl_4", 0 0, L_0000020a8555ee90;  1 drivers
v0000020a85461c60_0 .net *"_ivl_6", 0 0, L_0000020a85560390;  1 drivers
v0000020a85462f20_0 .net *"_ivl_8", 0 0, L_0000020a8555ef00;  1 drivers
v0000020a85463060_0 .net "a", 0 0, L_0000020a854dd0b0;  1 drivers
v0000020a85460fe0_0 .net "b", 0 0, L_0000020a854dd3d0;  1 drivers
v0000020a85463100_0 .net "cin", 0 0, L_0000020a854dd470;  1 drivers
v0000020a85463240_0 .net "cout", 0 0, L_0000020a8555f280;  1 drivers
v0000020a85462520_0 .net "sum", 0 0, L_0000020a85560080;  1 drivers
S_0000020a85466500 .scope generate, "fa_gen[1]" "fa_gen[1]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853958c0 .param/l "i" 0 4 21, +C4<01>;
S_0000020a85467c70 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85466500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855606a0 .functor XOR 1, L_0000020a854dbfd0, L_0000020a854db2b0, C4<0>, C4<0>;
L_0000020a8555f360 .functor XOR 1, L_0000020a855606a0, L_0000020a854dd510, C4<0>, C4<0>;
L_0000020a85560400 .functor AND 1, L_0000020a854dbfd0, L_0000020a854db2b0, C4<1>, C4<1>;
L_0000020a8555ffa0 .functor AND 1, L_0000020a854dbfd0, L_0000020a854dd510, C4<1>, C4<1>;
L_0000020a8555fad0 .functor OR 1, L_0000020a85560400, L_0000020a8555ffa0, C4<0>, C4<0>;
L_0000020a8555fb40 .functor AND 1, L_0000020a854db2b0, L_0000020a854dd510, C4<1>, C4<1>;
L_0000020a85560470 .functor OR 1, L_0000020a8555fad0, L_0000020a8555fb40, C4<0>, C4<0>;
v0000020a85461580_0 .net *"_ivl_0", 0 0, L_0000020a855606a0;  1 drivers
v0000020a854619e0_0 .net *"_ivl_10", 0 0, L_0000020a8555fb40;  1 drivers
v0000020a85460cc0_0 .net *"_ivl_4", 0 0, L_0000020a85560400;  1 drivers
v0000020a854632e0_0 .net *"_ivl_6", 0 0, L_0000020a8555ffa0;  1 drivers
v0000020a85461800_0 .net *"_ivl_8", 0 0, L_0000020a8555fad0;  1 drivers
v0000020a85460b80_0 .net "a", 0 0, L_0000020a854dbfd0;  1 drivers
v0000020a85461d00_0 .net "b", 0 0, L_0000020a854db2b0;  1 drivers
v0000020a85460c20_0 .net "cin", 0 0, L_0000020a854dd510;  1 drivers
v0000020a85461da0_0 .net "cout", 0 0, L_0000020a85560470;  1 drivers
v0000020a85461f80_0 .net "sum", 0 0, L_0000020a8555f360;  1 drivers
S_0000020a85467310 .scope generate, "fa_gen[2]" "fa_gen[2]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395b80 .param/l "i" 0 4 21, +C4<010>;
S_0000020a85467e00 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85467310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85560550 .functor XOR 1, L_0000020a854dd650, L_0000020a854dd6f0, C4<0>, C4<0>;
L_0000020a8555fbb0 .functor XOR 1, L_0000020a85560550, L_0000020a854db710, C4<0>, C4<0>;
L_0000020a8555ec60 .functor AND 1, L_0000020a854dd650, L_0000020a854dd6f0, C4<1>, C4<1>;
L_0000020a85560630 .functor AND 1, L_0000020a854dd650, L_0000020a854db710, C4<1>, C4<1>;
L_0000020a8555f440 .functor OR 1, L_0000020a8555ec60, L_0000020a85560630, C4<0>, C4<0>;
L_0000020a8555fde0 .functor AND 1, L_0000020a854dd6f0, L_0000020a854db710, C4<1>, C4<1>;
L_0000020a8555eb80 .functor OR 1, L_0000020a8555f440, L_0000020a8555fde0, C4<0>, C4<0>;
v0000020a85460e00_0 .net *"_ivl_0", 0 0, L_0000020a85560550;  1 drivers
v0000020a85460ea0_0 .net *"_ivl_10", 0 0, L_0000020a8555fde0;  1 drivers
v0000020a85460f40_0 .net *"_ivl_4", 0 0, L_0000020a8555ec60;  1 drivers
v0000020a85462020_0 .net *"_ivl_6", 0 0, L_0000020a85560630;  1 drivers
v0000020a854625c0_0 .net *"_ivl_8", 0 0, L_0000020a8555f440;  1 drivers
v0000020a854622a0_0 .net "a", 0 0, L_0000020a854dd650;  1 drivers
v0000020a85461080_0 .net "b", 0 0, L_0000020a854dd6f0;  1 drivers
v0000020a85461120_0 .net "cin", 0 0, L_0000020a854db710;  1 drivers
v0000020a854620c0_0 .net "cout", 0 0, L_0000020a8555eb80;  1 drivers
v0000020a85462200_0 .net "sum", 0 0, L_0000020a8555fbb0;  1 drivers
S_0000020a85467f90 .scope generate, "fa_gen[3]" "fa_gen[3]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395340 .param/l "i" 0 4 21, +C4<011>;
S_0000020a85466370 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85467f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555f3d0 .functor XOR 1, L_0000020a854db7b0, L_0000020a854db850, C4<0>, C4<0>;
L_0000020a8555fec0 .functor XOR 1, L_0000020a8555f3d0, L_0000020a854dd790, C4<0>, C4<0>;
L_0000020a8555ef70 .functor AND 1, L_0000020a854db7b0, L_0000020a854db850, C4<1>, C4<1>;
L_0000020a8555ff30 .functor AND 1, L_0000020a854db7b0, L_0000020a854dd790, C4<1>, C4<1>;
L_0000020a85560010 .functor OR 1, L_0000020a8555ef70, L_0000020a8555ff30, C4<0>, C4<0>;
L_0000020a8555ebf0 .functor AND 1, L_0000020a854db850, L_0000020a854dd790, C4<1>, C4<1>;
L_0000020a85560da0 .functor OR 1, L_0000020a85560010, L_0000020a8555ebf0, C4<0>, C4<0>;
v0000020a85462340_0 .net *"_ivl_0", 0 0, L_0000020a8555f3d0;  1 drivers
v0000020a85461300_0 .net *"_ivl_10", 0 0, L_0000020a8555ebf0;  1 drivers
v0000020a854623e0_0 .net *"_ivl_4", 0 0, L_0000020a8555ef70;  1 drivers
v0000020a854616c0_0 .net *"_ivl_6", 0 0, L_0000020a8555ff30;  1 drivers
v0000020a85461620_0 .net *"_ivl_8", 0 0, L_0000020a85560010;  1 drivers
v0000020a854613a0_0 .net "a", 0 0, L_0000020a854db7b0;  1 drivers
v0000020a85461760_0 .net "b", 0 0, L_0000020a854db850;  1 drivers
v0000020a85462660_0 .net "cin", 0 0, L_0000020a854dd790;  1 drivers
v0000020a854640a0_0 .net "cout", 0 0, L_0000020a85560da0;  1 drivers
v0000020a854641e0_0 .net "sum", 0 0, L_0000020a8555fec0;  1 drivers
S_0000020a854677c0 .scope generate, "fa_gen[4]" "fa_gen[4]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395900 .param/l "i" 0 4 21, +C4<0100>;
S_0000020a85466b40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854677c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85561ba0 .functor XOR 1, L_0000020a854db0d0, L_0000020a854dc070, C4<0>, C4<0>;
L_0000020a85561e40 .functor XOR 1, L_0000020a85561ba0, L_0000020a854db8f0, C4<0>, C4<0>;
L_0000020a855619e0 .functor AND 1, L_0000020a854db0d0, L_0000020a854dc070, C4<1>, C4<1>;
L_0000020a85561350 .functor AND 1, L_0000020a854db0d0, L_0000020a854db8f0, C4<1>, C4<1>;
L_0000020a85561f90 .functor OR 1, L_0000020a855619e0, L_0000020a85561350, C4<0>, C4<0>;
L_0000020a85561660 .functor AND 1, L_0000020a854dc070, L_0000020a854db8f0, C4<1>, C4<1>;
L_0000020a85562000 .functor OR 1, L_0000020a85561f90, L_0000020a85561660, C4<0>, C4<0>;
v0000020a85464140_0 .net *"_ivl_0", 0 0, L_0000020a85561ba0;  1 drivers
v0000020a854637e0_0 .net *"_ivl_10", 0 0, L_0000020a85561660;  1 drivers
v0000020a85463d80_0 .net *"_ivl_4", 0 0, L_0000020a855619e0;  1 drivers
v0000020a85463420_0 .net *"_ivl_6", 0 0, L_0000020a85561350;  1 drivers
v0000020a85463880_0 .net *"_ivl_8", 0 0, L_0000020a85561f90;  1 drivers
v0000020a85463380_0 .net "a", 0 0, L_0000020a854db0d0;  1 drivers
v0000020a854634c0_0 .net "b", 0 0, L_0000020a854dc070;  1 drivers
v0000020a85463920_0 .net "cin", 0 0, L_0000020a854db8f0;  1 drivers
v0000020a854636a0_0 .net "cout", 0 0, L_0000020a85562000;  1 drivers
v0000020a85463560_0 .net "sum", 0 0, L_0000020a85561e40;  1 drivers
S_0000020a85466cd0 .scope generate, "fa_gen[5]" "fa_gen[5]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395140 .param/l "i" 0 4 21, +C4<0101>;
S_0000020a85466e60 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85466cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85562070 .functor XOR 1, L_0000020a854db210, L_0000020a854db990, C4<0>, C4<0>;
L_0000020a855616d0 .functor XOR 1, L_0000020a85562070, L_0000020a854dbad0, C4<0>, C4<0>;
L_0000020a85561900 .functor AND 1, L_0000020a854db210, L_0000020a854db990, C4<1>, C4<1>;
L_0000020a85560c50 .functor AND 1, L_0000020a854db210, L_0000020a854dbad0, C4<1>, C4<1>;
L_0000020a85561dd0 .functor OR 1, L_0000020a85561900, L_0000020a85560c50, C4<0>, C4<0>;
L_0000020a85560b00 .functor AND 1, L_0000020a854db990, L_0000020a854dbad0, C4<1>, C4<1>;
L_0000020a85560e10 .functor OR 1, L_0000020a85561dd0, L_0000020a85560b00, C4<0>, C4<0>;
v0000020a85463ba0_0 .net *"_ivl_0", 0 0, L_0000020a85562070;  1 drivers
v0000020a85463600_0 .net *"_ivl_10", 0 0, L_0000020a85560b00;  1 drivers
v0000020a85463ce0_0 .net *"_ivl_4", 0 0, L_0000020a85561900;  1 drivers
v0000020a85463740_0 .net *"_ivl_6", 0 0, L_0000020a85560c50;  1 drivers
v0000020a85463c40_0 .net *"_ivl_8", 0 0, L_0000020a85561dd0;  1 drivers
v0000020a85463a60_0 .net "a", 0 0, L_0000020a854db210;  1 drivers
v0000020a854639c0_0 .net "b", 0 0, L_0000020a854db990;  1 drivers
v0000020a85463b00_0 .net "cin", 0 0, L_0000020a854dbad0;  1 drivers
v0000020a85463e20_0 .net "cout", 0 0, L_0000020a85560e10;  1 drivers
v0000020a85463ec0_0 .net "sum", 0 0, L_0000020a855616d0;  1 drivers
S_0000020a85467180 .scope generate, "fa_gen[6]" "fa_gen[6]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395980 .param/l "i" 0 4 21, +C4<0110>;
S_0000020a854674a0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85467180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85560be0 .functor XOR 1, L_0000020a854dbcb0, L_0000020a854dbc10, C4<0>, C4<0>;
L_0000020a85560e80 .functor XOR 1, L_0000020a85560be0, L_0000020a854dbd50, C4<0>, C4<0>;
L_0000020a85561d60 .functor AND 1, L_0000020a854dbcb0, L_0000020a854dbc10, C4<1>, C4<1>;
L_0000020a855615f0 .functor AND 1, L_0000020a854dbcb0, L_0000020a854dbd50, C4<1>, C4<1>;
L_0000020a85561eb0 .functor OR 1, L_0000020a85561d60, L_0000020a855615f0, C4<0>, C4<0>;
L_0000020a855607f0 .functor AND 1, L_0000020a854dbc10, L_0000020a854dbd50, C4<1>, C4<1>;
L_0000020a85560710 .functor OR 1, L_0000020a85561eb0, L_0000020a855607f0, C4<0>, C4<0>;
v0000020a85463f60_0 .net *"_ivl_0", 0 0, L_0000020a85560be0;  1 drivers
v0000020a85464000_0 .net *"_ivl_10", 0 0, L_0000020a855607f0;  1 drivers
v0000020a85455640_0 .net *"_ivl_4", 0 0, L_0000020a85561d60;  1 drivers
v0000020a85455500_0 .net *"_ivl_6", 0 0, L_0000020a855615f0;  1 drivers
v0000020a85456180_0 .net *"_ivl_8", 0 0, L_0000020a85561eb0;  1 drivers
v0000020a85456040_0 .net "a", 0 0, L_0000020a854dbcb0;  1 drivers
v0000020a854567c0_0 .net "b", 0 0, L_0000020a854dbc10;  1 drivers
v0000020a85455140_0 .net "cin", 0 0, L_0000020a854dbd50;  1 drivers
v0000020a85455f00_0 .net "cout", 0 0, L_0000020a85560710;  1 drivers
v0000020a85454b00_0 .net "sum", 0 0, L_0000020a85560e80;  1 drivers
S_0000020a8546d660 .scope generate, "fa_gen[7]" "fa_gen[7]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395bc0 .param/l "i" 0 4 21, +C4<0111>;
S_0000020a8546c850 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85560ef0 .functor XOR 1, L_0000020a854ddb50, L_0000020a854dee10, C4<0>, C4<0>;
L_0000020a85561430 .functor XOR 1, L_0000020a85560ef0, L_0000020a854de730, C4<0>, C4<0>;
L_0000020a85561190 .functor AND 1, L_0000020a854ddb50, L_0000020a854dee10, C4<1>, C4<1>;
L_0000020a855613c0 .functor AND 1, L_0000020a854ddb50, L_0000020a854de730, C4<1>, C4<1>;
L_0000020a85561970 .functor OR 1, L_0000020a85561190, L_0000020a855613c0, C4<0>, C4<0>;
L_0000020a85561f20 .functor AND 1, L_0000020a854dee10, L_0000020a854de730, C4<1>, C4<1>;
L_0000020a855620e0 .functor OR 1, L_0000020a85561970, L_0000020a85561f20, C4<0>, C4<0>;
v0000020a85454f60_0 .net *"_ivl_0", 0 0, L_0000020a85560ef0;  1 drivers
v0000020a85455be0_0 .net *"_ivl_10", 0 0, L_0000020a85561f20;  1 drivers
v0000020a85455460_0 .net *"_ivl_4", 0 0, L_0000020a85561190;  1 drivers
v0000020a85455000_0 .net *"_ivl_6", 0 0, L_0000020a855613c0;  1 drivers
v0000020a85455aa0_0 .net *"_ivl_8", 0 0, L_0000020a85561970;  1 drivers
v0000020a854550a0_0 .net "a", 0 0, L_0000020a854ddb50;  1 drivers
v0000020a85456900_0 .net "b", 0 0, L_0000020a854dee10;  1 drivers
v0000020a85455d20_0 .net "cin", 0 0, L_0000020a854de730;  1 drivers
v0000020a854551e0_0 .net "cout", 0 0, L_0000020a855620e0;  1 drivers
v0000020a85456680_0 .net "sum", 0 0, L_0000020a85561430;  1 drivers
S_0000020a8546d340 .scope generate, "fa_gen[8]" "fa_gen[8]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395c00 .param/l "i" 0 4 21, +C4<01000>;
S_0000020a8546cb70 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546d340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85560f60 .functor XOR 1, L_0000020a854df3b0, L_0000020a854deb90, C4<0>, C4<0>;
L_0000020a85560a90 .functor XOR 1, L_0000020a85560f60, L_0000020a854df950, C4<0>, C4<0>;
L_0000020a85560860 .functor AND 1, L_0000020a854df3b0, L_0000020a854deb90, C4<1>, C4<1>;
L_0000020a85561c80 .functor AND 1, L_0000020a854df3b0, L_0000020a854df950, C4<1>, C4<1>;
L_0000020a85561040 .functor OR 1, L_0000020a85560860, L_0000020a85561c80, C4<0>, C4<0>;
L_0000020a85561740 .functor AND 1, L_0000020a854deb90, L_0000020a854df950, C4<1>, C4<1>;
L_0000020a855609b0 .functor OR 1, L_0000020a85561040, L_0000020a85561740, C4<0>, C4<0>;
v0000020a85455e60_0 .net *"_ivl_0", 0 0, L_0000020a85560f60;  1 drivers
v0000020a85455a00_0 .net *"_ivl_10", 0 0, L_0000020a85561740;  1 drivers
v0000020a85454e20_0 .net *"_ivl_4", 0 0, L_0000020a85560860;  1 drivers
v0000020a854560e0_0 .net *"_ivl_6", 0 0, L_0000020a85561c80;  1 drivers
v0000020a85455fa0_0 .net *"_ivl_8", 0 0, L_0000020a85561040;  1 drivers
v0000020a85455280_0 .net "a", 0 0, L_0000020a854df3b0;  1 drivers
v0000020a854555a0_0 .net "b", 0 0, L_0000020a854deb90;  1 drivers
v0000020a854556e0_0 .net "cin", 0 0, L_0000020a854df950;  1 drivers
v0000020a854558c0_0 .net "cout", 0 0, L_0000020a855609b0;  1 drivers
v0000020a85456a40_0 .net "sum", 0 0, L_0000020a85560a90;  1 drivers
S_0000020a8546cd00 .scope generate, "fa_gen[9]" "fa_gen[9]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853953c0 .param/l "i" 0 4 21, +C4<01001>;
S_0000020a8546d4d0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546cd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85560d30 .functor XOR 1, L_0000020a854de7d0, L_0000020a854de370, C4<0>, C4<0>;
L_0000020a855614a0 .functor XOR 1, L_0000020a85560d30, L_0000020a854de5f0, C4<0>, C4<0>;
L_0000020a85561510 .functor AND 1, L_0000020a854de7d0, L_0000020a854de370, C4<1>, C4<1>;
L_0000020a85562150 .functor AND 1, L_0000020a854de7d0, L_0000020a854de5f0, C4<1>, C4<1>;
L_0000020a85560fd0 .functor OR 1, L_0000020a85561510, L_0000020a85562150, C4<0>, C4<0>;
L_0000020a85560b70 .functor AND 1, L_0000020a854de370, L_0000020a854de5f0, C4<1>, C4<1>;
L_0000020a855617b0 .functor OR 1, L_0000020a85560fd0, L_0000020a85560b70, C4<0>, C4<0>;
v0000020a85454740_0 .net *"_ivl_0", 0 0, L_0000020a85560d30;  1 drivers
v0000020a85455320_0 .net *"_ivl_10", 0 0, L_0000020a85560b70;  1 drivers
v0000020a85456360_0 .net *"_ivl_4", 0 0, L_0000020a85561510;  1 drivers
v0000020a85456400_0 .net *"_ivl_6", 0 0, L_0000020a85562150;  1 drivers
v0000020a854569a0_0 .net *"_ivl_8", 0 0, L_0000020a85560fd0;  1 drivers
v0000020a85455b40_0 .net "a", 0 0, L_0000020a854de7d0;  1 drivers
v0000020a85456220_0 .net "b", 0 0, L_0000020a854de370;  1 drivers
v0000020a85454420_0 .net "cin", 0 0, L_0000020a854de5f0;  1 drivers
v0000020a85455dc0_0 .net "cout", 0 0, L_0000020a855617b0;  1 drivers
v0000020a85455c80_0 .net "sum", 0 0, L_0000020a855614a0;  1 drivers
S_0000020a8546dfc0 .scope generate, "fa_gen[10]" "fa_gen[10]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395c80 .param/l "i" 0 4 21, +C4<01010>;
S_0000020a8546e150 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85561580 .functor XOR 1, L_0000020a854dfb30, L_0000020a854dfa90, C4<0>, C4<0>;
L_0000020a85561200 .functor XOR 1, L_0000020a85561580, L_0000020a854df4f0, C4<0>, C4<0>;
L_0000020a85561820 .functor AND 1, L_0000020a854dfb30, L_0000020a854dfa90, C4<1>, C4<1>;
L_0000020a85560cc0 .functor AND 1, L_0000020a854dfb30, L_0000020a854df4f0, C4<1>, C4<1>;
L_0000020a85561890 .functor OR 1, L_0000020a85561820, L_0000020a85560cc0, C4<0>, C4<0>;
L_0000020a855621c0 .functor AND 1, L_0000020a854dfa90, L_0000020a854df4f0, C4<1>, C4<1>;
L_0000020a855610b0 .functor OR 1, L_0000020a85561890, L_0000020a855621c0, C4<0>, C4<0>;
v0000020a854565e0_0 .net *"_ivl_0", 0 0, L_0000020a85561580;  1 drivers
v0000020a854553c0_0 .net *"_ivl_10", 0 0, L_0000020a855621c0;  1 drivers
v0000020a854547e0_0 .net *"_ivl_4", 0 0, L_0000020a85561820;  1 drivers
v0000020a85455780_0 .net *"_ivl_6", 0 0, L_0000020a85560cc0;  1 drivers
v0000020a85455820_0 .net *"_ivl_8", 0 0, L_0000020a85561890;  1 drivers
v0000020a85455960_0 .net "a", 0 0, L_0000020a854dfb30;  1 drivers
v0000020a854562c0_0 .net "b", 0 0, L_0000020a854dfa90;  1 drivers
v0000020a854564a0_0 .net "cin", 0 0, L_0000020a854df4f0;  1 drivers
v0000020a85456720_0 .net "cout", 0 0, L_0000020a855610b0;  1 drivers
v0000020a85456540_0 .net "sum", 0 0, L_0000020a85561200;  1 drivers
S_0000020a8546c6c0 .scope generate, "fa_gen[11]" "fa_gen[11]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395040 .param/l "i" 0 4 21, +C4<01011>;
S_0000020a8546c9e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85562230 .functor XOR 1, L_0000020a854deeb0, L_0000020a854dd8d0, C4<0>, C4<0>;
L_0000020a85561a50 .functor XOR 1, L_0000020a85562230, L_0000020a854ddc90, C4<0>, C4<0>;
L_0000020a85561120 .functor AND 1, L_0000020a854deeb0, L_0000020a854dd8d0, C4<1>, C4<1>;
L_0000020a855622a0 .functor AND 1, L_0000020a854deeb0, L_0000020a854ddc90, C4<1>, C4<1>;
L_0000020a85561270 .functor OR 1, L_0000020a85561120, L_0000020a855622a0, C4<0>, C4<0>;
L_0000020a85561ac0 .functor AND 1, L_0000020a854dd8d0, L_0000020a854ddc90, C4<1>, C4<1>;
L_0000020a855612e0 .functor OR 1, L_0000020a85561270, L_0000020a85561ac0, C4<0>, C4<0>;
v0000020a85456ae0_0 .net *"_ivl_0", 0 0, L_0000020a85562230;  1 drivers
v0000020a85456860_0 .net *"_ivl_10", 0 0, L_0000020a85561ac0;  1 drivers
v0000020a85454380_0 .net *"_ivl_4", 0 0, L_0000020a85561120;  1 drivers
v0000020a85454d80_0 .net *"_ivl_6", 0 0, L_0000020a855622a0;  1 drivers
v0000020a854544c0_0 .net *"_ivl_8", 0 0, L_0000020a85561270;  1 drivers
v0000020a85454560_0 .net "a", 0 0, L_0000020a854deeb0;  1 drivers
v0000020a85454600_0 .net "b", 0 0, L_0000020a854dd8d0;  1 drivers
v0000020a854546a0_0 .net "cin", 0 0, L_0000020a854ddc90;  1 drivers
v0000020a85454880_0 .net "cout", 0 0, L_0000020a855612e0;  1 drivers
v0000020a85454920_0 .net "sum", 0 0, L_0000020a85561a50;  1 drivers
S_0000020a8546de30 .scope generate, "fa_gen[12]" "fa_gen[12]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395cc0 .param/l "i" 0 4 21, +C4<01100>;
S_0000020a8546c530 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855608d0 .functor XOR 1, L_0000020a854dea50, L_0000020a854deaf0, C4<0>, C4<0>;
L_0000020a85561b30 .functor XOR 1, L_0000020a855608d0, L_0000020a854def50, C4<0>, C4<0>;
L_0000020a85560780 .functor AND 1, L_0000020a854dea50, L_0000020a854deaf0, C4<1>, C4<1>;
L_0000020a85561c10 .functor AND 1, L_0000020a854dea50, L_0000020a854def50, C4<1>, C4<1>;
L_0000020a85561cf0 .functor OR 1, L_0000020a85560780, L_0000020a85561c10, C4<0>, C4<0>;
L_0000020a85560940 .functor AND 1, L_0000020a854deaf0, L_0000020a854def50, C4<1>, C4<1>;
L_0000020a85560a20 .functor OR 1, L_0000020a85561cf0, L_0000020a85560940, C4<0>, C4<0>;
v0000020a854549c0_0 .net *"_ivl_0", 0 0, L_0000020a855608d0;  1 drivers
v0000020a85454a60_0 .net *"_ivl_10", 0 0, L_0000020a85560940;  1 drivers
v0000020a85454ba0_0 .net *"_ivl_4", 0 0, L_0000020a85560780;  1 drivers
v0000020a85454c40_0 .net *"_ivl_6", 0 0, L_0000020a85561c10;  1 drivers
v0000020a85454ce0_0 .net *"_ivl_8", 0 0, L_0000020a85561cf0;  1 drivers
v0000020a85454ec0_0 .net "a", 0 0, L_0000020a854dea50;  1 drivers
v0000020a85458c00_0 .net "b", 0 0, L_0000020a854deaf0;  1 drivers
v0000020a85457440_0 .net "cin", 0 0, L_0000020a854def50;  1 drivers
v0000020a854592e0_0 .net "cout", 0 0, L_0000020a85560a20;  1 drivers
v0000020a85456cc0_0 .net "sum", 0 0, L_0000020a85561b30;  1 drivers
S_0000020a8546c3a0 .scope generate, "fa_gen[13]" "fa_gen[13]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85394d80 .param/l "i" 0 4 21, +C4<01101>;
S_0000020a8546ce90 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546c3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855838e0 .functor XOR 1, L_0000020a854deff0, L_0000020a854de2d0, C4<0>, C4<0>;
L_0000020a85584b40 .functor XOR 1, L_0000020a855838e0, L_0000020a854ddbf0, C4<0>, C4<0>;
L_0000020a85583560 .functor AND 1, L_0000020a854deff0, L_0000020a854de2d0, C4<1>, C4<1>;
L_0000020a85584440 .functor AND 1, L_0000020a854deff0, L_0000020a854ddbf0, C4<1>, C4<1>;
L_0000020a85583f00 .functor OR 1, L_0000020a85583560, L_0000020a85584440, C4<0>, C4<0>;
L_0000020a85583410 .functor AND 1, L_0000020a854de2d0, L_0000020a854ddbf0, C4<1>, C4<1>;
L_0000020a85584bb0 .functor OR 1, L_0000020a85583f00, L_0000020a85583410, C4<0>, C4<0>;
v0000020a85457c60_0 .net *"_ivl_0", 0 0, L_0000020a855838e0;  1 drivers
v0000020a85457d00_0 .net *"_ivl_10", 0 0, L_0000020a85583410;  1 drivers
v0000020a854580c0_0 .net *"_ivl_4", 0 0, L_0000020a85583560;  1 drivers
v0000020a854573a0_0 .net *"_ivl_6", 0 0, L_0000020a85584440;  1 drivers
v0000020a85456d60_0 .net *"_ivl_8", 0 0, L_0000020a85583f00;  1 drivers
v0000020a85457760_0 .net "a", 0 0, L_0000020a854deff0;  1 drivers
v0000020a85456e00_0 .net "b", 0 0, L_0000020a854de2d0;  1 drivers
v0000020a85459240_0 .net "cin", 0 0, L_0000020a854ddbf0;  1 drivers
v0000020a85456c20_0 .net "cout", 0 0, L_0000020a85584bb0;  1 drivers
v0000020a85458e80_0 .net "sum", 0 0, L_0000020a85584b40;  1 drivers
S_0000020a8546d020 .scope generate, "fa_gen[14]" "fa_gen[14]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85394e40 .param/l "i" 0 4 21, +C4<01110>;
S_0000020a8546d1b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546d020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85583d40 .functor XOR 1, L_0000020a854df270, L_0000020a854de9b0, C4<0>, C4<0>;
L_0000020a85583c60 .functor XOR 1, L_0000020a85583d40, L_0000020a854dde70, C4<0>, C4<0>;
L_0000020a85584050 .functor AND 1, L_0000020a854df270, L_0000020a854de9b0, C4<1>, C4<1>;
L_0000020a85584830 .functor AND 1, L_0000020a854df270, L_0000020a854dde70, C4<1>, C4<1>;
L_0000020a855840c0 .functor OR 1, L_0000020a85584050, L_0000020a85584830, C4<0>, C4<0>;
L_0000020a855835d0 .functor AND 1, L_0000020a854de9b0, L_0000020a854dde70, C4<1>, C4<1>;
L_0000020a855843d0 .functor OR 1, L_0000020a855840c0, L_0000020a855835d0, C4<0>, C4<0>;
v0000020a854574e0_0 .net *"_ivl_0", 0 0, L_0000020a85583d40;  1 drivers
v0000020a85458a20_0 .net *"_ivl_10", 0 0, L_0000020a855835d0;  1 drivers
v0000020a85458520_0 .net *"_ivl_4", 0 0, L_0000020a85584050;  1 drivers
v0000020a85457a80_0 .net *"_ivl_6", 0 0, L_0000020a85584830;  1 drivers
v0000020a85457940_0 .net *"_ivl_8", 0 0, L_0000020a855840c0;  1 drivers
v0000020a85458fc0_0 .net "a", 0 0, L_0000020a854df270;  1 drivers
v0000020a854585c0_0 .net "b", 0 0, L_0000020a854de9b0;  1 drivers
v0000020a85459060_0 .net "cin", 0 0, L_0000020a854dde70;  1 drivers
v0000020a85456f40_0 .net "cout", 0 0, L_0000020a855843d0;  1 drivers
v0000020a85456ea0_0 .net "sum", 0 0, L_0000020a85583c60;  1 drivers
S_0000020a8546dca0 .scope generate, "fa_gen[15]" "fa_gen[15]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395f00 .param/l "i" 0 4 21, +C4<01111>;
S_0000020a8546d7f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546dca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855848a0 .functor XOR 1, L_0000020a854de410, L_0000020a854df9f0, C4<0>, C4<0>;
L_0000020a85584750 .functor XOR 1, L_0000020a855848a0, L_0000020a854df090, C4<0>, C4<0>;
L_0000020a85583640 .functor AND 1, L_0000020a854de410, L_0000020a854df9f0, C4<1>, C4<1>;
L_0000020a85583790 .functor AND 1, L_0000020a854de410, L_0000020a854df090, C4<1>, C4<1>;
L_0000020a85583e90 .functor OR 1, L_0000020a85583640, L_0000020a85583790, C4<0>, C4<0>;
L_0000020a85584ad0 .functor AND 1, L_0000020a854df9f0, L_0000020a854df090, C4<1>, C4<1>;
L_0000020a855844b0 .functor OR 1, L_0000020a85583e90, L_0000020a85584ad0, C4<0>, C4<0>;
v0000020a85458660_0 .net *"_ivl_0", 0 0, L_0000020a855848a0;  1 drivers
v0000020a854587a0_0 .net *"_ivl_10", 0 0, L_0000020a85584ad0;  1 drivers
v0000020a85458de0_0 .net *"_ivl_4", 0 0, L_0000020a85583640;  1 drivers
v0000020a85458700_0 .net *"_ivl_6", 0 0, L_0000020a85583790;  1 drivers
v0000020a85458160_0 .net *"_ivl_8", 0 0, L_0000020a85583e90;  1 drivers
v0000020a85457080_0 .net "a", 0 0, L_0000020a854de410;  1 drivers
v0000020a85457da0_0 .net "b", 0 0, L_0000020a854df9f0;  1 drivers
v0000020a85458200_0 .net "cin", 0 0, L_0000020a854df090;  1 drivers
v0000020a85458840_0 .net "cout", 0 0, L_0000020a855844b0;  1 drivers
v0000020a854588e0_0 .net "sum", 0 0, L_0000020a85584750;  1 drivers
S_0000020a8546d980 .scope generate, "fa_gen[16]" "fa_gen[16]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85395f40 .param/l "i" 0 4 21, +C4<010000>;
S_0000020a8546db10 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855833a0 .functor XOR 1, L_0000020a854dfbd0, L_0000020a854dfc70, C4<0>, C4<0>;
L_0000020a855849f0 .functor XOR 1, L_0000020a855833a0, L_0000020a854ded70, C4<0>, C4<0>;
L_0000020a85583fe0 .functor AND 1, L_0000020a854dfbd0, L_0000020a854dfc70, C4<1>, C4<1>;
L_0000020a85583720 .functor AND 1, L_0000020a854dfbd0, L_0000020a854ded70, C4<1>, C4<1>;
L_0000020a85584130 .functor OR 1, L_0000020a85583fe0, L_0000020a85583720, C4<0>, C4<0>;
L_0000020a85583db0 .functor AND 1, L_0000020a854dfc70, L_0000020a854ded70, C4<1>, C4<1>;
L_0000020a855841a0 .functor OR 1, L_0000020a85584130, L_0000020a85583db0, C4<0>, C4<0>;
v0000020a85457e40_0 .net *"_ivl_0", 0 0, L_0000020a855833a0;  1 drivers
v0000020a85457300_0 .net *"_ivl_10", 0 0, L_0000020a85583db0;  1 drivers
v0000020a85458980_0 .net *"_ivl_4", 0 0, L_0000020a85583fe0;  1 drivers
v0000020a85458ca0_0 .net *"_ivl_6", 0 0, L_0000020a85583720;  1 drivers
v0000020a85457580_0 .net *"_ivl_8", 0 0, L_0000020a85584130;  1 drivers
v0000020a85457620_0 .net "a", 0 0, L_0000020a854dfbd0;  1 drivers
v0000020a85457800_0 .net "b", 0 0, L_0000020a854dfc70;  1 drivers
v0000020a85458d40_0 .net "cin", 0 0, L_0000020a854ded70;  1 drivers
v0000020a85456fe0_0 .net "cout", 0 0, L_0000020a855841a0;  1 drivers
v0000020a854576c0_0 .net "sum", 0 0, L_0000020a855849f0;  1 drivers
S_0000020a8546f350 .scope generate, "fa_gen[17]" "fa_gen[17]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396700 .param/l "i" 0 4 21, +C4<010001>;
S_0000020a8546fb20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855836b0 .functor XOR 1, L_0000020a854ddd30, L_0000020a854dfd10, C4<0>, C4<0>;
L_0000020a85584520 .functor XOR 1, L_0000020a855836b0, L_0000020a854de870, C4<0>, C4<0>;
L_0000020a855832c0 .functor AND 1, L_0000020a854ddd30, L_0000020a854dfd10, C4<1>, C4<1>;
L_0000020a85584c20 .functor AND 1, L_0000020a854ddd30, L_0000020a854de870, C4<1>, C4<1>;
L_0000020a85583b10 .functor OR 1, L_0000020a855832c0, L_0000020a85584c20, C4<0>, C4<0>;
L_0000020a85584c90 .functor AND 1, L_0000020a854dfd10, L_0000020a854de870, C4<1>, C4<1>;
L_0000020a855842f0 .functor OR 1, L_0000020a85583b10, L_0000020a85584c90, C4<0>, C4<0>;
v0000020a854583e0_0 .net *"_ivl_0", 0 0, L_0000020a855836b0;  1 drivers
v0000020a85457ee0_0 .net *"_ivl_10", 0 0, L_0000020a85584c90;  1 drivers
v0000020a854578a0_0 .net *"_ivl_4", 0 0, L_0000020a855832c0;  1 drivers
v0000020a85457120_0 .net *"_ivl_6", 0 0, L_0000020a85584c20;  1 drivers
v0000020a854579e0_0 .net *"_ivl_8", 0 0, L_0000020a85583b10;  1 drivers
v0000020a85458ac0_0 .net "a", 0 0, L_0000020a854ddd30;  1 drivers
v0000020a85457b20_0 .net "b", 0 0, L_0000020a854dfd10;  1 drivers
v0000020a854582a0_0 .net "cin", 0 0, L_0000020a854de870;  1 drivers
v0000020a85458340_0 .net "cout", 0 0, L_0000020a855842f0;  1 drivers
v0000020a85458f20_0 .net "sum", 0 0, L_0000020a85584520;  1 drivers
S_0000020a8546eb80 .scope generate, "fa_gen[18]" "fa_gen[18]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853961c0 .param/l "i" 0 4 21, +C4<010010>;
S_0000020a85470160 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85584590 .functor XOR 1, L_0000020a854df630, L_0000020a854dfe50, C4<0>, C4<0>;
L_0000020a85584210 .functor XOR 1, L_0000020a85584590, L_0000020a854de910, C4<0>, C4<0>;
L_0000020a85584280 .functor AND 1, L_0000020a854df630, L_0000020a854dfe50, C4<1>, C4<1>;
L_0000020a85584910 .functor AND 1, L_0000020a854df630, L_0000020a854de910, C4<1>, C4<1>;
L_0000020a85584600 .functor OR 1, L_0000020a85584280, L_0000020a85584910, C4<0>, C4<0>;
L_0000020a85584670 .functor AND 1, L_0000020a854dfe50, L_0000020a854de910, C4<1>, C4<1>;
L_0000020a85584980 .functor OR 1, L_0000020a85584600, L_0000020a85584670, C4<0>, C4<0>;
v0000020a85457bc0_0 .net *"_ivl_0", 0 0, L_0000020a85584590;  1 drivers
v0000020a85459100_0 .net *"_ivl_10", 0 0, L_0000020a85584670;  1 drivers
v0000020a854591a0_0 .net *"_ivl_4", 0 0, L_0000020a85584280;  1 drivers
v0000020a854571c0_0 .net *"_ivl_6", 0 0, L_0000020a85584910;  1 drivers
v0000020a85458480_0 .net *"_ivl_8", 0 0, L_0000020a85584600;  1 drivers
v0000020a85457f80_0 .net "a", 0 0, L_0000020a854df630;  1 drivers
v0000020a85458020_0 .net "b", 0 0, L_0000020a854dfe50;  1 drivers
v0000020a85458b60_0 .net "cin", 0 0, L_0000020a854de910;  1 drivers
v0000020a85456b80_0 .net "cout", 0 0, L_0000020a85584980;  1 drivers
v0000020a85457260_0 .net "sum", 0 0, L_0000020a85584210;  1 drivers
S_0000020a8546f670 .scope generate, "fa_gen[19]" "fa_gen[19]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396180 .param/l "i" 0 4 21, +C4<010011>;
S_0000020a8546fcb0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546f670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85584a60 .functor XOR 1, L_0000020a854ddab0, L_0000020a854de4b0, C4<0>, C4<0>;
L_0000020a855846e0 .functor XOR 1, L_0000020a85584a60, L_0000020a854dfdb0, C4<0>, C4<0>;
L_0000020a855847c0 .functor AND 1, L_0000020a854ddab0, L_0000020a854de4b0, C4<1>, C4<1>;
L_0000020a85583330 .functor AND 1, L_0000020a854ddab0, L_0000020a854dfdb0, C4<1>, C4<1>;
L_0000020a85584360 .functor OR 1, L_0000020a855847c0, L_0000020a85583330, C4<0>, C4<0>;
L_0000020a85584d00 .functor AND 1, L_0000020a854de4b0, L_0000020a854dfdb0, C4<1>, C4<1>;
L_0000020a85583f70 .functor OR 1, L_0000020a85584360, L_0000020a85584d00, C4<0>, C4<0>;
v0000020a85472790_0 .net *"_ivl_0", 0 0, L_0000020a85584a60;  1 drivers
v0000020a85472150_0 .net *"_ivl_10", 0 0, L_0000020a85584d00;  1 drivers
v0000020a85471a70_0 .net *"_ivl_4", 0 0, L_0000020a855847c0;  1 drivers
v0000020a85470490_0 .net *"_ivl_6", 0 0, L_0000020a85583330;  1 drivers
v0000020a854712f0_0 .net *"_ivl_8", 0 0, L_0000020a85584360;  1 drivers
v0000020a85472470_0 .net "a", 0 0, L_0000020a854ddab0;  1 drivers
v0000020a854711b0_0 .net "b", 0 0, L_0000020a854de4b0;  1 drivers
v0000020a85471390_0 .net "cin", 0 0, L_0000020a854dfdb0;  1 drivers
v0000020a85472830_0 .net "cout", 0 0, L_0000020a85583f70;  1 drivers
v0000020a85471610_0 .net "sum", 0 0, L_0000020a855846e0;  1 drivers
S_0000020a8546f1c0 .scope generate, "fa_gen[20]" "fa_gen[20]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396640 .param/l "i" 0 4 21, +C4<010100>;
S_0000020a8546fe40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85584d70 .functor XOR 1, L_0000020a854df130, L_0000020a854dddd0, C4<0>, C4<0>;
L_0000020a85584de0 .functor XOR 1, L_0000020a85584d70, L_0000020a854df450, C4<0>, C4<0>;
L_0000020a85584e50 .functor AND 1, L_0000020a854df130, L_0000020a854dddd0, C4<1>, C4<1>;
L_0000020a85583870 .functor AND 1, L_0000020a854df130, L_0000020a854df450, C4<1>, C4<1>;
L_0000020a85583480 .functor OR 1, L_0000020a85584e50, L_0000020a85583870, C4<0>, C4<0>;
L_0000020a855834f0 .functor AND 1, L_0000020a854dddd0, L_0000020a854df450, C4<1>, C4<1>;
L_0000020a85583800 .functor OR 1, L_0000020a85583480, L_0000020a855834f0, C4<0>, C4<0>;
v0000020a85471c50_0 .net *"_ivl_0", 0 0, L_0000020a85584d70;  1 drivers
v0000020a85471070_0 .net *"_ivl_10", 0 0, L_0000020a855834f0;  1 drivers
v0000020a854714d0_0 .net *"_ivl_4", 0 0, L_0000020a85584e50;  1 drivers
v0000020a854719d0_0 .net *"_ivl_6", 0 0, L_0000020a85583870;  1 drivers
v0000020a854723d0_0 .net *"_ivl_8", 0 0, L_0000020a85583480;  1 drivers
v0000020a85470d50_0 .net "a", 0 0, L_0000020a854df130;  1 drivers
v0000020a85471930_0 .net "b", 0 0, L_0000020a854dddd0;  1 drivers
v0000020a854716b0_0 .net "cin", 0 0, L_0000020a854df450;  1 drivers
v0000020a854708f0_0 .net "cout", 0 0, L_0000020a85583800;  1 drivers
v0000020a85470850_0 .net "sum", 0 0, L_0000020a85584de0;  1 drivers
S_0000020a8546ffd0 .scope generate, "fa_gen[21]" "fa_gen[21]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396200 .param/l "i" 0 4 21, +C4<010101>;
S_0000020a8546e860 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85583950 .functor XOR 1, L_0000020a854dec30, L_0000020a854ddf10, C4<0>, C4<0>;
L_0000020a855839c0 .functor XOR 1, L_0000020a85583950, L_0000020a854df1d0, C4<0>, C4<0>;
L_0000020a85583a30 .functor AND 1, L_0000020a854dec30, L_0000020a854ddf10, C4<1>, C4<1>;
L_0000020a85583aa0 .functor AND 1, L_0000020a854dec30, L_0000020a854df1d0, C4<1>, C4<1>;
L_0000020a85583b80 .functor OR 1, L_0000020a85583a30, L_0000020a85583aa0, C4<0>, C4<0>;
L_0000020a85583bf0 .functor AND 1, L_0000020a854ddf10, L_0000020a854df1d0, C4<1>, C4<1>;
L_0000020a85583cd0 .functor OR 1, L_0000020a85583b80, L_0000020a85583bf0, C4<0>, C4<0>;
v0000020a85470670_0 .net *"_ivl_0", 0 0, L_0000020a85583950;  1 drivers
v0000020a85471bb0_0 .net *"_ivl_10", 0 0, L_0000020a85583bf0;  1 drivers
v0000020a85471430_0 .net *"_ivl_4", 0 0, L_0000020a85583a30;  1 drivers
v0000020a85471f70_0 .net *"_ivl_6", 0 0, L_0000020a85583aa0;  1 drivers
v0000020a854721f0_0 .net *"_ivl_8", 0 0, L_0000020a85583b80;  1 drivers
v0000020a85472510_0 .net "a", 0 0, L_0000020a854dec30;  1 drivers
v0000020a85472330_0 .net "b", 0 0, L_0000020a854ddf10;  1 drivers
v0000020a85470df0_0 .net "cin", 0 0, L_0000020a854df1d0;  1 drivers
v0000020a854726f0_0 .net "cout", 0 0, L_0000020a85583cd0;  1 drivers
v0000020a85471110_0 .net "sum", 0 0, L_0000020a855839c0;  1 drivers
S_0000020a8546e3b0 .scope generate, "fa_gen[22]" "fa_gen[22]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396940 .param/l "i" 0 4 21, +C4<010110>;
S_0000020a8546f030 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546e3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85583e20 .functor XOR 1, L_0000020a854df590, L_0000020a854dfef0, C4<0>, C4<0>;
L_0000020a85585a20 .functor XOR 1, L_0000020a85583e20, L_0000020a854de190, C4<0>, C4<0>;
L_0000020a85585780 .functor AND 1, L_0000020a854df590, L_0000020a854dfef0, C4<1>, C4<1>;
L_0000020a85585cc0 .functor AND 1, L_0000020a854df590, L_0000020a854de190, C4<1>, C4<1>;
L_0000020a85585630 .functor OR 1, L_0000020a85585780, L_0000020a85585cc0, C4<0>, C4<0>;
L_0000020a85585d30 .functor AND 1, L_0000020a854dfef0, L_0000020a854de190, C4<1>, C4<1>;
L_0000020a85585b70 .functor OR 1, L_0000020a85585630, L_0000020a85585d30, C4<0>, C4<0>;
v0000020a85470e90_0 .net *"_ivl_0", 0 0, L_0000020a85583e20;  1 drivers
v0000020a85470fd0_0 .net *"_ivl_10", 0 0, L_0000020a85585d30;  1 drivers
v0000020a85471cf0_0 .net *"_ivl_4", 0 0, L_0000020a85585780;  1 drivers
v0000020a85471570_0 .net *"_ivl_6", 0 0, L_0000020a85585cc0;  1 drivers
v0000020a85471250_0 .net *"_ivl_8", 0 0, L_0000020a85585630;  1 drivers
v0000020a85471b10_0 .net "a", 0 0, L_0000020a854df590;  1 drivers
v0000020a85471750_0 .net "b", 0 0, L_0000020a854dfef0;  1 drivers
v0000020a854717f0_0 .net "cin", 0 0, L_0000020a854de190;  1 drivers
v0000020a85472970_0 .net "cout", 0 0, L_0000020a85585b70;  1 drivers
v0000020a854705d0_0 .net "sum", 0 0, L_0000020a85585a20;  1 drivers
S_0000020a8546f4e0 .scope generate, "fa_gen[23]" "fa_gen[23]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853968c0 .param/l "i" 0 4 21, +C4<010111>;
S_0000020a8546e540 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855857f0 .functor XOR 1, L_0000020a854df770, L_0000020a854dd970, C4<0>, C4<0>;
L_0000020a85584ec0 .functor XOR 1, L_0000020a855857f0, L_0000020a854df310, C4<0>, C4<0>;
L_0000020a855852b0 .functor AND 1, L_0000020a854df770, L_0000020a854dd970, C4<1>, C4<1>;
L_0000020a85585080 .functor AND 1, L_0000020a854df770, L_0000020a854df310, C4<1>, C4<1>;
L_0000020a85585a90 .functor OR 1, L_0000020a855852b0, L_0000020a85585080, C4<0>, C4<0>;
L_0000020a85585320 .functor AND 1, L_0000020a854dd970, L_0000020a854df310, C4<1>, C4<1>;
L_0000020a85585b00 .functor OR 1, L_0000020a85585a90, L_0000020a85585320, C4<0>, C4<0>;
v0000020a85471890_0 .net *"_ivl_0", 0 0, L_0000020a855857f0;  1 drivers
v0000020a85472010_0 .net *"_ivl_10", 0 0, L_0000020a85585320;  1 drivers
v0000020a85470b70_0 .net *"_ivl_4", 0 0, L_0000020a855852b0;  1 drivers
v0000020a85470ad0_0 .net *"_ivl_6", 0 0, L_0000020a85585080;  1 drivers
v0000020a85470f30_0 .net *"_ivl_8", 0 0, L_0000020a85585a90;  1 drivers
v0000020a85471d90_0 .net "a", 0 0, L_0000020a854df770;  1 drivers
v0000020a85470990_0 .net "b", 0 0, L_0000020a854dd970;  1 drivers
v0000020a85471e30_0 .net "cin", 0 0, L_0000020a854df310;  1 drivers
v0000020a85470cb0_0 .net "cout", 0 0, L_0000020a85585b00;  1 drivers
v0000020a85471ed0_0 .net "sum", 0 0, L_0000020a85584ec0;  1 drivers
S_0000020a8546e9f0 .scope generate, "fa_gen[24]" "fa_gen[24]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396240 .param/l "i" 0 4 21, +C4<011000>;
S_0000020a8546f800 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85585860 .functor XOR 1, L_0000020a854ddfb0, L_0000020a854de230, C4<0>, C4<0>;
L_0000020a85585240 .functor XOR 1, L_0000020a85585860, L_0000020a854df6d0, C4<0>, C4<0>;
L_0000020a85585940 .functor AND 1, L_0000020a854ddfb0, L_0000020a854de230, C4<1>, C4<1>;
L_0000020a85585390 .functor AND 1, L_0000020a854ddfb0, L_0000020a854df6d0, C4<1>, C4<1>;
L_0000020a85585be0 .functor OR 1, L_0000020a85585940, L_0000020a85585390, C4<0>, C4<0>;
L_0000020a855850f0 .functor AND 1, L_0000020a854de230, L_0000020a854df6d0, C4<1>, C4<1>;
L_0000020a855856a0 .functor OR 1, L_0000020a85585be0, L_0000020a855850f0, C4<0>, C4<0>;
v0000020a85470a30_0 .net *"_ivl_0", 0 0, L_0000020a85585860;  1 drivers
v0000020a85472290_0 .net *"_ivl_10", 0 0, L_0000020a855850f0;  1 drivers
v0000020a854720b0_0 .net *"_ivl_4", 0 0, L_0000020a85585940;  1 drivers
v0000020a854725b0_0 .net *"_ivl_6", 0 0, L_0000020a85585390;  1 drivers
v0000020a85472650_0 .net *"_ivl_8", 0 0, L_0000020a85585be0;  1 drivers
v0000020a85470710_0 .net "a", 0 0, L_0000020a854ddfb0;  1 drivers
v0000020a854728d0_0 .net "b", 0 0, L_0000020a854de230;  1 drivers
v0000020a85472a10_0 .net "cin", 0 0, L_0000020a854df6d0;  1 drivers
v0000020a85470c10_0 .net "cout", 0 0, L_0000020a855856a0;  1 drivers
v0000020a85472ab0_0 .net "sum", 0 0, L_0000020a85585240;  1 drivers
S_0000020a8546ed10 .scope generate, "fa_gen[25]" "fa_gen[25]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396280 .param/l "i" 0 4 21, +C4<011001>;
S_0000020a8546f990 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85585550 .functor XOR 1, L_0000020a854df810, L_0000020a854dff90, C4<0>, C4<0>;
L_0000020a85585400 .functor XOR 1, L_0000020a85585550, L_0000020a854decd0, C4<0>, C4<0>;
L_0000020a85585160 .functor AND 1, L_0000020a854df810, L_0000020a854dff90, C4<1>, C4<1>;
L_0000020a85585c50 .functor AND 1, L_0000020a854df810, L_0000020a854decd0, C4<1>, C4<1>;
L_0000020a85584f30 .functor OR 1, L_0000020a85585160, L_0000020a85585c50, C4<0>, C4<0>;
L_0000020a85584fa0 .functor AND 1, L_0000020a854dff90, L_0000020a854decd0, C4<1>, C4<1>;
L_0000020a855859b0 .functor OR 1, L_0000020a85584f30, L_0000020a85584fa0, C4<0>, C4<0>;
v0000020a85472b50_0 .net *"_ivl_0", 0 0, L_0000020a85585550;  1 drivers
v0000020a854703f0_0 .net *"_ivl_10", 0 0, L_0000020a85584fa0;  1 drivers
v0000020a85470530_0 .net *"_ivl_4", 0 0, L_0000020a85585160;  1 drivers
v0000020a854707b0_0 .net *"_ivl_6", 0 0, L_0000020a85585c50;  1 drivers
v0000020a85473a50_0 .net *"_ivl_8", 0 0, L_0000020a85584f30;  1 drivers
v0000020a85473e10_0 .net "a", 0 0, L_0000020a854df810;  1 drivers
v0000020a85474130_0 .net "b", 0 0, L_0000020a854dff90;  1 drivers
v0000020a85472dd0_0 .net "cin", 0 0, L_0000020a854decd0;  1 drivers
v0000020a85473410_0 .net "cout", 0 0, L_0000020a855859b0;  1 drivers
v0000020a85472d30_0 .net "sum", 0 0, L_0000020a85585400;  1 drivers
S_0000020a8546e6d0 .scope generate, "fa_gen[26]" "fa_gen[26]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853965c0 .param/l "i" 0 4 21, +C4<011010>;
S_0000020a8546eea0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8546e6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855858d0 .functor XOR 1, L_0000020a854df8b0, L_0000020a854e0030, C4<0>, C4<0>;
L_0000020a85585710 .functor XOR 1, L_0000020a855858d0, L_0000020a854dda10, C4<0>, C4<0>;
L_0000020a85585da0 .functor AND 1, L_0000020a854df8b0, L_0000020a854e0030, C4<1>, C4<1>;
L_0000020a85585010 .functor AND 1, L_0000020a854df8b0, L_0000020a854dda10, C4<1>, C4<1>;
L_0000020a855851d0 .functor OR 1, L_0000020a85585da0, L_0000020a85585010, C4<0>, C4<0>;
L_0000020a85585470 .functor AND 1, L_0000020a854e0030, L_0000020a854dda10, C4<1>, C4<1>;
L_0000020a855854e0 .functor OR 1, L_0000020a855851d0, L_0000020a85585470, C4<0>, C4<0>;
v0000020a85473b90_0 .net *"_ivl_0", 0 0, L_0000020a855858d0;  1 drivers
v0000020a85474bd0_0 .net *"_ivl_10", 0 0, L_0000020a85585470;  1 drivers
v0000020a85473910_0 .net *"_ivl_4", 0 0, L_0000020a85585da0;  1 drivers
v0000020a85474950_0 .net *"_ivl_6", 0 0, L_0000020a85585010;  1 drivers
v0000020a85474270_0 .net *"_ivl_8", 0 0, L_0000020a855851d0;  1 drivers
v0000020a85472c90_0 .net "a", 0 0, L_0000020a854df8b0;  1 drivers
v0000020a85474590_0 .net "b", 0 0, L_0000020a854e0030;  1 drivers
v0000020a85474450_0 .net "cin", 0 0, L_0000020a854dda10;  1 drivers
v0000020a85473af0_0 .net "cout", 0 0, L_0000020a855854e0;  1 drivers
v0000020a854739b0_0 .net "sum", 0 0, L_0000020a85585710;  1 drivers
S_0000020a85488a20 .scope generate, "fa_gen[27]" "fa_gen[27]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396440 .param/l "i" 0 4 21, +C4<011011>;
S_0000020a8548b900 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85488a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855855c0 .functor XOR 1, L_0000020a854de050, L_0000020a854de0f0, C4<0>, C4<0>;
L_0000020a8557f350 .functor XOR 1, L_0000020a855855c0, L_0000020a854de550, C4<0>, C4<0>;
L_0000020a8557f430 .functor AND 1, L_0000020a854de050, L_0000020a854de0f0, C4<1>, C4<1>;
L_0000020a8557efd0 .functor AND 1, L_0000020a854de050, L_0000020a854de550, C4<1>, C4<1>;
L_0000020a8557e860 .functor OR 1, L_0000020a8557f430, L_0000020a8557efd0, C4<0>, C4<0>;
L_0000020a8557ec50 .functor AND 1, L_0000020a854de0f0, L_0000020a854de550, C4<1>, C4<1>;
L_0000020a8557e2b0 .functor OR 1, L_0000020a8557e860, L_0000020a8557ec50, C4<0>, C4<0>;
v0000020a85473230_0 .net *"_ivl_0", 0 0, L_0000020a855855c0;  1 drivers
v0000020a85472f10_0 .net *"_ivl_10", 0 0, L_0000020a8557ec50;  1 drivers
v0000020a854734b0_0 .net *"_ivl_4", 0 0, L_0000020a8557f430;  1 drivers
v0000020a85474630_0 .net *"_ivl_6", 0 0, L_0000020a8557efd0;  1 drivers
v0000020a85473550_0 .net *"_ivl_8", 0 0, L_0000020a8557e860;  1 drivers
v0000020a85473cd0_0 .net "a", 0 0, L_0000020a854de050;  1 drivers
v0000020a85474c70_0 .net "b", 0 0, L_0000020a854de0f0;  1 drivers
v0000020a85473d70_0 .net "cin", 0 0, L_0000020a854de550;  1 drivers
v0000020a854735f0_0 .net "cout", 0 0, L_0000020a8557e2b0;  1 drivers
v0000020a85474310_0 .net "sum", 0 0, L_0000020a8557f350;  1 drivers
S_0000020a8548b2c0 .scope generate, "fa_gen[28]" "fa_gen[28]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853962c0 .param/l "i" 0 4 21, +C4<011100>;
S_0000020a8548bf40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548b2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8557e1d0 .functor XOR 1, L_0000020a854de690, L_0000020a854e0b70, C4<0>, C4<0>;
L_0000020a8557e4e0 .functor XOR 1, L_0000020a8557e1d0, L_0000020a854e0df0, C4<0>, C4<0>;
L_0000020a8557ea90 .functor AND 1, L_0000020a854de690, L_0000020a854e0b70, C4<1>, C4<1>;
L_0000020a8557f6d0 .functor AND 1, L_0000020a854de690, L_0000020a854e0df0, C4<1>, C4<1>;
L_0000020a8557e550 .functor OR 1, L_0000020a8557ea90, L_0000020a8557f6d0, C4<0>, C4<0>;
L_0000020a8557e240 .functor AND 1, L_0000020a854e0b70, L_0000020a854e0df0, C4<1>, C4<1>;
L_0000020a8557ee80 .functor OR 1, L_0000020a8557e550, L_0000020a8557e240, C4<0>, C4<0>;
v0000020a85473c30_0 .net *"_ivl_0", 0 0, L_0000020a8557e1d0;  1 drivers
v0000020a85473050_0 .net *"_ivl_10", 0 0, L_0000020a8557e240;  1 drivers
v0000020a85473690_0 .net *"_ivl_4", 0 0, L_0000020a8557ea90;  1 drivers
v0000020a854744f0_0 .net *"_ivl_6", 0 0, L_0000020a8557f6d0;  1 drivers
v0000020a85473eb0_0 .net *"_ivl_8", 0 0, L_0000020a8557e550;  1 drivers
v0000020a854743b0_0 .net "a", 0 0, L_0000020a854de690;  1 drivers
v0000020a854746d0_0 .net "b", 0 0, L_0000020a854e0b70;  1 drivers
v0000020a85474a90_0 .net "cin", 0 0, L_0000020a854e0df0;  1 drivers
v0000020a85474770_0 .net "cout", 0 0, L_0000020a8557ee80;  1 drivers
v0000020a85474810_0 .net "sum", 0 0, L_0000020a8557e4e0;  1 drivers
S_0000020a854896a0 .scope generate, "fa_gen[29]" "fa_gen[29]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a853966c0 .param/l "i" 0 4 21, +C4<011101>;
S_0000020a85489830 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854896a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8557eb00 .functor XOR 1, L_0000020a854e2330, L_0000020a854e2290, C4<0>, C4<0>;
L_0000020a8557e9b0 .functor XOR 1, L_0000020a8557eb00, L_0000020a854e1cf0, C4<0>, C4<0>;
L_0000020a8557ecc0 .functor AND 1, L_0000020a854e2330, L_0000020a854e2290, C4<1>, C4<1>;
L_0000020a8557e400 .functor AND 1, L_0000020a854e2330, L_0000020a854e1cf0, C4<1>, C4<1>;
L_0000020a8557ed30 .functor OR 1, L_0000020a8557ecc0, L_0000020a8557e400, C4<0>, C4<0>;
L_0000020a8557f740 .functor AND 1, L_0000020a854e2290, L_0000020a854e1cf0, C4<1>, C4<1>;
L_0000020a8557e470 .functor OR 1, L_0000020a8557ed30, L_0000020a8557f740, C4<0>, C4<0>;
v0000020a85472e70_0 .net *"_ivl_0", 0 0, L_0000020a8557eb00;  1 drivers
v0000020a85474ef0_0 .net *"_ivl_10", 0 0, L_0000020a8557f740;  1 drivers
v0000020a85473f50_0 .net *"_ivl_4", 0 0, L_0000020a8557ecc0;  1 drivers
v0000020a854741d0_0 .net *"_ivl_6", 0 0, L_0000020a8557e400;  1 drivers
v0000020a85474d10_0 .net *"_ivl_8", 0 0, L_0000020a8557ed30;  1 drivers
v0000020a85475350_0 .net "a", 0 0, L_0000020a854e2330;  1 drivers
v0000020a854748b0_0 .net "b", 0 0, L_0000020a854e2290;  1 drivers
v0000020a85473730_0 .net "cin", 0 0, L_0000020a854e1cf0;  1 drivers
v0000020a854749f0_0 .net "cout", 0 0, L_0000020a8557e470;  1 drivers
v0000020a85472fb0_0 .net "sum", 0 0, L_0000020a8557e9b0;  1 drivers
S_0000020a85489060 .scope generate, "fa_gen[30]" "fa_gen[30]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396c80 .param/l "i" 0 4 21, +C4<011110>;
S_0000020a8548b770 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85489060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8557f660 .functor XOR 1, L_0000020a854e16b0, L_0000020a854e00d0, C4<0>, C4<0>;
L_0000020a8557f040 .functor XOR 1, L_0000020a8557f660, L_0000020a854e0490, C4<0>, C4<0>;
L_0000020a8557e8d0 .functor AND 1, L_0000020a854e16b0, L_0000020a854e00d0, C4<1>, C4<1>;
L_0000020a8557f820 .functor AND 1, L_0000020a854e16b0, L_0000020a854e0490, C4<1>, C4<1>;
L_0000020a8557e5c0 .functor OR 1, L_0000020a8557e8d0, L_0000020a8557f820, C4<0>, C4<0>;
L_0000020a8557eef0 .functor AND 1, L_0000020a854e00d0, L_0000020a854e0490, C4<1>, C4<1>;
L_0000020a8557e7f0 .functor OR 1, L_0000020a8557e5c0, L_0000020a8557eef0, C4<0>, C4<0>;
v0000020a85473ff0_0 .net *"_ivl_0", 0 0, L_0000020a8557f660;  1 drivers
v0000020a854730f0_0 .net *"_ivl_10", 0 0, L_0000020a8557eef0;  1 drivers
v0000020a854737d0_0 .net *"_ivl_4", 0 0, L_0000020a8557e8d0;  1 drivers
v0000020a85474f90_0 .net *"_ivl_6", 0 0, L_0000020a8557f820;  1 drivers
v0000020a85473190_0 .net *"_ivl_8", 0 0, L_0000020a8557e5c0;  1 drivers
v0000020a854732d0_0 .net "a", 0 0, L_0000020a854e16b0;  1 drivers
v0000020a85473370_0 .net "b", 0 0, L_0000020a854e00d0;  1 drivers
v0000020a85474b30_0 .net "cin", 0 0, L_0000020a854e0490;  1 drivers
v0000020a85473870_0 .net "cout", 0 0, L_0000020a8557e7f0;  1 drivers
v0000020a85474090_0 .net "sum", 0 0, L_0000020a8557f040;  1 drivers
S_0000020a8548ba90 .scope generate, "fa_gen[31]" "fa_gen[31]" 4 21, 4 21 0, S_0000020a85466820;
 .timescale 0 0;
P_0000020a85396300 .param/l "i" 0 4 21, +C4<011111>;
S_0000020a8548c0d0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8557dfa0 .functor XOR 1, L_0000020a854e1250, L_0000020a854e12f0, C4<0>, C4<0>;
L_0000020a8557ebe0 .functor XOR 1, L_0000020a8557dfa0, L_0000020a854e0e90, C4<0>, C4<0>;
L_0000020a8557fa50 .functor AND 1, L_0000020a854e1250, L_0000020a854e12f0, C4<1>, C4<1>;
L_0000020a8557e630 .functor AND 1, L_0000020a854e1250, L_0000020a854e0e90, C4<1>, C4<1>;
L_0000020a8557f4a0 .functor OR 1, L_0000020a8557fa50, L_0000020a8557e630, C4<0>, C4<0>;
L_0000020a8557e6a0 .functor AND 1, L_0000020a854e12f0, L_0000020a854e0e90, C4<1>, C4<1>;
L_0000020a8557f270 .functor OR 1, L_0000020a8557f4a0, L_0000020a8557e6a0, C4<0>, C4<0>;
v0000020a85474db0_0 .net *"_ivl_0", 0 0, L_0000020a8557dfa0;  1 drivers
v0000020a85474e50_0 .net *"_ivl_10", 0 0, L_0000020a8557e6a0;  1 drivers
v0000020a85475030_0 .net *"_ivl_4", 0 0, L_0000020a8557fa50;  1 drivers
v0000020a854750d0_0 .net *"_ivl_6", 0 0, L_0000020a8557e630;  1 drivers
v0000020a85475170_0 .net *"_ivl_8", 0 0, L_0000020a8557f4a0;  1 drivers
v0000020a85475210_0 .net "a", 0 0, L_0000020a854e1250;  1 drivers
v0000020a854752b0_0 .net "b", 0 0, L_0000020a854e12f0;  1 drivers
v0000020a85472bf0_0 .net "cin", 0 0, L_0000020a854e0e90;  1 drivers
v0000020a85477650_0 .net "cout", 0 0, L_0000020a8557f270;  1 drivers
v0000020a85476430_0 .net "sum", 0 0, L_0000020a8557ebe0;  1 drivers
S_0000020a8548a640 .scope module, "rca_final_low_inst" "rca_32bit" 3 65, 4 3 0, S_0000020a853f20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f2798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000020a85560320 .functor BUFZ 1, L_0000020a854f2798, C4<0>, C4<0>, C4<0>;
v0000020a85493920_0 .net *"_ivl_229", 0 0, L_0000020a85560320;  1 drivers
v0000020a85492840_0 .net "a", 31 0, L_0000020a85540a40;  alias, 1 drivers
L_0000020a854f2750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020a854946e0_0 .net "b", 31 0, L_0000020a854f2750;  1 drivers
v0000020a85494140_0 .net "c", 32 0, L_0000020a854dd010;  1 drivers
v0000020a85493b00_0 .net "cin", 0 0, L_0000020a854f2798;  1 drivers
v0000020a854941e0_0 .net "cout", 0 0, L_0000020a854dced0;  alias, 1 drivers
v0000020a85494640_0 .net "sum", 31 0, L_0000020a854db350;  alias, 1 drivers
L_0000020a854d88d0 .part L_0000020a85540a40, 0, 1;
L_0000020a854d8d30 .part L_0000020a854f2750, 0, 1;
L_0000020a854d9d70 .part L_0000020a854dd010, 0, 1;
L_0000020a854d9c30 .part L_0000020a85540a40, 1, 1;
L_0000020a854d8e70 .part L_0000020a854f2750, 1, 1;
L_0000020a854dabd0 .part L_0000020a854dd010, 1, 1;
L_0000020a854da6d0 .part L_0000020a85540a40, 2, 1;
L_0000020a854d9730 .part L_0000020a854f2750, 2, 1;
L_0000020a854d9370 .part L_0000020a854dd010, 2, 1;
L_0000020a854dab30 .part L_0000020a85540a40, 3, 1;
L_0000020a854da130 .part L_0000020a854f2750, 3, 1;
L_0000020a854da450 .part L_0000020a854dd010, 3, 1;
L_0000020a854d8bf0 .part L_0000020a85540a40, 4, 1;
L_0000020a854da4f0 .part L_0000020a854f2750, 4, 1;
L_0000020a854d95f0 .part L_0000020a854dd010, 4, 1;
L_0000020a854d92d0 .part L_0000020a85540a40, 5, 1;
L_0000020a854da270 .part L_0000020a854f2750, 5, 1;
L_0000020a854d94b0 .part L_0000020a854dd010, 5, 1;
L_0000020a854daef0 .part L_0000020a85540a40, 6, 1;
L_0000020a854dac70 .part L_0000020a854f2750, 6, 1;
L_0000020a854dad10 .part L_0000020a854dd010, 6, 1;
L_0000020a854da770 .part L_0000020a85540a40, 7, 1;
L_0000020a854d8a10 .part L_0000020a854f2750, 7, 1;
L_0000020a854d97d0 .part L_0000020a854dd010, 7, 1;
L_0000020a854d8dd0 .part L_0000020a85540a40, 8, 1;
L_0000020a854d9af0 .part L_0000020a854f2750, 8, 1;
L_0000020a854d9050 .part L_0000020a854dd010, 8, 1;
L_0000020a854da810 .part L_0000020a85540a40, 9, 1;
L_0000020a854d9cd0 .part L_0000020a854f2750, 9, 1;
L_0000020a854d9b90 .part L_0000020a854dd010, 9, 1;
L_0000020a854d8f10 .part L_0000020a85540a40, 10, 1;
L_0000020a854da950 .part L_0000020a854f2750, 10, 1;
L_0000020a854d9690 .part L_0000020a854dd010, 10, 1;
L_0000020a854dadb0 .part L_0000020a85540a40, 11, 1;
L_0000020a854d9eb0 .part L_0000020a854f2750, 11, 1;
L_0000020a854d9870 .part L_0000020a854dd010, 11, 1;
L_0000020a854da9f0 .part L_0000020a85540a40, 12, 1;
L_0000020a854d8970 .part L_0000020a854f2750, 12, 1;
L_0000020a854dae50 .part L_0000020a854dd010, 12, 1;
L_0000020a854d9e10 .part L_0000020a85540a40, 13, 1;
L_0000020a854d90f0 .part L_0000020a854f2750, 13, 1;
L_0000020a854da310 .part L_0000020a854dd010, 13, 1;
L_0000020a854daf90 .part L_0000020a85540a40, 14, 1;
L_0000020a854d8fb0 .part L_0000020a854f2750, 14, 1;
L_0000020a854d9f50 .part L_0000020a854dd010, 14, 1;
L_0000020a854d8ab0 .part L_0000020a85540a40, 15, 1;
L_0000020a854d9ff0 .part L_0000020a854f2750, 15, 1;
L_0000020a854d9910 .part L_0000020a854dd010, 15, 1;
L_0000020a854db030 .part L_0000020a85540a40, 16, 1;
L_0000020a854d8b50 .part L_0000020a854f2750, 16, 1;
L_0000020a854d9190 .part L_0000020a854dd010, 16, 1;
L_0000020a854da090 .part L_0000020a85540a40, 17, 1;
L_0000020a854d9550 .part L_0000020a854f2750, 17, 1;
L_0000020a854da3b0 .part L_0000020a854dd010, 17, 1;
L_0000020a854da590 .part L_0000020a85540a40, 18, 1;
L_0000020a854da630 .part L_0000020a854f2750, 18, 1;
L_0000020a854dc430 .part L_0000020a854dd010, 18, 1;
L_0000020a854dc250 .part L_0000020a85540a40, 19, 1;
L_0000020a854db3f0 .part L_0000020a854f2750, 19, 1;
L_0000020a854dcbb0 .part L_0000020a854dd010, 19, 1;
L_0000020a854dc610 .part L_0000020a85540a40, 20, 1;
L_0000020a854dbdf0 .part L_0000020a854f2750, 20, 1;
L_0000020a854dcc50 .part L_0000020a854dd010, 20, 1;
L_0000020a854db490 .part L_0000020a85540a40, 21, 1;
L_0000020a854dd830 .part L_0000020a854f2750, 21, 1;
L_0000020a854dc2f0 .part L_0000020a854dd010, 21, 1;
L_0000020a854db530 .part L_0000020a85540a40, 22, 1;
L_0000020a854dc6b0 .part L_0000020a854f2750, 22, 1;
L_0000020a854dc570 .part L_0000020a854dd010, 22, 1;
L_0000020a854dd150 .part L_0000020a85540a40, 23, 1;
L_0000020a854dc4d0 .part L_0000020a854f2750, 23, 1;
L_0000020a854db5d0 .part L_0000020a854dd010, 23, 1;
L_0000020a854dc750 .part L_0000020a85540a40, 24, 1;
L_0000020a854dbb70 .part L_0000020a854f2750, 24, 1;
L_0000020a854dd1f0 .part L_0000020a854dd010, 24, 1;
L_0000020a854dc390 .part L_0000020a85540a40, 25, 1;
L_0000020a854dc7f0 .part L_0000020a854f2750, 25, 1;
L_0000020a854dd290 .part L_0000020a854dd010, 25, 1;
L_0000020a854db670 .part L_0000020a85540a40, 26, 1;
L_0000020a854dc890 .part L_0000020a854f2750, 26, 1;
L_0000020a854dc930 .part L_0000020a854dd010, 26, 1;
L_0000020a854dd5b0 .part L_0000020a85540a40, 27, 1;
L_0000020a854dbf30 .part L_0000020a854f2750, 27, 1;
L_0000020a854dc9d0 .part L_0000020a854dd010, 27, 1;
L_0000020a854db170 .part L_0000020a85540a40, 28, 1;
L_0000020a854dca70 .part L_0000020a854f2750, 28, 1;
L_0000020a854dcb10 .part L_0000020a854dd010, 28, 1;
L_0000020a854dba30 .part L_0000020a85540a40, 29, 1;
L_0000020a854dccf0 .part L_0000020a854f2750, 29, 1;
L_0000020a854dc1b0 .part L_0000020a854dd010, 29, 1;
L_0000020a854dd330 .part L_0000020a85540a40, 30, 1;
L_0000020a854dc110 .part L_0000020a854f2750, 30, 1;
L_0000020a854dcd90 .part L_0000020a854dd010, 30, 1;
L_0000020a854dcf70 .part L_0000020a85540a40, 31, 1;
L_0000020a854dce30 .part L_0000020a854f2750, 31, 1;
L_0000020a854dbe90 .part L_0000020a854dd010, 31, 1;
LS_0000020a854db350_0_0 .concat8 [ 1 1 1 1], L_0000020a85541a00, L_0000020a855403b0, L_0000020a85540730, L_0000020a85541060;
LS_0000020a854db350_0_4 .concat8 [ 1 1 1 1], L_0000020a85563340, L_0000020a85563490, L_0000020a85562620, L_0000020a855625b0;
LS_0000020a854db350_0_8 .concat8 [ 1 1 1 1], L_0000020a85563030, L_0000020a855623f0, L_0000020a85563ea0, L_0000020a85563960;
LS_0000020a854db350_0_12 .concat8 [ 1 1 1 1], L_0000020a85562b60, L_0000020a855648b0, L_0000020a855647d0, L_0000020a85564990;
LS_0000020a854db350_0_16 .concat8 [ 1 1 1 1], L_0000020a85564680, L_0000020a85564d80, L_0000020a8555ddf0, L_0000020a8555de60;
LS_0000020a854db350_0_20 .concat8 [ 1 1 1 1], L_0000020a8555d450, L_0000020a8555d4c0, L_0000020a8555e4f0, L_0000020a8555dd10;
LS_0000020a854db350_0_24 .concat8 [ 1 1 1 1], L_0000020a8555da70, L_0000020a8555e9c0, L_0000020a8555cf10, L_0000020a8555ed40;
LS_0000020a854db350_0_28 .concat8 [ 1 1 1 1], L_0000020a8555edb0, L_0000020a8555ee20, L_0000020a8555fa60, L_0000020a8555f6e0;
LS_0000020a854db350_1_0 .concat8 [ 4 4 4 4], LS_0000020a854db350_0_0, LS_0000020a854db350_0_4, LS_0000020a854db350_0_8, LS_0000020a854db350_0_12;
LS_0000020a854db350_1_4 .concat8 [ 4 4 4 4], LS_0000020a854db350_0_16, LS_0000020a854db350_0_20, LS_0000020a854db350_0_24, LS_0000020a854db350_0_28;
L_0000020a854db350 .concat8 [ 16 16 0 0], LS_0000020a854db350_1_0, LS_0000020a854db350_1_4;
LS_0000020a854dd010_0_0 .concat8 [ 1 1 1 1], L_0000020a85560320, L_0000020a85540c70, L_0000020a85540810, L_0000020a85540960;
LS_0000020a854dd010_0_4 .concat8 [ 1 1 1 1], L_0000020a855628c0, L_0000020a85563420, L_0000020a85562310, L_0000020a85562380;
LS_0000020a854dd010_0_8 .concat8 [ 1 1 1 1], L_0000020a85562af0, L_0000020a85563ab0, L_0000020a85563110, L_0000020a855624d0;
LS_0000020a854dd010_0_12 .concat8 [ 1 1 1 1], L_0000020a85562700, L_0000020a855640d0, L_0000020a85564ca0, L_0000020a85564b50;
LS_0000020a854dd010_0_16 .concat8 [ 1 1 1 1], L_0000020a85564a00, L_0000020a85564450, L_0000020a8555e790, L_0000020a8555e640;
LS_0000020a854dd010_0_20 .concat8 [ 1 1 1 1], L_0000020a8555e950, L_0000020a8555e250, L_0000020a8555e020, L_0000020a8555d920;
LS_0000020a854dd010_0_24 .concat8 [ 1 1 1 1], L_0000020a8555e5d0, L_0000020a8555e870, L_0000020a8555e410, L_0000020a855600f0;
LS_0000020a854dd010_0_28 .concat8 [ 1 1 1 1], L_0000020a8555f750, L_0000020a8555f980, L_0000020a8555f130, L_0000020a8555ecd0;
LS_0000020a854dd010_0_32 .concat8 [ 1 0 0 0], L_0000020a8555f520;
LS_0000020a854dd010_1_0 .concat8 [ 4 4 4 4], LS_0000020a854dd010_0_0, LS_0000020a854dd010_0_4, LS_0000020a854dd010_0_8, LS_0000020a854dd010_0_12;
LS_0000020a854dd010_1_4 .concat8 [ 4 4 4 4], LS_0000020a854dd010_0_16, LS_0000020a854dd010_0_20, LS_0000020a854dd010_0_24, LS_0000020a854dd010_0_28;
LS_0000020a854dd010_1_8 .concat8 [ 1 0 0 0], LS_0000020a854dd010_0_32;
L_0000020a854dd010 .concat8 [ 16 16 1 0], LS_0000020a854dd010_1_0, LS_0000020a854dd010_1_4, LS_0000020a854dd010_1_8;
L_0000020a854dced0 .part L_0000020a854dd010, 32, 1;
S_0000020a85489510 .scope generate, "fa_gen[0]" "fa_gen[0]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396cc0 .param/l "i" 0 4 21, +C4<00>;
S_0000020a8548b5e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85489510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855401f0 .functor XOR 1, L_0000020a854d88d0, L_0000020a854d8d30, C4<0>, C4<0>;
L_0000020a85541a00 .functor XOR 1, L_0000020a855401f0, L_0000020a854d9d70, C4<0>, C4<0>;
L_0000020a85540f10 .functor AND 1, L_0000020a854d88d0, L_0000020a854d8d30, C4<1>, C4<1>;
L_0000020a85541290 .functor AND 1, L_0000020a854d88d0, L_0000020a854d9d70, C4<1>, C4<1>;
L_0000020a85540b90 .functor OR 1, L_0000020a85540f10, L_0000020a85541290, C4<0>, C4<0>;
L_0000020a8553fee0 .functor AND 1, L_0000020a854d8d30, L_0000020a854d9d70, C4<1>, C4<1>;
L_0000020a85540c70 .functor OR 1, L_0000020a85540b90, L_0000020a8553fee0, C4<0>, C4<0>;
v0000020a85475850_0 .net *"_ivl_0", 0 0, L_0000020a855401f0;  1 drivers
v0000020a85475a30_0 .net *"_ivl_10", 0 0, L_0000020a8553fee0;  1 drivers
v0000020a854775b0_0 .net *"_ivl_4", 0 0, L_0000020a85540f10;  1 drivers
v0000020a85476a70_0 .net *"_ivl_6", 0 0, L_0000020a85541290;  1 drivers
v0000020a854762f0_0 .net *"_ivl_8", 0 0, L_0000020a85540b90;  1 drivers
v0000020a85476890_0 .net "a", 0 0, L_0000020a854d88d0;  1 drivers
v0000020a85477470_0 .net "b", 0 0, L_0000020a854d8d30;  1 drivers
v0000020a85477330_0 .net "cin", 0 0, L_0000020a854d9d70;  1 drivers
v0000020a85475d50_0 .net "cout", 0 0, L_0000020a85540c70;  1 drivers
v0000020a85475c10_0 .net "sum", 0 0, L_0000020a85541a00;  1 drivers
S_0000020a85488570 .scope generate, "fa_gen[1]" "fa_gen[1]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396340 .param/l "i" 0 4 21, +C4<01>;
S_0000020a854883e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85488570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855402d0 .functor XOR 1, L_0000020a854d9c30, L_0000020a854d8e70, C4<0>, C4<0>;
L_0000020a855403b0 .functor XOR 1, L_0000020a855402d0, L_0000020a854dabd0, C4<0>, C4<0>;
L_0000020a855405e0 .functor AND 1, L_0000020a854d9c30, L_0000020a854d8e70, C4<1>, C4<1>;
L_0000020a85540d50 .functor AND 1, L_0000020a854d9c30, L_0000020a854dabd0, C4<1>, C4<1>;
L_0000020a85540650 .functor OR 1, L_0000020a855405e0, L_0000020a85540d50, C4<0>, C4<0>;
L_0000020a85540e30 .functor AND 1, L_0000020a854d8e70, L_0000020a854dabd0, C4<1>, C4<1>;
L_0000020a85540810 .functor OR 1, L_0000020a85540650, L_0000020a85540e30, C4<0>, C4<0>;
v0000020a854776f0_0 .net *"_ivl_0", 0 0, L_0000020a855402d0;  1 drivers
v0000020a85475df0_0 .net *"_ivl_10", 0 0, L_0000020a85540e30;  1 drivers
v0000020a85477510_0 .net *"_ivl_4", 0 0, L_0000020a855405e0;  1 drivers
v0000020a85476b10_0 .net *"_ivl_6", 0 0, L_0000020a85540d50;  1 drivers
v0000020a85476110_0 .net *"_ivl_8", 0 0, L_0000020a85540650;  1 drivers
v0000020a85477150_0 .net "a", 0 0, L_0000020a854d9c30;  1 drivers
v0000020a85477b50_0 .net "b", 0 0, L_0000020a854d8e70;  1 drivers
v0000020a854761b0_0 .net "cin", 0 0, L_0000020a854dabd0;  1 drivers
v0000020a85475e90_0 .net "cout", 0 0, L_0000020a85540810;  1 drivers
v0000020a85476ed0_0 .net "sum", 0 0, L_0000020a855403b0;  1 drivers
S_0000020a85489380 .scope generate, "fa_gen[2]" "fa_gen[2]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396ac0 .param/l "i" 0 4 21, +C4<010>;
S_0000020a85488d40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85489380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85540dc0 .functor XOR 1, L_0000020a854da6d0, L_0000020a854d9730, C4<0>, C4<0>;
L_0000020a85540730 .functor XOR 1, L_0000020a85540dc0, L_0000020a854d9370, C4<0>, C4<0>;
L_0000020a855407a0 .functor AND 1, L_0000020a854da6d0, L_0000020a854d9730, C4<1>, C4<1>;
L_0000020a85540880 .functor AND 1, L_0000020a854da6d0, L_0000020a854d9370, C4<1>, C4<1>;
L_0000020a855408f0 .functor OR 1, L_0000020a855407a0, L_0000020a85540880, C4<0>, C4<0>;
L_0000020a855410d0 .functor AND 1, L_0000020a854d9730, L_0000020a854d9370, C4<1>, C4<1>;
L_0000020a85540960 .functor OR 1, L_0000020a855408f0, L_0000020a855410d0, C4<0>, C4<0>;
v0000020a85477790_0 .net *"_ivl_0", 0 0, L_0000020a85540dc0;  1 drivers
v0000020a85476bb0_0 .net *"_ivl_10", 0 0, L_0000020a855410d0;  1 drivers
v0000020a85477830_0 .net *"_ivl_4", 0 0, L_0000020a855407a0;  1 drivers
v0000020a85477a10_0 .net *"_ivl_6", 0 0, L_0000020a85540880;  1 drivers
v0000020a85475cb0_0 .net *"_ivl_8", 0 0, L_0000020a855408f0;  1 drivers
v0000020a85476f70_0 .net "a", 0 0, L_0000020a854da6d0;  1 drivers
v0000020a85476570_0 .net "b", 0 0, L_0000020a854d9730;  1 drivers
v0000020a85477010_0 .net "cin", 0 0, L_0000020a854d9370;  1 drivers
v0000020a85476cf0_0 .net "cout", 0 0, L_0000020a85540960;  1 drivers
v0000020a854778d0_0 .net "sum", 0 0, L_0000020a85540730;  1 drivers
S_0000020a8548a4b0 .scope generate, "fa_gen[3]" "fa_gen[3]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396a80 .param/l "i" 0 4 21, +C4<011>;
S_0000020a8548bc20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548a4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85540ff0 .functor XOR 1, L_0000020a854dab30, L_0000020a854da130, C4<0>, C4<0>;
L_0000020a85541060 .functor XOR 1, L_0000020a85540ff0, L_0000020a854da450, C4<0>, C4<0>;
L_0000020a85541300 .functor AND 1, L_0000020a854dab30, L_0000020a854da130, C4<1>, C4<1>;
L_0000020a85541370 .functor AND 1, L_0000020a854dab30, L_0000020a854da450, C4<1>, C4<1>;
L_0000020a855630a0 .functor OR 1, L_0000020a85541300, L_0000020a85541370, C4<0>, C4<0>;
L_0000020a85563b20 .functor AND 1, L_0000020a854da130, L_0000020a854da450, C4<1>, C4<1>;
L_0000020a855628c0 .functor OR 1, L_0000020a855630a0, L_0000020a85563b20, C4<0>, C4<0>;
v0000020a854770b0_0 .net *"_ivl_0", 0 0, L_0000020a85540ff0;  1 drivers
v0000020a85475f30_0 .net *"_ivl_10", 0 0, L_0000020a85563b20;  1 drivers
v0000020a85475b70_0 .net *"_ivl_4", 0 0, L_0000020a85541300;  1 drivers
v0000020a85475ad0_0 .net *"_ivl_6", 0 0, L_0000020a85541370;  1 drivers
v0000020a85475fd0_0 .net *"_ivl_8", 0 0, L_0000020a855630a0;  1 drivers
v0000020a85477970_0 .net "a", 0 0, L_0000020a854dab30;  1 drivers
v0000020a85476610_0 .net "b", 0 0, L_0000020a854da130;  1 drivers
v0000020a854771f0_0 .net "cin", 0 0, L_0000020a854da450;  1 drivers
v0000020a85477290_0 .net "cout", 0 0, L_0000020a855628c0;  1 drivers
v0000020a85477ab0_0 .net "sum", 0 0, L_0000020a85541060;  1 drivers
S_0000020a854899c0 .scope generate, "fa_gen[4]" "fa_gen[4]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396600 .param/l "i" 0 4 21, +C4<0100>;
S_0000020a8548a190 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854899c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85563260 .functor XOR 1, L_0000020a854d8bf0, L_0000020a854da4f0, C4<0>, C4<0>;
L_0000020a85563340 .functor XOR 1, L_0000020a85563260, L_0000020a854d95f0, C4<0>, C4<0>;
L_0000020a855633b0 .functor AND 1, L_0000020a854d8bf0, L_0000020a854da4f0, C4<1>, C4<1>;
L_0000020a85562ee0 .functor AND 1, L_0000020a854d8bf0, L_0000020a854d95f0, C4<1>, C4<1>;
L_0000020a855627e0 .functor OR 1, L_0000020a855633b0, L_0000020a85562ee0, C4<0>, C4<0>;
L_0000020a855632d0 .functor AND 1, L_0000020a854da4f0, L_0000020a854d95f0, C4<1>, C4<1>;
L_0000020a85563420 .functor OR 1, L_0000020a855627e0, L_0000020a855632d0, C4<0>, C4<0>;
v0000020a85476250_0 .net *"_ivl_0", 0 0, L_0000020a85563260;  1 drivers
v0000020a854753f0_0 .net *"_ivl_10", 0 0, L_0000020a855632d0;  1 drivers
v0000020a85475490_0 .net *"_ivl_4", 0 0, L_0000020a855633b0;  1 drivers
v0000020a85476390_0 .net *"_ivl_6", 0 0, L_0000020a85562ee0;  1 drivers
v0000020a85475530_0 .net *"_ivl_8", 0 0, L_0000020a855627e0;  1 drivers
v0000020a854766b0_0 .net "a", 0 0, L_0000020a854d8bf0;  1 drivers
v0000020a854758f0_0 .net "b", 0 0, L_0000020a854da4f0;  1 drivers
v0000020a85476750_0 .net "cin", 0 0, L_0000020a854d95f0;  1 drivers
v0000020a854755d0_0 .net "cout", 0 0, L_0000020a85563420;  1 drivers
v0000020a854767f0_0 .net "sum", 0 0, L_0000020a85563340;  1 drivers
S_0000020a8548bdb0 .scope generate, "fa_gen[5]" "fa_gen[5]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a853967c0 .param/l "i" 0 4 21, +C4<0101>;
S_0000020a8548aaf0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548bdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85563ce0 .functor XOR 1, L_0000020a854d92d0, L_0000020a854da270, C4<0>, C4<0>;
L_0000020a85563490 .functor XOR 1, L_0000020a85563ce0, L_0000020a854d94b0, C4<0>, C4<0>;
L_0000020a855636c0 .functor AND 1, L_0000020a854d92d0, L_0000020a854da270, C4<1>, C4<1>;
L_0000020a85562f50 .functor AND 1, L_0000020a854d92d0, L_0000020a854d94b0, C4<1>, C4<1>;
L_0000020a85563d50 .functor OR 1, L_0000020a855636c0, L_0000020a85562f50, C4<0>, C4<0>;
L_0000020a85562850 .functor AND 1, L_0000020a854da270, L_0000020a854d94b0, C4<1>, C4<1>;
L_0000020a85562310 .functor OR 1, L_0000020a85563d50, L_0000020a85562850, C4<0>, C4<0>;
v0000020a85476930_0 .net *"_ivl_0", 0 0, L_0000020a85563ce0;  1 drivers
v0000020a85475670_0 .net *"_ivl_10", 0 0, L_0000020a85562850;  1 drivers
v0000020a85475710_0 .net *"_ivl_4", 0 0, L_0000020a855636c0;  1 drivers
v0000020a854757b0_0 .net *"_ivl_6", 0 0, L_0000020a85562f50;  1 drivers
v0000020a85475990_0 .net *"_ivl_8", 0 0, L_0000020a85563d50;  1 drivers
v0000020a85479ef0_0 .net "a", 0 0, L_0000020a854d92d0;  1 drivers
v0000020a85479270_0 .net "b", 0 0, L_0000020a854da270;  1 drivers
v0000020a85477bf0_0 .net "cin", 0 0, L_0000020a854d94b0;  1 drivers
v0000020a85478690_0 .net "cout", 0 0, L_0000020a85562310;  1 drivers
v0000020a854784b0_0 .net "sum", 0 0, L_0000020a85563490;  1 drivers
S_0000020a85489ce0 .scope generate, "fa_gen[6]" "fa_gen[6]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85395ec0 .param/l "i" 0 4 21, +C4<0110>;
S_0000020a85488700 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85489ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85562e00 .functor XOR 1, L_0000020a854daef0, L_0000020a854dac70, C4<0>, C4<0>;
L_0000020a85562620 .functor XOR 1, L_0000020a85562e00, L_0000020a854dad10, C4<0>, C4<0>;
L_0000020a85563dc0 .functor AND 1, L_0000020a854daef0, L_0000020a854dac70, C4<1>, C4<1>;
L_0000020a85562a10 .functor AND 1, L_0000020a854daef0, L_0000020a854dad10, C4<1>, C4<1>;
L_0000020a85563500 .functor OR 1, L_0000020a85563dc0, L_0000020a85562a10, C4<0>, C4<0>;
L_0000020a85562930 .functor AND 1, L_0000020a854dac70, L_0000020a854dad10, C4<1>, C4<1>;
L_0000020a85562380 .functor OR 1, L_0000020a85563500, L_0000020a85562930, C4<0>, C4<0>;
v0000020a854787d0_0 .net *"_ivl_0", 0 0, L_0000020a85562e00;  1 drivers
v0000020a854799f0_0 .net *"_ivl_10", 0 0, L_0000020a85562930;  1 drivers
v0000020a854798b0_0 .net *"_ivl_4", 0 0, L_0000020a85563dc0;  1 drivers
v0000020a854789b0_0 .net *"_ivl_6", 0 0, L_0000020a85562a10;  1 drivers
v0000020a85479c70_0 .net *"_ivl_8", 0 0, L_0000020a85563500;  1 drivers
v0000020a85478d70_0 .net "a", 0 0, L_0000020a854daef0;  1 drivers
v0000020a85478230_0 .net "b", 0 0, L_0000020a854dac70;  1 drivers
v0000020a854785f0_0 .net "cin", 0 0, L_0000020a854dad10;  1 drivers
v0000020a85479a90_0 .net "cout", 0 0, L_0000020a85562380;  1 drivers
v0000020a85479db0_0 .net "sum", 0 0, L_0000020a85562620;  1 drivers
S_0000020a8548a7d0 .scope generate, "fa_gen[7]" "fa_gen[7]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396680 .param/l "i" 0 4 21, +C4<0111>;
S_0000020a85488890 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548a7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85563570 .functor XOR 1, L_0000020a854da770, L_0000020a854d8a10, C4<0>, C4<0>;
L_0000020a855625b0 .functor XOR 1, L_0000020a85563570, L_0000020a854d97d0, C4<0>, C4<0>;
L_0000020a855629a0 .functor AND 1, L_0000020a854da770, L_0000020a854d8a10, C4<1>, C4<1>;
L_0000020a85562a80 .functor AND 1, L_0000020a854da770, L_0000020a854d97d0, C4<1>, C4<1>;
L_0000020a85563b90 .functor OR 1, L_0000020a855629a0, L_0000020a85562a80, C4<0>, C4<0>;
L_0000020a855635e0 .functor AND 1, L_0000020a854d8a10, L_0000020a854d97d0, C4<1>, C4<1>;
L_0000020a85562af0 .functor OR 1, L_0000020a85563b90, L_0000020a855635e0, C4<0>, C4<0>;
v0000020a85478410_0 .net *"_ivl_0", 0 0, L_0000020a85563570;  1 drivers
v0000020a85479d10_0 .net *"_ivl_10", 0 0, L_0000020a855635e0;  1 drivers
v0000020a854796d0_0 .net *"_ivl_4", 0 0, L_0000020a855629a0;  1 drivers
v0000020a85479b30_0 .net *"_ivl_6", 0 0, L_0000020a85562a80;  1 drivers
v0000020a85479590_0 .net *"_ivl_8", 0 0, L_0000020a85563b90;  1 drivers
v0000020a85478190_0 .net "a", 0 0, L_0000020a854da770;  1 drivers
v0000020a854793b0_0 .net "b", 0 0, L_0000020a854d8a10;  1 drivers
v0000020a85479310_0 .net "cin", 0 0, L_0000020a854d97d0;  1 drivers
v0000020a85479bd0_0 .net "cout", 0 0, L_0000020a85562af0;  1 drivers
v0000020a854780f0_0 .net "sum", 0 0, L_0000020a855625b0;  1 drivers
S_0000020a85488bb0 .scope generate, "fa_gen[8]" "fa_gen[8]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a853969c0 .param/l "i" 0 4 21, +C4<01000>;
S_0000020a85488ed0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85488bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85563a40 .functor XOR 1, L_0000020a854d8dd0, L_0000020a854d9af0, C4<0>, C4<0>;
L_0000020a85563030 .functor XOR 1, L_0000020a85563a40, L_0000020a854d9050, C4<0>, C4<0>;
L_0000020a85562770 .functor AND 1, L_0000020a854d8dd0, L_0000020a854d9af0, C4<1>, C4<1>;
L_0000020a85562e70 .functor AND 1, L_0000020a854d8dd0, L_0000020a854d9050, C4<1>, C4<1>;
L_0000020a85562d90 .functor OR 1, L_0000020a85562770, L_0000020a85562e70, C4<0>, C4<0>;
L_0000020a85562fc0 .functor AND 1, L_0000020a854d9af0, L_0000020a854d9050, C4<1>, C4<1>;
L_0000020a85563ab0 .functor OR 1, L_0000020a85562d90, L_0000020a85562fc0, C4<0>, C4<0>;
v0000020a85479630_0 .net *"_ivl_0", 0 0, L_0000020a85563a40;  1 drivers
v0000020a85479450_0 .net *"_ivl_10", 0 0, L_0000020a85562fc0;  1 drivers
v0000020a85477fb0_0 .net *"_ivl_4", 0 0, L_0000020a85562770;  1 drivers
v0000020a85479810_0 .net *"_ivl_6", 0 0, L_0000020a85562e70;  1 drivers
v0000020a85478730_0 .net *"_ivl_8", 0 0, L_0000020a85562d90;  1 drivers
v0000020a85477f10_0 .net "a", 0 0, L_0000020a854d8dd0;  1 drivers
v0000020a85478870_0 .net "b", 0 0, L_0000020a854d9af0;  1 drivers
v0000020a85477d30_0 .net "cin", 0 0, L_0000020a854d9050;  1 drivers
v0000020a85478910_0 .net "cout", 0 0, L_0000020a85563ab0;  1 drivers
v0000020a85479f90_0 .net "sum", 0 0, L_0000020a85563030;  1 drivers
S_0000020a8548a960 .scope generate, "fa_gen[9]" "fa_gen[9]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396400 .param/l "i" 0 4 21, +C4<01001>;
S_0000020a8548ac80 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85563650 .functor XOR 1, L_0000020a854da810, L_0000020a854d9cd0, C4<0>, C4<0>;
L_0000020a855623f0 .functor XOR 1, L_0000020a85563650, L_0000020a854d9b90, C4<0>, C4<0>;
L_0000020a85563c00 .functor AND 1, L_0000020a854da810, L_0000020a854d9cd0, C4<1>, C4<1>;
L_0000020a85563730 .functor AND 1, L_0000020a854da810, L_0000020a854d9b90, C4<1>, C4<1>;
L_0000020a85563c70 .functor OR 1, L_0000020a85563c00, L_0000020a85563730, C4<0>, C4<0>;
L_0000020a85563e30 .functor AND 1, L_0000020a854d9cd0, L_0000020a854d9b90, C4<1>, C4<1>;
L_0000020a85563110 .functor OR 1, L_0000020a85563c70, L_0000020a85563e30, C4<0>, C4<0>;
v0000020a85478050_0 .net *"_ivl_0", 0 0, L_0000020a85563650;  1 drivers
v0000020a8547a0d0_0 .net *"_ivl_10", 0 0, L_0000020a85563e30;  1 drivers
v0000020a85478a50_0 .net *"_ivl_4", 0 0, L_0000020a85563c00;  1 drivers
v0000020a85479770_0 .net *"_ivl_6", 0 0, L_0000020a85563730;  1 drivers
v0000020a854782d0_0 .net *"_ivl_8", 0 0, L_0000020a85563c70;  1 drivers
v0000020a85478af0_0 .net "a", 0 0, L_0000020a854da810;  1 drivers
v0000020a85479090_0 .net "b", 0 0, L_0000020a854d9cd0;  1 drivers
v0000020a8547a030_0 .net "cin", 0 0, L_0000020a854d9b90;  1 drivers
v0000020a8547a170_0 .net "cout", 0 0, L_0000020a85563110;  1 drivers
v0000020a85478b90_0 .net "sum", 0 0, L_0000020a855623f0;  1 drivers
S_0000020a85489b50 .scope generate, "fa_gen[10]" "fa_gen[10]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396740 .param/l "i" 0 4 21, +C4<01010>;
S_0000020a854891f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85489b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855637a0 .functor XOR 1, L_0000020a854d8f10, L_0000020a854da950, C4<0>, C4<0>;
L_0000020a85563ea0 .functor XOR 1, L_0000020a855637a0, L_0000020a854d9690, C4<0>, C4<0>;
L_0000020a85563810 .functor AND 1, L_0000020a854d8f10, L_0000020a854da950, C4<1>, C4<1>;
L_0000020a85563180 .functor AND 1, L_0000020a854d8f10, L_0000020a854d9690, C4<1>, C4<1>;
L_0000020a85562460 .functor OR 1, L_0000020a85563810, L_0000020a85563180, C4<0>, C4<0>;
L_0000020a85563880 .functor AND 1, L_0000020a854da950, L_0000020a854d9690, C4<1>, C4<1>;
L_0000020a855624d0 .functor OR 1, L_0000020a85562460, L_0000020a85563880, C4<0>, C4<0>;
v0000020a85478c30_0 .net *"_ivl_0", 0 0, L_0000020a855637a0;  1 drivers
v0000020a85478cd0_0 .net *"_ivl_10", 0 0, L_0000020a85563880;  1 drivers
v0000020a85479e50_0 .net *"_ivl_4", 0 0, L_0000020a85563810;  1 drivers
v0000020a85478e10_0 .net *"_ivl_6", 0 0, L_0000020a85563180;  1 drivers
v0000020a8547a210_0 .net *"_ivl_8", 0 0, L_0000020a85562460;  1 drivers
v0000020a85478370_0 .net "a", 0 0, L_0000020a854d8f10;  1 drivers
v0000020a8547a2b0_0 .net "b", 0 0, L_0000020a854da950;  1 drivers
v0000020a85477dd0_0 .net "cin", 0 0, L_0000020a854d9690;  1 drivers
v0000020a85478f50_0 .net "cout", 0 0, L_0000020a855624d0;  1 drivers
v0000020a854791d0_0 .net "sum", 0 0, L_0000020a85563ea0;  1 drivers
S_0000020a85489e70 .scope generate, "fa_gen[11]" "fa_gen[11]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396100 .param/l "i" 0 4 21, +C4<01011>;
S_0000020a8548a000 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85489e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855638f0 .functor XOR 1, L_0000020a854dadb0, L_0000020a854d9eb0, C4<0>, C4<0>;
L_0000020a85563960 .functor XOR 1, L_0000020a855638f0, L_0000020a854d9870, C4<0>, C4<0>;
L_0000020a855639d0 .functor AND 1, L_0000020a854dadb0, L_0000020a854d9eb0, C4<1>, C4<1>;
L_0000020a85562540 .functor AND 1, L_0000020a854dadb0, L_0000020a854d9870, C4<1>, C4<1>;
L_0000020a85562cb0 .functor OR 1, L_0000020a855639d0, L_0000020a85562540, C4<0>, C4<0>;
L_0000020a855631f0 .functor AND 1, L_0000020a854d9eb0, L_0000020a854d9870, C4<1>, C4<1>;
L_0000020a85562700 .functor OR 1, L_0000020a85562cb0, L_0000020a855631f0, C4<0>, C4<0>;
v0000020a854794f0_0 .net *"_ivl_0", 0 0, L_0000020a855638f0;  1 drivers
v0000020a8547a350_0 .net *"_ivl_10", 0 0, L_0000020a855631f0;  1 drivers
v0000020a85478550_0 .net *"_ivl_4", 0 0, L_0000020a855639d0;  1 drivers
v0000020a85478eb0_0 .net *"_ivl_6", 0 0, L_0000020a85562540;  1 drivers
v0000020a85477c90_0 .net *"_ivl_8", 0 0, L_0000020a85562cb0;  1 drivers
v0000020a85479950_0 .net "a", 0 0, L_0000020a854dadb0;  1 drivers
v0000020a85477e70_0 .net "b", 0 0, L_0000020a854d9eb0;  1 drivers
v0000020a85478ff0_0 .net "cin", 0 0, L_0000020a854d9870;  1 drivers
v0000020a85479130_0 .net "cout", 0 0, L_0000020a85562700;  1 drivers
v0000020a8547ba70_0 .net "sum", 0 0, L_0000020a85563960;  1 drivers
S_0000020a8548a320 .scope generate, "fa_gen[12]" "fa_gen[12]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85395d80 .param/l "i" 0 4 21, +C4<01100>;
S_0000020a8548ae10 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85562690 .functor XOR 1, L_0000020a854da9f0, L_0000020a854d8970, C4<0>, C4<0>;
L_0000020a85562b60 .functor XOR 1, L_0000020a85562690, L_0000020a854dae50, C4<0>, C4<0>;
L_0000020a85562bd0 .functor AND 1, L_0000020a854da9f0, L_0000020a854d8970, C4<1>, C4<1>;
L_0000020a85562c40 .functor AND 1, L_0000020a854da9f0, L_0000020a854dae50, C4<1>, C4<1>;
L_0000020a85562d20 .functor OR 1, L_0000020a85562bd0, L_0000020a85562c40, C4<0>, C4<0>;
L_0000020a85564300 .functor AND 1, L_0000020a854d8970, L_0000020a854dae50, C4<1>, C4<1>;
L_0000020a855640d0 .functor OR 1, L_0000020a85562d20, L_0000020a85564300, C4<0>, C4<0>;
v0000020a8547c650_0 .net *"_ivl_0", 0 0, L_0000020a85562690;  1 drivers
v0000020a8547b1b0_0 .net *"_ivl_10", 0 0, L_0000020a85564300;  1 drivers
v0000020a8547a7b0_0 .net *"_ivl_4", 0 0, L_0000020a85562bd0;  1 drivers
v0000020a8547b750_0 .net *"_ivl_6", 0 0, L_0000020a85562c40;  1 drivers
v0000020a8547b070_0 .net *"_ivl_8", 0 0, L_0000020a85562d20;  1 drivers
v0000020a8547b4d0_0 .net "a", 0 0, L_0000020a854da9f0;  1 drivers
v0000020a8547c010_0 .net "b", 0 0, L_0000020a854d8970;  1 drivers
v0000020a8547b9d0_0 .net "cin", 0 0, L_0000020a854dae50;  1 drivers
v0000020a8547c6f0_0 .net "cout", 0 0, L_0000020a855640d0;  1 drivers
v0000020a8547b570_0 .net "sum", 0 0, L_0000020a85562b60;  1 drivers
S_0000020a8548afa0 .scope generate, "fa_gen[13]" "fa_gen[13]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85395f80 .param/l "i" 0 4 21, +C4<01101>;
S_0000020a8548b130 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548afa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855646f0 .functor XOR 1, L_0000020a854d9e10, L_0000020a854d90f0, C4<0>, C4<0>;
L_0000020a855648b0 .functor XOR 1, L_0000020a855646f0, L_0000020a854da310, C4<0>, C4<0>;
L_0000020a85564840 .functor AND 1, L_0000020a854d9e10, L_0000020a854d90f0, C4<1>, C4<1>;
L_0000020a85564760 .functor AND 1, L_0000020a854d9e10, L_0000020a854da310, C4<1>, C4<1>;
L_0000020a85564a70 .functor OR 1, L_0000020a85564840, L_0000020a85564760, C4<0>, C4<0>;
L_0000020a855645a0 .functor AND 1, L_0000020a854d90f0, L_0000020a854da310, C4<1>, C4<1>;
L_0000020a85564ca0 .functor OR 1, L_0000020a85564a70, L_0000020a855645a0, C4<0>, C4<0>;
v0000020a8547ca10_0 .net *"_ivl_0", 0 0, L_0000020a855646f0;  1 drivers
v0000020a8547c470_0 .net *"_ivl_10", 0 0, L_0000020a855645a0;  1 drivers
v0000020a8547b610_0 .net *"_ivl_4", 0 0, L_0000020a85564840;  1 drivers
v0000020a8547adf0_0 .net *"_ivl_6", 0 0, L_0000020a85564760;  1 drivers
v0000020a8547bbb0_0 .net *"_ivl_8", 0 0, L_0000020a85564a70;  1 drivers
v0000020a8547b430_0 .net "a", 0 0, L_0000020a854d9e10;  1 drivers
v0000020a8547bb10_0 .net "b", 0 0, L_0000020a854d90f0;  1 drivers
v0000020a8547bf70_0 .net "cin", 0 0, L_0000020a854da310;  1 drivers
v0000020a8547b6b0_0 .net "cout", 0 0, L_0000020a85564ca0;  1 drivers
v0000020a8547b890_0 .net "sum", 0 0, L_0000020a855648b0;  1 drivers
S_0000020a8548b450 .scope generate, "fa_gen[14]" "fa_gen[14]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396380 .param/l "i" 0 4 21, +C4<01110>;
S_0000020a8548d2e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85564140 .functor XOR 1, L_0000020a854daf90, L_0000020a854d8fb0, C4<0>, C4<0>;
L_0000020a855647d0 .functor XOR 1, L_0000020a85564140, L_0000020a854d9f50, C4<0>, C4<0>;
L_0000020a85564920 .functor AND 1, L_0000020a854daf90, L_0000020a854d8fb0, C4<1>, C4<1>;
L_0000020a855643e0 .functor AND 1, L_0000020a854daf90, L_0000020a854d9f50, C4<1>, C4<1>;
L_0000020a85563f80 .functor OR 1, L_0000020a85564920, L_0000020a855643e0, C4<0>, C4<0>;
L_0000020a85564ae0 .functor AND 1, L_0000020a854d8fb0, L_0000020a854d9f50, C4<1>, C4<1>;
L_0000020a85564b50 .functor OR 1, L_0000020a85563f80, L_0000020a85564ae0, C4<0>, C4<0>;
v0000020a8547c5b0_0 .net *"_ivl_0", 0 0, L_0000020a85564140;  1 drivers
v0000020a8547c3d0_0 .net *"_ivl_10", 0 0, L_0000020a85564ae0;  1 drivers
v0000020a8547bd90_0 .net *"_ivl_4", 0 0, L_0000020a85564920;  1 drivers
v0000020a8547b250_0 .net *"_ivl_6", 0 0, L_0000020a855643e0;  1 drivers
v0000020a8547c0b0_0 .net *"_ivl_8", 0 0, L_0000020a85563f80;  1 drivers
v0000020a8547a850_0 .net "a", 0 0, L_0000020a854daf90;  1 drivers
v0000020a8547b7f0_0 .net "b", 0 0, L_0000020a854d8fb0;  1 drivers
v0000020a8547c290_0 .net "cin", 0 0, L_0000020a854d9f50;  1 drivers
v0000020a8547b110_0 .net "cout", 0 0, L_0000020a85564b50;  1 drivers
v0000020a8547c330_0 .net "sum", 0 0, L_0000020a855647d0;  1 drivers
S_0000020a8548ef00 .scope generate, "fa_gen[15]" "fa_gen[15]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a853963c0 .param/l "i" 0 4 21, +C4<01111>;
S_0000020a8548c7f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855641b0 .functor XOR 1, L_0000020a854d8ab0, L_0000020a854d9ff0, C4<0>, C4<0>;
L_0000020a85564990 .functor XOR 1, L_0000020a855641b0, L_0000020a854d9910, C4<0>, C4<0>;
L_0000020a85563ff0 .functor AND 1, L_0000020a854d8ab0, L_0000020a854d9ff0, C4<1>, C4<1>;
L_0000020a85564060 .functor AND 1, L_0000020a854d8ab0, L_0000020a854d9910, C4<1>, C4<1>;
L_0000020a855644c0 .functor OR 1, L_0000020a85563ff0, L_0000020a85564060, C4<0>, C4<0>;
L_0000020a85564220 .functor AND 1, L_0000020a854d9ff0, L_0000020a854d9910, C4<1>, C4<1>;
L_0000020a85564a00 .functor OR 1, L_0000020a855644c0, L_0000020a85564220, C4<0>, C4<0>;
v0000020a8547bc50_0 .net *"_ivl_0", 0 0, L_0000020a855641b0;  1 drivers
v0000020a8547af30_0 .net *"_ivl_10", 0 0, L_0000020a85564220;  1 drivers
v0000020a8547a710_0 .net *"_ivl_4", 0 0, L_0000020a85563ff0;  1 drivers
v0000020a8547a530_0 .net *"_ivl_6", 0 0, L_0000020a85564060;  1 drivers
v0000020a8547bed0_0 .net *"_ivl_8", 0 0, L_0000020a855644c0;  1 drivers
v0000020a8547bcf0_0 .net "a", 0 0, L_0000020a854d8ab0;  1 drivers
v0000020a8547a3f0_0 .net "b", 0 0, L_0000020a854d9ff0;  1 drivers
v0000020a8547ae90_0 .net "cin", 0 0, L_0000020a854d9910;  1 drivers
v0000020a8547b2f0_0 .net "cout", 0 0, L_0000020a85564a00;  1 drivers
v0000020a8547b930_0 .net "sum", 0 0, L_0000020a85564990;  1 drivers
S_0000020a8548e410 .scope generate, "fa_gen[16]" "fa_gen[16]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396780 .param/l "i" 0 4 21, +C4<010000>;
S_0000020a8548d600 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85564bc0 .functor XOR 1, L_0000020a854db030, L_0000020a854d8b50, C4<0>, C4<0>;
L_0000020a85564680 .functor XOR 1, L_0000020a85564bc0, L_0000020a854d9190, C4<0>, C4<0>;
L_0000020a85564290 .functor AND 1, L_0000020a854db030, L_0000020a854d8b50, C4<1>, C4<1>;
L_0000020a85564530 .functor AND 1, L_0000020a854db030, L_0000020a854d9190, C4<1>, C4<1>;
L_0000020a85564c30 .functor OR 1, L_0000020a85564290, L_0000020a85564530, C4<0>, C4<0>;
L_0000020a85564370 .functor AND 1, L_0000020a854d8b50, L_0000020a854d9190, C4<1>, C4<1>;
L_0000020a85564450 .functor OR 1, L_0000020a85564c30, L_0000020a85564370, C4<0>, C4<0>;
v0000020a8547c150_0 .net *"_ivl_0", 0 0, L_0000020a85564bc0;  1 drivers
v0000020a8547a670_0 .net *"_ivl_10", 0 0, L_0000020a85564370;  1 drivers
v0000020a8547a490_0 .net *"_ivl_4", 0 0, L_0000020a85564290;  1 drivers
v0000020a8547be30_0 .net *"_ivl_6", 0 0, L_0000020a85564530;  1 drivers
v0000020a8547afd0_0 .net *"_ivl_8", 0 0, L_0000020a85564c30;  1 drivers
v0000020a8547c510_0 .net "a", 0 0, L_0000020a854db030;  1 drivers
v0000020a8547b390_0 .net "b", 0 0, L_0000020a854d8b50;  1 drivers
v0000020a8547c1f0_0 .net "cin", 0 0, L_0000020a854d9190;  1 drivers
v0000020a8547c790_0 .net "cout", 0 0, L_0000020a85564450;  1 drivers
v0000020a8547c830_0 .net "sum", 0 0, L_0000020a85564680;  1 drivers
S_0000020a8548c980 .scope generate, "fa_gen[17]" "fa_gen[17]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396b80 .param/l "i" 0 4 21, +C4<010001>;
S_0000020a8548dab0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a85564d10 .functor XOR 1, L_0000020a854da090, L_0000020a854d9550, C4<0>, C4<0>;
L_0000020a85564d80 .functor XOR 1, L_0000020a85564d10, L_0000020a854da3b0, C4<0>, C4<0>;
L_0000020a85564df0 .functor AND 1, L_0000020a854da090, L_0000020a854d9550, C4<1>, C4<1>;
L_0000020a85563f10 .functor AND 1, L_0000020a854da090, L_0000020a854da3b0, C4<1>, C4<1>;
L_0000020a85564610 .functor OR 1, L_0000020a85564df0, L_0000020a85563f10, C4<0>, C4<0>;
L_0000020a8555db50 .functor AND 1, L_0000020a854d9550, L_0000020a854da3b0, C4<1>, C4<1>;
L_0000020a8555e790 .functor OR 1, L_0000020a85564610, L_0000020a8555db50, C4<0>, C4<0>;
v0000020a8547c8d0_0 .net *"_ivl_0", 0 0, L_0000020a85564d10;  1 drivers
v0000020a8547a8f0_0 .net *"_ivl_10", 0 0, L_0000020a8555db50;  1 drivers
v0000020a8547c970_0 .net *"_ivl_4", 0 0, L_0000020a85564df0;  1 drivers
v0000020a8547cb50_0 .net *"_ivl_6", 0 0, L_0000020a85563f10;  1 drivers
v0000020a8547cab0_0 .net *"_ivl_8", 0 0, L_0000020a85564610;  1 drivers
v0000020a8547a5d0_0 .net "a", 0 0, L_0000020a854da090;  1 drivers
v0000020a8547a990_0 .net "b", 0 0, L_0000020a854d9550;  1 drivers
v0000020a8547aa30_0 .net "cin", 0 0, L_0000020a854da3b0;  1 drivers
v0000020a8547ab70_0 .net "cout", 0 0, L_0000020a8555e790;  1 drivers
v0000020a8547aad0_0 .net "sum", 0 0, L_0000020a85564d80;  1 drivers
S_0000020a8548d790 .scope generate, "fa_gen[18]" "fa_gen[18]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85395e40 .param/l "i" 0 4 21, +C4<010010>;
S_0000020a8548fea0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555d220 .functor XOR 1, L_0000020a854da590, L_0000020a854da630, C4<0>, C4<0>;
L_0000020a8555ddf0 .functor XOR 1, L_0000020a8555d220, L_0000020a854dc430, C4<0>, C4<0>;
L_0000020a8555df40 .functor AND 1, L_0000020a854da590, L_0000020a854da630, C4<1>, C4<1>;
L_0000020a8555d840 .functor AND 1, L_0000020a854da590, L_0000020a854dc430, C4<1>, C4<1>;
L_0000020a8555cff0 .functor OR 1, L_0000020a8555df40, L_0000020a8555d840, C4<0>, C4<0>;
L_0000020a8555e480 .functor AND 1, L_0000020a854da630, L_0000020a854dc430, C4<1>, C4<1>;
L_0000020a8555e640 .functor OR 1, L_0000020a8555cff0, L_0000020a8555e480, C4<0>, C4<0>;
v0000020a8547ac10_0 .net *"_ivl_0", 0 0, L_0000020a8555d220;  1 drivers
v0000020a8547acb0_0 .net *"_ivl_10", 0 0, L_0000020a8555e480;  1 drivers
v0000020a8547ad50_0 .net *"_ivl_4", 0 0, L_0000020a8555df40;  1 drivers
v0000020a8547cdd0_0 .net *"_ivl_6", 0 0, L_0000020a8555d840;  1 drivers
v0000020a8547e810_0 .net *"_ivl_8", 0 0, L_0000020a8555cff0;  1 drivers
v0000020a8547ee50_0 .net "a", 0 0, L_0000020a854da590;  1 drivers
v0000020a8547edb0_0 .net "b", 0 0, L_0000020a854da630;  1 drivers
v0000020a8547e590_0 .net "cin", 0 0, L_0000020a854dc430;  1 drivers
v0000020a8547e630_0 .net "cout", 0 0, L_0000020a8555e640;  1 drivers
v0000020a8547deb0_0 .net "sum", 0 0, L_0000020a8555ddf0;  1 drivers
S_0000020a8548f6d0 .scope generate, "fa_gen[19]" "fa_gen[19]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396900 .param/l "i" 0 4 21, +C4<010011>;
S_0000020a8548e0f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555d290 .functor XOR 1, L_0000020a854dc250, L_0000020a854db3f0, C4<0>, C4<0>;
L_0000020a8555de60 .functor XOR 1, L_0000020a8555d290, L_0000020a854dcbb0, C4<0>, C4<0>;
L_0000020a8555d140 .functor AND 1, L_0000020a854dc250, L_0000020a854db3f0, C4<1>, C4<1>;
L_0000020a8555e170 .functor AND 1, L_0000020a854dc250, L_0000020a854dcbb0, C4<1>, C4<1>;
L_0000020a8555dbc0 .functor OR 1, L_0000020a8555d140, L_0000020a8555e170, C4<0>, C4<0>;
L_0000020a8555dc30 .functor AND 1, L_0000020a854db3f0, L_0000020a854dcbb0, C4<1>, C4<1>;
L_0000020a8555e950 .functor OR 1, L_0000020a8555dbc0, L_0000020a8555dc30, C4<0>, C4<0>;
v0000020a8547d370_0 .net *"_ivl_0", 0 0, L_0000020a8555d290;  1 drivers
v0000020a8547d230_0 .net *"_ivl_10", 0 0, L_0000020a8555dc30;  1 drivers
v0000020a8547ea90_0 .net *"_ivl_4", 0 0, L_0000020a8555d140;  1 drivers
v0000020a8547df50_0 .net *"_ivl_6", 0 0, L_0000020a8555e170;  1 drivers
v0000020a8547e270_0 .net *"_ivl_8", 0 0, L_0000020a8555dbc0;  1 drivers
v0000020a8547dff0_0 .net "a", 0 0, L_0000020a854dc250;  1 drivers
v0000020a8547d410_0 .net "b", 0 0, L_0000020a854db3f0;  1 drivers
v0000020a8547ebd0_0 .net "cin", 0 0, L_0000020a854dcbb0;  1 drivers
v0000020a8547d2d0_0 .net "cout", 0 0, L_0000020a8555e950;  1 drivers
v0000020a8547d550_0 .net "sum", 0 0, L_0000020a8555de60;  1 drivers
S_0000020a8548e5a0 .scope generate, "fa_gen[20]" "fa_gen[20]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396b00 .param/l "i" 0 4 21, +C4<010100>;
S_0000020a85490030 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555e8e0 .functor XOR 1, L_0000020a854dc610, L_0000020a854dbdf0, C4<0>, C4<0>;
L_0000020a8555d450 .functor XOR 1, L_0000020a8555e8e0, L_0000020a854dcc50, C4<0>, C4<0>;
L_0000020a8555d1b0 .functor AND 1, L_0000020a854dc610, L_0000020a854dbdf0, C4<1>, C4<1>;
L_0000020a8555d3e0 .functor AND 1, L_0000020a854dc610, L_0000020a854dcc50, C4<1>, C4<1>;
L_0000020a8555d610 .functor OR 1, L_0000020a8555d1b0, L_0000020a8555d3e0, C4<0>, C4<0>;
L_0000020a8555d300 .functor AND 1, L_0000020a854dbdf0, L_0000020a854dcc50, C4<1>, C4<1>;
L_0000020a8555e250 .functor OR 1, L_0000020a8555d610, L_0000020a8555d300, C4<0>, C4<0>;
v0000020a8547db90_0 .net *"_ivl_0", 0 0, L_0000020a8555e8e0;  1 drivers
v0000020a8547e3b0_0 .net *"_ivl_10", 0 0, L_0000020a8555d300;  1 drivers
v0000020a8547eb30_0 .net *"_ivl_4", 0 0, L_0000020a8555d1b0;  1 drivers
v0000020a8547d910_0 .net *"_ivl_6", 0 0, L_0000020a8555d3e0;  1 drivers
v0000020a8547d9b0_0 .net *"_ivl_8", 0 0, L_0000020a8555d610;  1 drivers
v0000020a8547eef0_0 .net "a", 0 0, L_0000020a854dc610;  1 drivers
v0000020a8547d870_0 .net "b", 0 0, L_0000020a854dbdf0;  1 drivers
v0000020a8547ec70_0 .net "cin", 0 0, L_0000020a854dcc50;  1 drivers
v0000020a8547d050_0 .net "cout", 0 0, L_0000020a8555e250;  1 drivers
v0000020a8547da50_0 .net "sum", 0 0, L_0000020a8555d450;  1 drivers
S_0000020a8548f090 .scope generate, "fa_gen[21]" "fa_gen[21]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85395fc0 .param/l "i" 0 4 21, +C4<010101>;
S_0000020a8548f220 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548f090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555d8b0 .functor XOR 1, L_0000020a854db490, L_0000020a854dd830, C4<0>, C4<0>;
L_0000020a8555d4c0 .functor XOR 1, L_0000020a8555d8b0, L_0000020a854dc2f0, C4<0>, C4<0>;
L_0000020a8555dfb0 .functor AND 1, L_0000020a854db490, L_0000020a854dd830, C4<1>, C4<1>;
L_0000020a8555dae0 .functor AND 1, L_0000020a854db490, L_0000020a854dc2f0, C4<1>, C4<1>;
L_0000020a8555d530 .functor OR 1, L_0000020a8555dfb0, L_0000020a8555dae0, C4<0>, C4<0>;
L_0000020a8555ded0 .functor AND 1, L_0000020a854dd830, L_0000020a854dc2f0, C4<1>, C4<1>;
L_0000020a8555e020 .functor OR 1, L_0000020a8555d530, L_0000020a8555ded0, C4<0>, C4<0>;
v0000020a8547ed10_0 .net *"_ivl_0", 0 0, L_0000020a8555d8b0;  1 drivers
v0000020a8547f350_0 .net *"_ivl_10", 0 0, L_0000020a8555ded0;  1 drivers
v0000020a8547d730_0 .net *"_ivl_4", 0 0, L_0000020a8555dfb0;  1 drivers
v0000020a8547ef90_0 .net *"_ivl_6", 0 0, L_0000020a8555dae0;  1 drivers
v0000020a8547f2b0_0 .net *"_ivl_8", 0 0, L_0000020a8555d530;  1 drivers
v0000020a8547e090_0 .net "a", 0 0, L_0000020a854db490;  1 drivers
v0000020a8547d4b0_0 .net "b", 0 0, L_0000020a854dd830;  1 drivers
v0000020a8547dc30_0 .net "cin", 0 0, L_0000020a854dc2f0;  1 drivers
v0000020a8547e8b0_0 .net "cout", 0 0, L_0000020a8555e020;  1 drivers
v0000020a8547f030_0 .net "sum", 0 0, L_0000020a8555d4c0;  1 drivers
S_0000020a85490350 .scope generate, "fa_gen[22]" "fa_gen[22]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a853960c0 .param/l "i" 0 4 21, +C4<010110>;
S_0000020a8548f3b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a85490350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555d5a0 .functor XOR 1, L_0000020a854db530, L_0000020a854dc6b0, C4<0>, C4<0>;
L_0000020a8555e4f0 .functor XOR 1, L_0000020a8555d5a0, L_0000020a854dc570, C4<0>, C4<0>;
L_0000020a8555e3a0 .functor AND 1, L_0000020a854db530, L_0000020a854dc6b0, C4<1>, C4<1>;
L_0000020a8555e6b0 .functor AND 1, L_0000020a854db530, L_0000020a854dc570, C4<1>, C4<1>;
L_0000020a8555dca0 .functor OR 1, L_0000020a8555e3a0, L_0000020a8555e6b0, C4<0>, C4<0>;
L_0000020a8555d0d0 .functor AND 1, L_0000020a854dc6b0, L_0000020a854dc570, C4<1>, C4<1>;
L_0000020a8555d920 .functor OR 1, L_0000020a8555dca0, L_0000020a8555d0d0, C4<0>, C4<0>;
v0000020a8547e950_0 .net *"_ivl_0", 0 0, L_0000020a8555d5a0;  1 drivers
v0000020a8547f0d0_0 .net *"_ivl_10", 0 0, L_0000020a8555d0d0;  1 drivers
v0000020a8547cbf0_0 .net *"_ivl_4", 0 0, L_0000020a8555e3a0;  1 drivers
v0000020a8547d7d0_0 .net *"_ivl_6", 0 0, L_0000020a8555e6b0;  1 drivers
v0000020a8547d690_0 .net *"_ivl_8", 0 0, L_0000020a8555dca0;  1 drivers
v0000020a8547cc90_0 .net "a", 0 0, L_0000020a854db530;  1 drivers
v0000020a8547f170_0 .net "b", 0 0, L_0000020a854dc6b0;  1 drivers
v0000020a8547e130_0 .net "cin", 0 0, L_0000020a854dc570;  1 drivers
v0000020a8547d5f0_0 .net "cout", 0 0, L_0000020a8555d920;  1 drivers
v0000020a8547f210_0 .net "sum", 0 0, L_0000020a8555e4f0;  1 drivers
S_0000020a8548cfc0 .scope generate, "fa_gen[23]" "fa_gen[23]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396800 .param/l "i" 0 4 21, +C4<010111>;
S_0000020a8548d920 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555e800 .functor XOR 1, L_0000020a854dd150, L_0000020a854dc4d0, C4<0>, C4<0>;
L_0000020a8555dd10 .functor XOR 1, L_0000020a8555e800, L_0000020a854db5d0, C4<0>, C4<0>;
L_0000020a8555d060 .functor AND 1, L_0000020a854dd150, L_0000020a854dc4d0, C4<1>, C4<1>;
L_0000020a8555e560 .functor AND 1, L_0000020a854dd150, L_0000020a854db5d0, C4<1>, C4<1>;
L_0000020a8555d990 .functor OR 1, L_0000020a8555d060, L_0000020a8555e560, C4<0>, C4<0>;
L_0000020a8555da00 .functor AND 1, L_0000020a854dc4d0, L_0000020a854db5d0, C4<1>, C4<1>;
L_0000020a8555e5d0 .functor OR 1, L_0000020a8555d990, L_0000020a8555da00, C4<0>, C4<0>;
v0000020a8547e6d0_0 .net *"_ivl_0", 0 0, L_0000020a8555e800;  1 drivers
v0000020a8547ce70_0 .net *"_ivl_10", 0 0, L_0000020a8555da00;  1 drivers
v0000020a8547cd30_0 .net *"_ivl_4", 0 0, L_0000020a8555d060;  1 drivers
v0000020a8547e4f0_0 .net *"_ivl_6", 0 0, L_0000020a8555e560;  1 drivers
v0000020a8547daf0_0 .net *"_ivl_8", 0 0, L_0000020a8555d990;  1 drivers
v0000020a8547cf10_0 .net "a", 0 0, L_0000020a854dd150;  1 drivers
v0000020a8547dcd0_0 .net "b", 0 0, L_0000020a854dc4d0;  1 drivers
v0000020a8547e310_0 .net "cin", 0 0, L_0000020a854db5d0;  1 drivers
v0000020a8547cfb0_0 .net "cout", 0 0, L_0000020a8555e5d0;  1 drivers
v0000020a8547d0f0_0 .net "sum", 0 0, L_0000020a8555dd10;  1 drivers
S_0000020a8548cca0 .scope generate, "fa_gen[24]" "fa_gen[24]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396480 .param/l "i" 0 4 21, +C4<011000>;
S_0000020a8548fd10 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548cca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555d370 .functor XOR 1, L_0000020a854dc750, L_0000020a854dbb70, C4<0>, C4<0>;
L_0000020a8555da70 .functor XOR 1, L_0000020a8555d370, L_0000020a854dd1f0, C4<0>, C4<0>;
L_0000020a8555e720 .functor AND 1, L_0000020a854dc750, L_0000020a854dbb70, C4<1>, C4<1>;
L_0000020a8555dd80 .functor AND 1, L_0000020a854dc750, L_0000020a854dd1f0, C4<1>, C4<1>;
L_0000020a8555e100 .functor OR 1, L_0000020a8555e720, L_0000020a8555dd80, C4<0>, C4<0>;
L_0000020a8555e090 .functor AND 1, L_0000020a854dbb70, L_0000020a854dd1f0, C4<1>, C4<1>;
L_0000020a8555e870 .functor OR 1, L_0000020a8555e100, L_0000020a8555e090, C4<0>, C4<0>;
v0000020a8547d190_0 .net *"_ivl_0", 0 0, L_0000020a8555d370;  1 drivers
v0000020a8547dd70_0 .net *"_ivl_10", 0 0, L_0000020a8555e090;  1 drivers
v0000020a8547de10_0 .net *"_ivl_4", 0 0, L_0000020a8555e720;  1 drivers
v0000020a8547e1d0_0 .net *"_ivl_6", 0 0, L_0000020a8555dd80;  1 drivers
v0000020a8547e450_0 .net *"_ivl_8", 0 0, L_0000020a8555e100;  1 drivers
v0000020a8547e770_0 .net "a", 0 0, L_0000020a854dc750;  1 drivers
v0000020a8547e9f0_0 .net "b", 0 0, L_0000020a854dbb70;  1 drivers
v0000020a854801b0_0 .net "cin", 0 0, L_0000020a854dd1f0;  1 drivers
v0000020a8547fad0_0 .net "cout", 0 0, L_0000020a8555e870;  1 drivers
v0000020a8547f850_0 .net "sum", 0 0, L_0000020a8555da70;  1 drivers
S_0000020a8548ed70 .scope generate, "fa_gen[25]" "fa_gen[25]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396a40 .param/l "i" 0 4 21, +C4<011001>;
S_0000020a8548dc40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548ed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555d680 .functor XOR 1, L_0000020a854dc390, L_0000020a854dc7f0, C4<0>, C4<0>;
L_0000020a8555e9c0 .functor XOR 1, L_0000020a8555d680, L_0000020a854dd290, C4<0>, C4<0>;
L_0000020a8555e1e0 .functor AND 1, L_0000020a854dc390, L_0000020a854dc7f0, C4<1>, C4<1>;
L_0000020a8555e2c0 .functor AND 1, L_0000020a854dc390, L_0000020a854dd290, C4<1>, C4<1>;
L_0000020a8555ea30 .functor OR 1, L_0000020a8555e1e0, L_0000020a8555e2c0, C4<0>, C4<0>;
L_0000020a8555e330 .functor AND 1, L_0000020a854dc7f0, L_0000020a854dd290, C4<1>, C4<1>;
L_0000020a8555e410 .functor OR 1, L_0000020a8555ea30, L_0000020a8555e330, C4<0>, C4<0>;
v0000020a8547f7b0_0 .net *"_ivl_0", 0 0, L_0000020a8555d680;  1 drivers
v0000020a8547f530_0 .net *"_ivl_10", 0 0, L_0000020a8555e330;  1 drivers
v0000020a8547f710_0 .net *"_ivl_4", 0 0, L_0000020a8555e1e0;  1 drivers
v0000020a85480110_0 .net *"_ivl_6", 0 0, L_0000020a8555e2c0;  1 drivers
v0000020a8547f8f0_0 .net *"_ivl_8", 0 0, L_0000020a8555ea30;  1 drivers
v0000020a8547f670_0 .net "a", 0 0, L_0000020a854dc390;  1 drivers
v0000020a8547fa30_0 .net "b", 0 0, L_0000020a854dc7f0;  1 drivers
v0000020a8547f5d0_0 .net "cin", 0 0, L_0000020a854dd290;  1 drivers
v0000020a8547f990_0 .net "cout", 0 0, L_0000020a8555e410;  1 drivers
v0000020a8547fcb0_0 .net "sum", 0 0, L_0000020a8555e9c0;  1 drivers
S_0000020a8548f540 .scope generate, "fa_gen[26]" "fa_gen[26]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396980 .param/l "i" 0 4 21, +C4<011010>;
S_0000020a854901c0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555eaa0 .functor XOR 1, L_0000020a854db670, L_0000020a854dc890, C4<0>, C4<0>;
L_0000020a8555cf10 .functor XOR 1, L_0000020a8555eaa0, L_0000020a854dc930, C4<0>, C4<0>;
L_0000020a8555d6f0 .functor AND 1, L_0000020a854db670, L_0000020a854dc890, C4<1>, C4<1>;
L_0000020a8555cf80 .functor AND 1, L_0000020a854db670, L_0000020a854dc930, C4<1>, C4<1>;
L_0000020a8555d760 .functor OR 1, L_0000020a8555d6f0, L_0000020a8555cf80, C4<0>, C4<0>;
L_0000020a8555d7d0 .functor AND 1, L_0000020a854dc890, L_0000020a854dc930, C4<1>, C4<1>;
L_0000020a855600f0 .functor OR 1, L_0000020a8555d760, L_0000020a8555d7d0, C4<0>, C4<0>;
v0000020a8547fdf0_0 .net *"_ivl_0", 0 0, L_0000020a8555eaa0;  1 drivers
v0000020a8547fb70_0 .net *"_ivl_10", 0 0, L_0000020a8555d7d0;  1 drivers
v0000020a85480070_0 .net *"_ivl_4", 0 0, L_0000020a8555d6f0;  1 drivers
v0000020a8547fe90_0 .net *"_ivl_6", 0 0, L_0000020a8555cf80;  1 drivers
v0000020a8547ff30_0 .net *"_ivl_8", 0 0, L_0000020a8555d760;  1 drivers
v0000020a8547fc10_0 .net "a", 0 0, L_0000020a854db670;  1 drivers
v0000020a8547fd50_0 .net "b", 0 0, L_0000020a854dc890;  1 drivers
v0000020a8547ffd0_0 .net "cin", 0 0, L_0000020a854dc930;  1 drivers
v0000020a85480250_0 .net "cout", 0 0, L_0000020a855600f0;  1 drivers
v0000020a8547f3f0_0 .net "sum", 0 0, L_0000020a8555cf10;  1 drivers
S_0000020a8548e730 .scope generate, "fa_gen[27]" "fa_gen[27]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a853964c0 .param/l "i" 0 4 21, +C4<011011>;
S_0000020a8548f860 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555f9f0 .functor XOR 1, L_0000020a854dd5b0, L_0000020a854dbf30, C4<0>, C4<0>;
L_0000020a8555ed40 .functor XOR 1, L_0000020a8555f9f0, L_0000020a854dc9d0, C4<0>, C4<0>;
L_0000020a8555f590 .functor AND 1, L_0000020a854dd5b0, L_0000020a854dbf30, C4<1>, C4<1>;
L_0000020a85560160 .functor AND 1, L_0000020a854dd5b0, L_0000020a854dc9d0, C4<1>, C4<1>;
L_0000020a8555f7c0 .functor OR 1, L_0000020a8555f590, L_0000020a85560160, C4<0>, C4<0>;
L_0000020a8555f600 .functor AND 1, L_0000020a854dbf30, L_0000020a854dc9d0, C4<1>, C4<1>;
L_0000020a8555f750 .functor OR 1, L_0000020a8555f7c0, L_0000020a8555f600, C4<0>, C4<0>;
v0000020a8547f490_0 .net *"_ivl_0", 0 0, L_0000020a8555f9f0;  1 drivers
v0000020a85493e20_0 .net *"_ivl_10", 0 0, L_0000020a8555f600;  1 drivers
v0000020a854928e0_0 .net *"_ivl_4", 0 0, L_0000020a8555f590;  1 drivers
v0000020a85493ba0_0 .net *"_ivl_6", 0 0, L_0000020a85560160;  1 drivers
v0000020a85493ec0_0 .net *"_ivl_8", 0 0, L_0000020a8555f7c0;  1 drivers
v0000020a85494a00_0 .net "a", 0 0, L_0000020a854dd5b0;  1 drivers
v0000020a85492c00_0 .net "b", 0 0, L_0000020a854dbf30;  1 drivers
v0000020a85494e60_0 .net "cin", 0 0, L_0000020a854dc9d0;  1 drivers
v0000020a85493c40_0 .net "cout", 0 0, L_0000020a8555f750;  1 drivers
v0000020a854934c0_0 .net "sum", 0 0, L_0000020a8555ed40;  1 drivers
S_0000020a8548f9f0 .scope generate, "fa_gen[28]" "fa_gen[28]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396b40 .param/l "i" 0 4 21, +C4<011100>;
S_0000020a8548ddd0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555f050 .functor XOR 1, L_0000020a854db170, L_0000020a854dca70, C4<0>, C4<0>;
L_0000020a8555edb0 .functor XOR 1, L_0000020a8555f050, L_0000020a854dcb10, C4<0>, C4<0>;
L_0000020a8555efe0 .functor AND 1, L_0000020a854db170, L_0000020a854dca70, C4<1>, C4<1>;
L_0000020a8555f2f0 .functor AND 1, L_0000020a854db170, L_0000020a854dcb10, C4<1>, C4<1>;
L_0000020a855604e0 .functor OR 1, L_0000020a8555efe0, L_0000020a8555f2f0, C4<0>, C4<0>;
L_0000020a8555f0c0 .functor AND 1, L_0000020a854dca70, L_0000020a854dcb10, C4<1>, C4<1>;
L_0000020a8555f980 .functor OR 1, L_0000020a855604e0, L_0000020a8555f0c0, C4<0>, C4<0>;
v0000020a854932e0_0 .net *"_ivl_0", 0 0, L_0000020a8555f050;  1 drivers
v0000020a85492ca0_0 .net *"_ivl_10", 0 0, L_0000020a8555f0c0;  1 drivers
v0000020a85493100_0 .net *"_ivl_4", 0 0, L_0000020a8555efe0;  1 drivers
v0000020a85494c80_0 .net *"_ivl_6", 0 0, L_0000020a8555f2f0;  1 drivers
v0000020a85493380_0 .net *"_ivl_8", 0 0, L_0000020a855604e0;  1 drivers
v0000020a85492fc0_0 .net "a", 0 0, L_0000020a854db170;  1 drivers
v0000020a854939c0_0 .net "b", 0 0, L_0000020a854dca70;  1 drivers
v0000020a85492e80_0 .net "cin", 0 0, L_0000020a854dcb10;  1 drivers
v0000020a85493240_0 .net "cout", 0 0, L_0000020a8555f980;  1 drivers
v0000020a85494000_0 .net "sum", 0 0, L_0000020a8555edb0;  1 drivers
S_0000020a8548fb80 .scope generate, "fa_gen[29]" "fa_gen[29]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396a00 .param/l "i" 0 4 21, +C4<011101>;
S_0000020a854904e0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555f670 .functor XOR 1, L_0000020a854dba30, L_0000020a854dccf0, C4<0>, C4<0>;
L_0000020a8555ee20 .functor XOR 1, L_0000020a8555f670, L_0000020a854dc1b0, C4<0>, C4<0>;
L_0000020a8555fc90 .functor AND 1, L_0000020a854dba30, L_0000020a854dccf0, C4<1>, C4<1>;
L_0000020a8555f1a0 .functor AND 1, L_0000020a854dba30, L_0000020a854dc1b0, C4<1>, C4<1>;
L_0000020a8555f4b0 .functor OR 1, L_0000020a8555fc90, L_0000020a8555f1a0, C4<0>, C4<0>;
L_0000020a855605c0 .functor AND 1, L_0000020a854dccf0, L_0000020a854dc1b0, C4<1>, C4<1>;
L_0000020a8555f130 .functor OR 1, L_0000020a8555f4b0, L_0000020a855605c0, C4<0>, C4<0>;
v0000020a85494280_0 .net *"_ivl_0", 0 0, L_0000020a8555f670;  1 drivers
v0000020a85493560_0 .net *"_ivl_10", 0 0, L_0000020a855605c0;  1 drivers
v0000020a85494aa0_0 .net *"_ivl_4", 0 0, L_0000020a8555fc90;  1 drivers
v0000020a85494460_0 .net *"_ivl_6", 0 0, L_0000020a8555f1a0;  1 drivers
v0000020a854943c0_0 .net *"_ivl_8", 0 0, L_0000020a8555f4b0;  1 drivers
v0000020a854937e0_0 .net "a", 0 0, L_0000020a854dba30;  1 drivers
v0000020a85492de0_0 .net "b", 0 0, L_0000020a854dccf0;  1 drivers
v0000020a854940a0_0 .net "cin", 0 0, L_0000020a854dc1b0;  1 drivers
v0000020a85493f60_0 .net "cout", 0 0, L_0000020a8555f130;  1 drivers
v0000020a85493420_0 .net "sum", 0 0, L_0000020a8555ee20;  1 drivers
S_0000020a8548e8c0 .scope generate, "fa_gen[30]" "fa_gen[30]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396500 .param/l "i" 0 4 21, +C4<011110>;
S_0000020a8548cb10 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a855601d0 .functor XOR 1, L_0000020a854dd330, L_0000020a854dc110, C4<0>, C4<0>;
L_0000020a8555fa60 .functor XOR 1, L_0000020a855601d0, L_0000020a854dcd90, C4<0>, C4<0>;
L_0000020a8555f830 .functor AND 1, L_0000020a854dd330, L_0000020a854dc110, C4<1>, C4<1>;
L_0000020a8555f210 .functor AND 1, L_0000020a854dd330, L_0000020a854dcd90, C4<1>, C4<1>;
L_0000020a85560240 .functor OR 1, L_0000020a8555f830, L_0000020a8555f210, C4<0>, C4<0>;
L_0000020a8555f8a0 .functor AND 1, L_0000020a854dc110, L_0000020a854dcd90, C4<1>, C4<1>;
L_0000020a8555ecd0 .functor OR 1, L_0000020a85560240, L_0000020a8555f8a0, C4<0>, C4<0>;
v0000020a85492a20_0 .net *"_ivl_0", 0 0, L_0000020a855601d0;  1 drivers
v0000020a85492f20_0 .net *"_ivl_10", 0 0, L_0000020a8555f8a0;  1 drivers
v0000020a85494b40_0 .net *"_ivl_4", 0 0, L_0000020a8555f830;  1 drivers
v0000020a854936a0_0 .net *"_ivl_6", 0 0, L_0000020a8555f210;  1 drivers
v0000020a85494500_0 .net *"_ivl_8", 0 0, L_0000020a85560240;  1 drivers
v0000020a854948c0_0 .net "a", 0 0, L_0000020a854dd330;  1 drivers
v0000020a854931a0_0 .net "b", 0 0, L_0000020a854dc110;  1 drivers
v0000020a85494fa0_0 .net "cin", 0 0, L_0000020a854dcd90;  1 drivers
v0000020a854945a0_0 .net "cout", 0 0, L_0000020a8555ecd0;  1 drivers
v0000020a85493600_0 .net "sum", 0 0, L_0000020a8555fa60;  1 drivers
S_0000020a8548ce30 .scope generate, "fa_gen[31]" "fa_gen[31]" 4 21, 4 21 0, S_0000020a8548a640;
 .timescale 0 0;
P_0000020a85396540 .param/l "i" 0 4 21, +C4<011111>;
S_0000020a8548d150 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a8555fe50 .functor XOR 1, L_0000020a854dcf70, L_0000020a854dce30, C4<0>, C4<0>;
L_0000020a8555f6e0 .functor XOR 1, L_0000020a8555fe50, L_0000020a854dbe90, C4<0>, C4<0>;
L_0000020a8555fd70 .functor AND 1, L_0000020a854dcf70, L_0000020a854dce30, C4<1>, C4<1>;
L_0000020a855602b0 .functor AND 1, L_0000020a854dcf70, L_0000020a854dbe90, C4<1>, C4<1>;
L_0000020a8555fc20 .functor OR 1, L_0000020a8555fd70, L_0000020a855602b0, C4<0>, C4<0>;
L_0000020a8555eb10 .functor AND 1, L_0000020a854dce30, L_0000020a854dbe90, C4<1>, C4<1>;
L_0000020a8555f520 .functor OR 1, L_0000020a8555fc20, L_0000020a8555eb10, C4<0>, C4<0>;
v0000020a85493740_0 .net *"_ivl_0", 0 0, L_0000020a8555fe50;  1 drivers
v0000020a85493a60_0 .net *"_ivl_10", 0 0, L_0000020a8555eb10;  1 drivers
v0000020a85492ac0_0 .net *"_ivl_4", 0 0, L_0000020a8555fd70;  1 drivers
v0000020a85493880_0 .net *"_ivl_6", 0 0, L_0000020a855602b0;  1 drivers
v0000020a85494320_0 .net *"_ivl_8", 0 0, L_0000020a8555fc20;  1 drivers
v0000020a85492b60_0 .net "a", 0 0, L_0000020a854dcf70;  1 drivers
v0000020a85494f00_0 .net "b", 0 0, L_0000020a854dce30;  1 drivers
v0000020a85492980_0 .net "cin", 0 0, L_0000020a854dbe90;  1 drivers
v0000020a85493060_0 .net "cout", 0 0, L_0000020a8555f520;  1 drivers
v0000020a85494dc0_0 .net "sum", 0 0, L_0000020a8555f6e0;  1 drivers
S_0000020a8548d470 .scope module, "rca_inst" "rca_32bit" 3 41, 4 3 0, S_0000020a853f20b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854f25e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000020a854eda30 .functor BUFZ 1, L_0000020a854f25e8, C4<0>, C4<0>, C4<0>;
v0000020a854a1480_0 .net *"_ivl_229", 0 0, L_0000020a854eda30;  1 drivers
v0000020a854a15c0_0 .net "a", 31 0, L_0000020a854cf730;  1 drivers
v0000020a854a1660_0 .net "b", 31 0, v0000020a854a2560_0;  1 drivers
v0000020a854a17a0_0 .net "c", 32 0, L_0000020a854cf230;  1 drivers
v0000020a8549f040_0 .net "cin", 0 0, L_0000020a854f25e8;  1 drivers
v0000020a8549f0e0_0 .net "cout", 0 0, L_0000020a854cefb0;  alias, 1 drivers
v0000020a8549f180_0 .net "sum", 31 0, L_0000020a854ce970;  alias, 1 drivers
L_0000020a854ce5b0 .part L_0000020a854cf730, 0, 1;
L_0000020a854cc5d0 .part v0000020a854a2560_0, 0, 1;
L_0000020a854ce650 .part L_0000020a854cf230, 0, 1;
L_0000020a854cd250 .part L_0000020a854cf730, 1, 1;
L_0000020a854cca30 .part v0000020a854a2560_0, 1, 1;
L_0000020a854ce1f0 .part L_0000020a854cf230, 1, 1;
L_0000020a854cdbb0 .part L_0000020a854cf730, 2, 1;
L_0000020a854cd390 .part v0000020a854a2560_0, 2, 1;
L_0000020a854cd2f0 .part L_0000020a854cf230, 2, 1;
L_0000020a854ce0b0 .part L_0000020a854cf730, 3, 1;
L_0000020a854ce830 .part v0000020a854a2560_0, 3, 1;
L_0000020a854ccd50 .part L_0000020a854cf230, 3, 1;
L_0000020a854ccdf0 .part L_0000020a854cf730, 4, 1;
L_0000020a854cce90 .part v0000020a854a2560_0, 4, 1;
L_0000020a854cc7b0 .part L_0000020a854cf230, 4, 1;
L_0000020a854cc670 .part L_0000020a854cf730, 5, 1;
L_0000020a854cc0d0 .part v0000020a854a2560_0, 5, 1;
L_0000020a854cc170 .part L_0000020a854cf230, 5, 1;
L_0000020a854ccad0 .part L_0000020a854cf730, 6, 1;
L_0000020a854cc210 .part v0000020a854a2560_0, 6, 1;
L_0000020a854cc710 .part L_0000020a854cf230, 6, 1;
L_0000020a854cc850 .part L_0000020a854cf730, 7, 1;
L_0000020a854ccb70 .part v0000020a854a2560_0, 7, 1;
L_0000020a854ccf30 .part L_0000020a854cf230, 7, 1;
L_0000020a854cd890 .part L_0000020a854cf730, 8, 1;
L_0000020a854cd610 .part v0000020a854a2560_0, 8, 1;
L_0000020a854ccc10 .part L_0000020a854cf230, 8, 1;
L_0000020a854cdc50 .part L_0000020a854cf730, 9, 1;
L_0000020a854cd430 .part v0000020a854a2560_0, 9, 1;
L_0000020a854cccb0 .part L_0000020a854cf230, 9, 1;
L_0000020a854cd4d0 .part L_0000020a854cf730, 10, 1;
L_0000020a854cd930 .part v0000020a854a2560_0, 10, 1;
L_0000020a854cd9d0 .part L_0000020a854cf230, 10, 1;
L_0000020a854cdd90 .part L_0000020a854cf730, 11, 1;
L_0000020a854cde30 .part v0000020a854a2560_0, 11, 1;
L_0000020a854cded0 .part L_0000020a854cf230, 11, 1;
L_0000020a854cf9b0 .part L_0000020a854cf730, 12, 1;
L_0000020a854d0bd0 .part v0000020a854a2560_0, 12, 1;
L_0000020a854d0b30 .part L_0000020a854cf230, 12, 1;
L_0000020a854d06d0 .part L_0000020a854cf730, 13, 1;
L_0000020a854cf190 .part v0000020a854a2560_0, 13, 1;
L_0000020a854d0590 .part L_0000020a854cf230, 13, 1;
L_0000020a854cfd70 .part L_0000020a854cf730, 14, 1;
L_0000020a854ced30 .part v0000020a854a2560_0, 14, 1;
L_0000020a854cfa50 .part L_0000020a854cf230, 14, 1;
L_0000020a854cf870 .part L_0000020a854cf730, 15, 1;
L_0000020a854d01d0 .part v0000020a854a2560_0, 15, 1;
L_0000020a854d0810 .part L_0000020a854cf230, 15, 1;
L_0000020a854cf7d0 .part L_0000020a854cf730, 16, 1;
L_0000020a854d09f0 .part v0000020a854a2560_0, 16, 1;
L_0000020a854cfaf0 .part L_0000020a854cf230, 16, 1;
L_0000020a854d0450 .part L_0000020a854cf730, 17, 1;
L_0000020a854cfb90 .part v0000020a854a2560_0, 17, 1;
L_0000020a854cf050 .part L_0000020a854cf230, 17, 1;
L_0000020a854cedd0 .part L_0000020a854cf730, 18, 1;
L_0000020a854cfc30 .part v0000020a854a2560_0, 18, 1;
L_0000020a854d0770 .part L_0000020a854cf230, 18, 1;
L_0000020a854cf370 .part L_0000020a854cf730, 19, 1;
L_0000020a854cea10 .part v0000020a854a2560_0, 19, 1;
L_0000020a854d0f90 .part L_0000020a854cf230, 19, 1;
L_0000020a854d0270 .part L_0000020a854cf730, 20, 1;
L_0000020a854cec90 .part v0000020a854a2560_0, 20, 1;
L_0000020a854cf410 .part L_0000020a854cf230, 20, 1;
L_0000020a854d0ef0 .part L_0000020a854cf730, 21, 1;
L_0000020a854ceab0 .part v0000020a854a2560_0, 21, 1;
L_0000020a854cfcd0 .part L_0000020a854cf230, 21, 1;
L_0000020a854d0a90 .part L_0000020a854cf730, 22, 1;
L_0000020a854cf910 .part v0000020a854a2560_0, 22, 1;
L_0000020a854cff50 .part L_0000020a854cf230, 22, 1;
L_0000020a854d08b0 .part L_0000020a854cf730, 23, 1;
L_0000020a854d04f0 .part v0000020a854a2560_0, 23, 1;
L_0000020a854cf5f0 .part L_0000020a854cf230, 23, 1;
L_0000020a854d0630 .part L_0000020a854cf730, 24, 1;
L_0000020a854cf4b0 .part v0000020a854a2560_0, 24, 1;
L_0000020a854d03b0 .part L_0000020a854cf230, 24, 1;
L_0000020a854cfeb0 .part L_0000020a854cf730, 25, 1;
L_0000020a854cfe10 .part v0000020a854a2560_0, 25, 1;
L_0000020a854d0c70 .part L_0000020a854cf230, 25, 1;
L_0000020a854d0310 .part L_0000020a854cf730, 26, 1;
L_0000020a854cfff0 .part v0000020a854a2560_0, 26, 1;
L_0000020a854cf0f0 .part L_0000020a854cf230, 26, 1;
L_0000020a854cf550 .part L_0000020a854cf730, 27, 1;
L_0000020a854d0950 .part v0000020a854a2560_0, 27, 1;
L_0000020a854cee70 .part L_0000020a854cf230, 27, 1;
L_0000020a854d0d10 .part L_0000020a854cf730, 28, 1;
L_0000020a854d0db0 .part v0000020a854a2560_0, 28, 1;
L_0000020a854d0e50 .part L_0000020a854cf230, 28, 1;
L_0000020a854ce8d0 .part L_0000020a854cf730, 29, 1;
L_0000020a854cef10 .part v0000020a854a2560_0, 29, 1;
L_0000020a854ceb50 .part L_0000020a854cf230, 29, 1;
L_0000020a854d0090 .part L_0000020a854cf730, 30, 1;
L_0000020a854d0130 .part v0000020a854a2560_0, 30, 1;
L_0000020a854d1030 .part L_0000020a854cf230, 30, 1;
L_0000020a854cf690 .part L_0000020a854cf730, 31, 1;
L_0000020a854cf2d0 .part v0000020a854a2560_0, 31, 1;
L_0000020a854cebf0 .part L_0000020a854cf230, 31, 1;
LS_0000020a854ce970_0_0 .concat8 [ 1 1 1 1], L_0000020a853c4780, L_0000020a853c4240, L_0000020a853c55f0, L_0000020a853c5900;
LS_0000020a854ce970_0_4 .concat8 [ 1 1 1 1], L_0000020a853c3d70, L_0000020a853c4ef0, L_0000020a853c5eb0, L_0000020a853c59e0;
LS_0000020a854ce970_0_8 .concat8 [ 1 1 1 1], L_0000020a853c28e0, L_0000020a853c3830, L_0000020a853c30c0, L_0000020a853c3ad0;
LS_0000020a854ce970_0_12 .concat8 [ 1 1 1 1], L_0000020a853c3d00, L_0000020a853c2480, L_0000020a853c3520, L_0000020a853c3600;
LS_0000020a854ce970_0_16 .concat8 [ 1 1 1 1], L_0000020a853c24f0, L_0000020a853c2f70, L_0000020a854ec290, L_0000020a854eb880;
LS_0000020a854ce970_0_20 .concat8 [ 1 1 1 1], L_0000020a854ebb90, L_0000020a854eb3b0, L_0000020a854eb420, L_0000020a854ec920;
LS_0000020a854ce970_0_24 .concat8 [ 1 1 1 1], L_0000020a854eb9d0, L_0000020a854eb810, L_0000020a854ebea0, L_0000020a854edb80;
LS_0000020a854ce970_0_28 .concat8 [ 1 1 1 1], L_0000020a854ee280, L_0000020a854edf00, L_0000020a854ee3d0, L_0000020a854ee600;
LS_0000020a854ce970_1_0 .concat8 [ 4 4 4 4], LS_0000020a854ce970_0_0, LS_0000020a854ce970_0_4, LS_0000020a854ce970_0_8, LS_0000020a854ce970_0_12;
LS_0000020a854ce970_1_4 .concat8 [ 4 4 4 4], LS_0000020a854ce970_0_16, LS_0000020a854ce970_0_20, LS_0000020a854ce970_0_24, LS_0000020a854ce970_0_28;
L_0000020a854ce970 .concat8 [ 16 16 0 0], LS_0000020a854ce970_1_0, LS_0000020a854ce970_1_4;
LS_0000020a854cf230_0_0 .concat8 [ 1 1 1 1], L_0000020a854eda30, L_0000020a853c4be0, L_0000020a853c3e50, L_0000020a853c5580;
LS_0000020a854cf230_0_4 .concat8 [ 1 1 1 1], L_0000020a853c5350, L_0000020a853c4470, L_0000020a853c6000, L_0000020a853c5970;
LS_0000020a854cf230_0_8 .concat8 [ 1 1 1 1], L_0000020a853c5d60, L_0000020a853c39f0, L_0000020a853c2b10, L_0000020a853c3360;
LS_0000020a854cf230_0_12 .concat8 [ 1 1 1 1], L_0000020a853c3210, L_0000020a853c33d0, L_0000020a853c2950, L_0000020a853c3750;
LS_0000020a854cf230_0_16 .concat8 [ 1 1 1 1], L_0000020a853c23a0, L_0000020a853c2c60, L_0000020a854ec7d0, L_0000020a854ec5a0;
LS_0000020a854cf230_0_20 .concat8 [ 1 1 1 1], L_0000020a854eb730, L_0000020a854eb340, L_0000020a854ec840, L_0000020a854eb1f0;
LS_0000020a854cf230_0_24 .concat8 [ 1 1 1 1], L_0000020a854eb500, L_0000020a854ecbc0, L_0000020a854eb180, L_0000020a854ed5d0;
LS_0000020a854cf230_0_28 .concat8 [ 1 1 1 1], L_0000020a854ede20, L_0000020a854ed4f0, L_0000020a854ed8e0, L_0000020a854ed9c0;
LS_0000020a854cf230_0_32 .concat8 [ 1 0 0 0], L_0000020a854ecca0;
LS_0000020a854cf230_1_0 .concat8 [ 4 4 4 4], LS_0000020a854cf230_0_0, LS_0000020a854cf230_0_4, LS_0000020a854cf230_0_8, LS_0000020a854cf230_0_12;
LS_0000020a854cf230_1_4 .concat8 [ 4 4 4 4], LS_0000020a854cf230_0_16, LS_0000020a854cf230_0_20, LS_0000020a854cf230_0_24, LS_0000020a854cf230_0_28;
LS_0000020a854cf230_1_8 .concat8 [ 1 0 0 0], LS_0000020a854cf230_0_32;
L_0000020a854cf230 .concat8 [ 16 16 1 0], LS_0000020a854cf230_1_0, LS_0000020a854cf230_1_4, LS_0000020a854cf230_1_8;
L_0000020a854cefb0 .part L_0000020a854cf230, 32, 1;
S_0000020a8548ea50 .scope generate, "fa_gen[0]" "fa_gen[0]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85395e80 .param/l "i" 0 4 21, +C4<00>;
S_0000020a8548df60 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c4400 .functor XOR 1, L_0000020a854ce5b0, L_0000020a854cc5d0, C4<0>, C4<0>;
L_0000020a853c4780 .functor XOR 1, L_0000020a853c4400, L_0000020a854ce650, C4<0>, C4<0>;
L_0000020a853c47f0 .functor AND 1, L_0000020a854ce5b0, L_0000020a854cc5d0, C4<1>, C4<1>;
L_0000020a853c41d0 .functor AND 1, L_0000020a854ce5b0, L_0000020a854ce650, C4<1>, C4<1>;
L_0000020a853c4b00 .functor OR 1, L_0000020a853c47f0, L_0000020a853c41d0, C4<0>, C4<0>;
L_0000020a853c4860 .functor AND 1, L_0000020a854cc5d0, L_0000020a854ce650, C4<1>, C4<1>;
L_0000020a853c4be0 .functor OR 1, L_0000020a853c4b00, L_0000020a853c4860, C4<0>, C4<0>;
v0000020a85494780_0 .net *"_ivl_0", 0 0, L_0000020a853c4400;  1 drivers
v0000020a85493ce0_0 .net *"_ivl_10", 0 0, L_0000020a853c4860;  1 drivers
v0000020a85493d80_0 .net *"_ivl_4", 0 0, L_0000020a853c47f0;  1 drivers
v0000020a85492d40_0 .net *"_ivl_6", 0 0, L_0000020a853c41d0;  1 drivers
v0000020a85494820_0 .net *"_ivl_8", 0 0, L_0000020a853c4b00;  1 drivers
v0000020a85494be0_0 .net "a", 0 0, L_0000020a854ce5b0;  1 drivers
v0000020a85494960_0 .net "b", 0 0, L_0000020a854cc5d0;  1 drivers
v0000020a85494d20_0 .net "cin", 0 0, L_0000020a854ce650;  1 drivers
v0000020a854950e0_0 .net "cout", 0 0, L_0000020a853c4be0;  1 drivers
v0000020a85495ea0_0 .net "sum", 0 0, L_0000020a853c4780;  1 drivers
S_0000020a8548e280 .scope generate, "fa_gen[1]" "fa_gen[1]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396580 .param/l "i" 0 4 21, +C4<01>;
S_0000020a8548ebe0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a8548e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c4010 .functor XOR 1, L_0000020a854cd250, L_0000020a854cca30, C4<0>, C4<0>;
L_0000020a853c4240 .functor XOR 1, L_0000020a853c4010, L_0000020a854ce1f0, C4<0>, C4<0>;
L_0000020a853c4630 .functor AND 1, L_0000020a854cd250, L_0000020a854cca30, C4<1>, C4<1>;
L_0000020a853c53c0 .functor AND 1, L_0000020a854cd250, L_0000020a854ce1f0, C4<1>, C4<1>;
L_0000020a853c42b0 .functor OR 1, L_0000020a853c4630, L_0000020a853c53c0, C4<0>, C4<0>;
L_0000020a853c4d30 .functor AND 1, L_0000020a854cca30, L_0000020a854ce1f0, C4<1>, C4<1>;
L_0000020a853c3e50 .functor OR 1, L_0000020a853c42b0, L_0000020a853c4d30, C4<0>, C4<0>;
v0000020a854966c0_0 .net *"_ivl_0", 0 0, L_0000020a853c4010;  1 drivers
v0000020a85495ae0_0 .net *"_ivl_10", 0 0, L_0000020a853c4d30;  1 drivers
v0000020a85496da0_0 .net *"_ivl_4", 0 0, L_0000020a853c4630;  1 drivers
v0000020a85495f40_0 .net *"_ivl_6", 0 0, L_0000020a853c53c0;  1 drivers
v0000020a85495fe0_0 .net *"_ivl_8", 0 0, L_0000020a853c42b0;  1 drivers
v0000020a85496260_0 .net "a", 0 0, L_0000020a854cd250;  1 drivers
v0000020a85496580_0 .net "b", 0 0, L_0000020a854cca30;  1 drivers
v0000020a85495220_0 .net "cin", 0 0, L_0000020a854ce1f0;  1 drivers
v0000020a85495860_0 .net "cout", 0 0, L_0000020a853c3e50;  1 drivers
v0000020a85495180_0 .net "sum", 0 0, L_0000020a853c4240;  1 drivers
S_0000020a854a6380 .scope generate, "fa_gen[2]" "fa_gen[2]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396bc0 .param/l "i" 0 4 21, +C4<010>;
S_0000020a854a37c0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a6380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c48d0 .functor XOR 1, L_0000020a854cdbb0, L_0000020a854cd390, C4<0>, C4<0>;
L_0000020a853c55f0 .functor XOR 1, L_0000020a853c48d0, L_0000020a854cd2f0, C4<0>, C4<0>;
L_0000020a853c4c50 .functor AND 1, L_0000020a854cdbb0, L_0000020a854cd390, C4<1>, C4<1>;
L_0000020a853c5890 .functor AND 1, L_0000020a854cdbb0, L_0000020a854cd2f0, C4<1>, C4<1>;
L_0000020a853c4da0 .functor OR 1, L_0000020a853c4c50, L_0000020a853c5890, C4<0>, C4<0>;
L_0000020a853c5190 .functor AND 1, L_0000020a854cd390, L_0000020a854cd2f0, C4<1>, C4<1>;
L_0000020a853c5580 .functor OR 1, L_0000020a853c4da0, L_0000020a853c5190, C4<0>, C4<0>;
v0000020a85497340_0 .net *"_ivl_0", 0 0, L_0000020a853c48d0;  1 drivers
v0000020a854954a0_0 .net *"_ivl_10", 0 0, L_0000020a853c5190;  1 drivers
v0000020a85496800_0 .net *"_ivl_4", 0 0, L_0000020a853c4c50;  1 drivers
v0000020a85496d00_0 .net *"_ivl_6", 0 0, L_0000020a853c5890;  1 drivers
v0000020a85496ee0_0 .net *"_ivl_8", 0 0, L_0000020a853c4da0;  1 drivers
v0000020a854969e0_0 .net "a", 0 0, L_0000020a854cdbb0;  1 drivers
v0000020a854968a0_0 .net "b", 0 0, L_0000020a854cd390;  1 drivers
v0000020a85496080_0 .net "cin", 0 0, L_0000020a854cd2f0;  1 drivers
v0000020a854957c0_0 .net "cout", 0 0, L_0000020a853c5580;  1 drivers
v0000020a85496120_0 .net "sum", 0 0, L_0000020a853c55f0;  1 drivers
S_0000020a854a34a0 .scope generate, "fa_gen[3]" "fa_gen[3]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396000 .param/l "i" 0 4 21, +C4<011>;
S_0000020a854a5bb0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a34a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c5270 .functor XOR 1, L_0000020a854ce0b0, L_0000020a854ce830, C4<0>, C4<0>;
L_0000020a853c5900 .functor XOR 1, L_0000020a853c5270, L_0000020a854ccd50, C4<0>, C4<0>;
L_0000020a853c4e10 .functor AND 1, L_0000020a854ce0b0, L_0000020a854ce830, C4<1>, C4<1>;
L_0000020a853c3f30 .functor AND 1, L_0000020a854ce0b0, L_0000020a854ccd50, C4<1>, C4<1>;
L_0000020a853c4e80 .functor OR 1, L_0000020a853c4e10, L_0000020a853c3f30, C4<0>, C4<0>;
L_0000020a853c4320 .functor AND 1, L_0000020a854ce830, L_0000020a854ccd50, C4<1>, C4<1>;
L_0000020a853c5350 .functor OR 1, L_0000020a853c4e80, L_0000020a853c4320, C4<0>, C4<0>;
v0000020a85497200_0 .net *"_ivl_0", 0 0, L_0000020a853c5270;  1 drivers
v0000020a85497660_0 .net *"_ivl_10", 0 0, L_0000020a853c4320;  1 drivers
v0000020a85495720_0 .net *"_ivl_4", 0 0, L_0000020a853c4e10;  1 drivers
v0000020a854952c0_0 .net *"_ivl_6", 0 0, L_0000020a853c3f30;  1 drivers
v0000020a85496c60_0 .net *"_ivl_8", 0 0, L_0000020a853c4e80;  1 drivers
v0000020a854972a0_0 .net "a", 0 0, L_0000020a854ce0b0;  1 drivers
v0000020a854973e0_0 .net "b", 0 0, L_0000020a854ce830;  1 drivers
v0000020a85496a80_0 .net "cin", 0 0, L_0000020a854ccd50;  1 drivers
v0000020a85496b20_0 .net "cout", 0 0, L_0000020a853c5350;  1 drivers
v0000020a85496300_0 .net "sum", 0 0, L_0000020a853c5900;  1 drivers
S_0000020a854a53e0 .scope generate, "fa_gen[4]" "fa_gen[4]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396880 .param/l "i" 0 4 21, +C4<0100>;
S_0000020a854a3950 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a53e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c5660 .functor XOR 1, L_0000020a854ccdf0, L_0000020a854cce90, C4<0>, C4<0>;
L_0000020a853c3d70 .functor XOR 1, L_0000020a853c5660, L_0000020a854cc7b0, C4<0>, C4<0>;
L_0000020a853c4f60 .functor AND 1, L_0000020a854ccdf0, L_0000020a854cce90, C4<1>, C4<1>;
L_0000020a853c5040 .functor AND 1, L_0000020a854ccdf0, L_0000020a854cc7b0, C4<1>, C4<1>;
L_0000020a853c50b0 .functor OR 1, L_0000020a853c4f60, L_0000020a853c5040, C4<0>, C4<0>;
L_0000020a853c4080 .functor AND 1, L_0000020a854cce90, L_0000020a854cc7b0, C4<1>, C4<1>;
L_0000020a853c4470 .functor OR 1, L_0000020a853c50b0, L_0000020a853c4080, C4<0>, C4<0>;
v0000020a85495360_0 .net *"_ivl_0", 0 0, L_0000020a853c5660;  1 drivers
v0000020a85495400_0 .net *"_ivl_10", 0 0, L_0000020a853c4080;  1 drivers
v0000020a85496940_0 .net *"_ivl_4", 0 0, L_0000020a853c4f60;  1 drivers
v0000020a854961c0_0 .net *"_ivl_6", 0 0, L_0000020a853c5040;  1 drivers
v0000020a85495900_0 .net *"_ivl_8", 0 0, L_0000020a853c50b0;  1 drivers
v0000020a85496e40_0 .net "a", 0 0, L_0000020a854ccdf0;  1 drivers
v0000020a854964e0_0 .net "b", 0 0, L_0000020a854cce90;  1 drivers
v0000020a854970c0_0 .net "cin", 0 0, L_0000020a854cc7b0;  1 drivers
v0000020a85496f80_0 .net "cout", 0 0, L_0000020a853c4470;  1 drivers
v0000020a85496bc0_0 .net "sum", 0 0, L_0000020a853c3d70;  1 drivers
S_0000020a854a5d40 .scope generate, "fa_gen[5]" "fa_gen[5]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396840 .param/l "i" 0 4 21, +C4<0101>;
S_0000020a854a5250 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c40f0 .functor XOR 1, L_0000020a854cc670, L_0000020a854cc0d0, C4<0>, C4<0>;
L_0000020a853c4ef0 .functor XOR 1, L_0000020a853c40f0, L_0000020a854cc170, C4<0>, C4<0>;
L_0000020a853c4160 .functor AND 1, L_0000020a854cc670, L_0000020a854cc0d0, C4<1>, C4<1>;
L_0000020a853c5200 .functor AND 1, L_0000020a854cc670, L_0000020a854cc170, C4<1>, C4<1>;
L_0000020a853c44e0 .functor OR 1, L_0000020a853c4160, L_0000020a853c5200, C4<0>, C4<0>;
L_0000020a853c5ba0 .functor AND 1, L_0000020a854cc0d0, L_0000020a854cc170, C4<1>, C4<1>;
L_0000020a853c6000 .functor OR 1, L_0000020a853c44e0, L_0000020a853c5ba0, C4<0>, C4<0>;
v0000020a85496620_0 .net *"_ivl_0", 0 0, L_0000020a853c40f0;  1 drivers
v0000020a85495a40_0 .net *"_ivl_10", 0 0, L_0000020a853c5ba0;  1 drivers
v0000020a85497020_0 .net *"_ivl_4", 0 0, L_0000020a853c4160;  1 drivers
v0000020a85497160_0 .net *"_ivl_6", 0 0, L_0000020a853c5200;  1 drivers
v0000020a854963a0_0 .net *"_ivl_8", 0 0, L_0000020a853c44e0;  1 drivers
v0000020a85496440_0 .net "a", 0 0, L_0000020a854cc670;  1 drivers
v0000020a854959a0_0 .net "b", 0 0, L_0000020a854cc0d0;  1 drivers
v0000020a85496760_0 .net "cin", 0 0, L_0000020a854cc170;  1 drivers
v0000020a85497480_0 .net "cout", 0 0, L_0000020a853c6000;  1 drivers
v0000020a85497520_0 .net "sum", 0 0, L_0000020a853c4ef0;  1 drivers
S_0000020a854a5570 .scope generate, "fa_gen[6]" "fa_gen[6]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396d00 .param/l "i" 0 4 21, +C4<0110>;
S_0000020a854a5a20 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a5570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c5c10 .functor XOR 1, L_0000020a854ccad0, L_0000020a854cc210, C4<0>, C4<0>;
L_0000020a853c5eb0 .functor XOR 1, L_0000020a853c5c10, L_0000020a854cc710, C4<0>, C4<0>;
L_0000020a853c5f20 .functor AND 1, L_0000020a854ccad0, L_0000020a854cc210, C4<1>, C4<1>;
L_0000020a853c5cf0 .functor AND 1, L_0000020a854ccad0, L_0000020a854cc710, C4<1>, C4<1>;
L_0000020a853c5f90 .functor OR 1, L_0000020a853c5f20, L_0000020a853c5cf0, C4<0>, C4<0>;
L_0000020a853c6070 .functor AND 1, L_0000020a854cc210, L_0000020a854cc710, C4<1>, C4<1>;
L_0000020a853c5970 .functor OR 1, L_0000020a853c5f90, L_0000020a853c6070, C4<0>, C4<0>;
v0000020a85495540_0 .net *"_ivl_0", 0 0, L_0000020a853c5c10;  1 drivers
v0000020a85495680_0 .net *"_ivl_10", 0 0, L_0000020a853c6070;  1 drivers
v0000020a854975c0_0 .net *"_ivl_4", 0 0, L_0000020a853c5f20;  1 drivers
v0000020a85497700_0 .net *"_ivl_6", 0 0, L_0000020a853c5cf0;  1 drivers
v0000020a854977a0_0 .net *"_ivl_8", 0 0, L_0000020a853c5f90;  1 drivers
v0000020a85495040_0 .net "a", 0 0, L_0000020a854ccad0;  1 drivers
v0000020a854955e0_0 .net "b", 0 0, L_0000020a854cc210;  1 drivers
v0000020a85495b80_0 .net "cin", 0 0, L_0000020a854cc710;  1 drivers
v0000020a85495c20_0 .net "cout", 0 0, L_0000020a853c5970;  1 drivers
v0000020a85495cc0_0 .net "sum", 0 0, L_0000020a853c5eb0;  1 drivers
S_0000020a854a5ed0 .scope generate, "fa_gen[7]" "fa_gen[7]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396040 .param/l "i" 0 4 21, +C4<0111>;
S_0000020a854a50c0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a5ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c5e40 .functor XOR 1, L_0000020a854cc850, L_0000020a854ccb70, C4<0>, C4<0>;
L_0000020a853c59e0 .functor XOR 1, L_0000020a853c5e40, L_0000020a854ccf30, C4<0>, C4<0>;
L_0000020a853c5b30 .functor AND 1, L_0000020a854cc850, L_0000020a854ccb70, C4<1>, C4<1>;
L_0000020a853c5a50 .functor AND 1, L_0000020a854cc850, L_0000020a854ccf30, C4<1>, C4<1>;
L_0000020a853c5ac0 .functor OR 1, L_0000020a853c5b30, L_0000020a853c5a50, C4<0>, C4<0>;
L_0000020a853c5c80 .functor AND 1, L_0000020a854ccb70, L_0000020a854ccf30, C4<1>, C4<1>;
L_0000020a853c5d60 .functor OR 1, L_0000020a853c5ac0, L_0000020a853c5c80, C4<0>, C4<0>;
v0000020a85495d60_0 .net *"_ivl_0", 0 0, L_0000020a853c5e40;  1 drivers
v0000020a85495e00_0 .net *"_ivl_10", 0 0, L_0000020a853c5c80;  1 drivers
v0000020a85497d40_0 .net *"_ivl_4", 0 0, L_0000020a853c5b30;  1 drivers
v0000020a85498560_0 .net *"_ivl_6", 0 0, L_0000020a853c5a50;  1 drivers
v0000020a854996e0_0 .net *"_ivl_8", 0 0, L_0000020a853c5ac0;  1 drivers
v0000020a85498100_0 .net "a", 0 0, L_0000020a854cc850;  1 drivers
v0000020a85498f60_0 .net "b", 0 0, L_0000020a854ccb70;  1 drivers
v0000020a85498420_0 .net "cin", 0 0, L_0000020a854ccf30;  1 drivers
v0000020a85498600_0 .net "cout", 0 0, L_0000020a853c5d60;  1 drivers
v0000020a854995a0_0 .net "sum", 0 0, L_0000020a853c59e0;  1 drivers
S_0000020a854a2e60 .scope generate, "fa_gen[8]" "fa_gen[8]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396c00 .param/l "i" 0 4 21, +C4<01000>;
S_0000020a854a3ae0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c5dd0 .functor XOR 1, L_0000020a854cd890, L_0000020a854cd610, C4<0>, C4<0>;
L_0000020a853c28e0 .functor XOR 1, L_0000020a853c5dd0, L_0000020a854ccc10, C4<0>, C4<0>;
L_0000020a853c3bb0 .functor AND 1, L_0000020a854cd890, L_0000020a854cd610, C4<1>, C4<1>;
L_0000020a853c2db0 .functor AND 1, L_0000020a854cd890, L_0000020a854ccc10, C4<1>, C4<1>;
L_0000020a853c3050 .functor OR 1, L_0000020a853c3bb0, L_0000020a853c2db0, C4<0>, C4<0>;
L_0000020a853c2d40 .functor AND 1, L_0000020a854cd610, L_0000020a854ccc10, C4<1>, C4<1>;
L_0000020a853c39f0 .functor OR 1, L_0000020a853c3050, L_0000020a853c2d40, C4<0>, C4<0>;
v0000020a85499fa0_0 .net *"_ivl_0", 0 0, L_0000020a853c5dd0;  1 drivers
v0000020a85498380_0 .net *"_ivl_10", 0 0, L_0000020a853c2d40;  1 drivers
v0000020a85499b40_0 .net *"_ivl_4", 0 0, L_0000020a853c3bb0;  1 drivers
v0000020a85497840_0 .net *"_ivl_6", 0 0, L_0000020a853c2db0;  1 drivers
v0000020a85498ce0_0 .net *"_ivl_8", 0 0, L_0000020a853c3050;  1 drivers
v0000020a85498880_0 .net "a", 0 0, L_0000020a854cd890;  1 drivers
v0000020a85499460_0 .net "b", 0 0, L_0000020a854cd610;  1 drivers
v0000020a85498920_0 .net "cin", 0 0, L_0000020a854ccc10;  1 drivers
v0000020a854986a0_0 .net "cout", 0 0, L_0000020a853c39f0;  1 drivers
v0000020a85497b60_0 .net "sum", 0 0, L_0000020a853c28e0;  1 drivers
S_0000020a854a3c70 .scope generate, "fa_gen[9]" "fa_gen[9]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396c40 .param/l "i" 0 4 21, +C4<01001>;
S_0000020a854a6060 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a3c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c3c20 .functor XOR 1, L_0000020a854cdc50, L_0000020a854cd430, C4<0>, C4<0>;
L_0000020a853c3830 .functor XOR 1, L_0000020a853c3c20, L_0000020a854cccb0, C4<0>, C4<0>;
L_0000020a853c3b40 .functor AND 1, L_0000020a854cdc50, L_0000020a854cd430, C4<1>, C4<1>;
L_0000020a853c2fe0 .functor AND 1, L_0000020a854cdc50, L_0000020a854cccb0, C4<1>, C4<1>;
L_0000020a853c2870 .functor OR 1, L_0000020a853c3b40, L_0000020a853c2fe0, C4<0>, C4<0>;
L_0000020a853c3130 .functor AND 1, L_0000020a854cd430, L_0000020a854cccb0, C4<1>, C4<1>;
L_0000020a853c2b10 .functor OR 1, L_0000020a853c2870, L_0000020a853c3130, C4<0>, C4<0>;
v0000020a854991e0_0 .net *"_ivl_0", 0 0, L_0000020a853c3c20;  1 drivers
v0000020a85499140_0 .net *"_ivl_10", 0 0, L_0000020a853c3130;  1 drivers
v0000020a854984c0_0 .net *"_ivl_4", 0 0, L_0000020a853c3b40;  1 drivers
v0000020a85499be0_0 .net *"_ivl_6", 0 0, L_0000020a853c2fe0;  1 drivers
v0000020a85498ec0_0 .net *"_ivl_8", 0 0, L_0000020a853c2870;  1 drivers
v0000020a85499500_0 .net "a", 0 0, L_0000020a854cdc50;  1 drivers
v0000020a85499780_0 .net "b", 0 0, L_0000020a854cd430;  1 drivers
v0000020a85498740_0 .net "cin", 0 0, L_0000020a854cccb0;  1 drivers
v0000020a85499000_0 .net "cout", 0 0, L_0000020a853c2b10;  1 drivers
v0000020a85498240_0 .net "sum", 0 0, L_0000020a853c3830;  1 drivers
S_0000020a854a61f0 .scope generate, "fa_gen[10]" "fa_gen[10]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396140 .param/l "i" 0 4 21, +C4<01010>;
S_0000020a854a6510 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a61f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c2e20 .functor XOR 1, L_0000020a854cd4d0, L_0000020a854cd930, C4<0>, C4<0>;
L_0000020a853c30c0 .functor XOR 1, L_0000020a853c2e20, L_0000020a854cd9d0, C4<0>, C4<0>;
L_0000020a853c2410 .functor AND 1, L_0000020a854cd4d0, L_0000020a854cd930, C4<1>, C4<1>;
L_0000020a853c2640 .functor AND 1, L_0000020a854cd4d0, L_0000020a854cd9d0, C4<1>, C4<1>;
L_0000020a853c2e90 .functor OR 1, L_0000020a853c2410, L_0000020a853c2640, C4<0>, C4<0>;
L_0000020a853c3980 .functor AND 1, L_0000020a854cd930, L_0000020a854cd9d0, C4<1>, C4<1>;
L_0000020a853c3360 .functor OR 1, L_0000020a853c2e90, L_0000020a853c3980, C4<0>, C4<0>;
v0000020a85498060_0 .net *"_ivl_0", 0 0, L_0000020a853c2e20;  1 drivers
v0000020a85499c80_0 .net *"_ivl_10", 0 0, L_0000020a853c3980;  1 drivers
v0000020a85498e20_0 .net *"_ivl_4", 0 0, L_0000020a853c2410;  1 drivers
v0000020a85499a00_0 .net *"_ivl_6", 0 0, L_0000020a853c2640;  1 drivers
v0000020a85497c00_0 .net *"_ivl_8", 0 0, L_0000020a853c2e90;  1 drivers
v0000020a854981a0_0 .net "a", 0 0, L_0000020a854cd4d0;  1 drivers
v0000020a854993c0_0 .net "b", 0 0, L_0000020a854cd930;  1 drivers
v0000020a854987e0_0 .net "cin", 0 0, L_0000020a854cd9d0;  1 drivers
v0000020a854978e0_0 .net "cout", 0 0, L_0000020a853c3360;  1 drivers
v0000020a85497e80_0 .net "sum", 0 0, L_0000020a853c30c0;  1 drivers
S_0000020a854a45d0 .scope generate, "fa_gen[11]" "fa_gen[11]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396d40 .param/l "i" 0 4 21, +C4<01011>;
S_0000020a854a4440 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a45d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c3670 .functor XOR 1, L_0000020a854cdd90, L_0000020a854cde30, C4<0>, C4<0>;
L_0000020a853c3ad0 .functor XOR 1, L_0000020a853c3670, L_0000020a854cded0, C4<0>, C4<0>;
L_0000020a853c31a0 .functor AND 1, L_0000020a854cdd90, L_0000020a854cde30, C4<1>, C4<1>;
L_0000020a853c3c90 .functor AND 1, L_0000020a854cdd90, L_0000020a854cded0, C4<1>, C4<1>;
L_0000020a853c2f00 .functor OR 1, L_0000020a853c31a0, L_0000020a853c3c90, C4<0>, C4<0>;
L_0000020a853c22c0 .functor AND 1, L_0000020a854cde30, L_0000020a854cded0, C4<1>, C4<1>;
L_0000020a853c3210 .functor OR 1, L_0000020a853c2f00, L_0000020a853c22c0, C4<0>, C4<0>;
v0000020a854998c0_0 .net *"_ivl_0", 0 0, L_0000020a853c3670;  1 drivers
v0000020a854982e0_0 .net *"_ivl_10", 0 0, L_0000020a853c22c0;  1 drivers
v0000020a85498d80_0 .net *"_ivl_4", 0 0, L_0000020a853c31a0;  1 drivers
v0000020a854989c0_0 .net *"_ivl_6", 0 0, L_0000020a853c3c90;  1 drivers
v0000020a85499aa0_0 .net *"_ivl_8", 0 0, L_0000020a853c2f00;  1 drivers
v0000020a85499d20_0 .net "a", 0 0, L_0000020a854cdd90;  1 drivers
v0000020a85499280_0 .net "b", 0 0, L_0000020a854cde30;  1 drivers
v0000020a85499820_0 .net "cin", 0 0, L_0000020a854cded0;  1 drivers
v0000020a854990a0_0 .net "cout", 0 0, L_0000020a853c3210;  1 drivers
v0000020a85499320_0 .net "sum", 0 0, L_0000020a853c3ad0;  1 drivers
S_0000020a854a3e00 .scope generate, "fa_gen[12]" "fa_gen[12]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85395dc0 .param/l "i" 0 4 21, +C4<01100>;
S_0000020a854a2820 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a3e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c38a0 .functor XOR 1, L_0000020a854cf9b0, L_0000020a854d0bd0, C4<0>, C4<0>;
L_0000020a853c3d00 .functor XOR 1, L_0000020a853c38a0, L_0000020a854d0b30, C4<0>, C4<0>;
L_0000020a853c3280 .functor AND 1, L_0000020a854cf9b0, L_0000020a854d0bd0, C4<1>, C4<1>;
L_0000020a853c21e0 .functor AND 1, L_0000020a854cf9b0, L_0000020a854d0b30, C4<1>, C4<1>;
L_0000020a853c32f0 .functor OR 1, L_0000020a853c3280, L_0000020a853c21e0, C4<0>, C4<0>;
L_0000020a853c2bf0 .functor AND 1, L_0000020a854d0bd0, L_0000020a854d0b30, C4<1>, C4<1>;
L_0000020a853c33d0 .functor OR 1, L_0000020a853c32f0, L_0000020a853c2bf0, C4<0>, C4<0>;
v0000020a85499640_0 .net *"_ivl_0", 0 0, L_0000020a853c38a0;  1 drivers
v0000020a85498a60_0 .net *"_ivl_10", 0 0, L_0000020a853c2bf0;  1 drivers
v0000020a85499dc0_0 .net *"_ivl_4", 0 0, L_0000020a853c3280;  1 drivers
v0000020a85499960_0 .net *"_ivl_6", 0 0, L_0000020a853c21e0;  1 drivers
v0000020a85497ca0_0 .net *"_ivl_8", 0 0, L_0000020a853c32f0;  1 drivers
v0000020a85499e60_0 .net "a", 0 0, L_0000020a854cf9b0;  1 drivers
v0000020a85499f00_0 .net "b", 0 0, L_0000020a854d0bd0;  1 drivers
v0000020a85498b00_0 .net "cin", 0 0, L_0000020a854d0b30;  1 drivers
v0000020a85497980_0 .net "cout", 0 0, L_0000020a853c33d0;  1 drivers
v0000020a85497a20_0 .net "sum", 0 0, L_0000020a853c3d00;  1 drivers
S_0000020a854a29b0 .scope generate, "fa_gen[13]" "fa_gen[13]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85395e00 .param/l "i" 0 4 21, +C4<01101>;
S_0000020a854a4a80 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c3440 .functor XOR 1, L_0000020a854d06d0, L_0000020a854cf190, C4<0>, C4<0>;
L_0000020a853c2480 .functor XOR 1, L_0000020a853c3440, L_0000020a854d0590, C4<0>, C4<0>;
L_0000020a853c26b0 .functor AND 1, L_0000020a854d06d0, L_0000020a854cf190, C4<1>, C4<1>;
L_0000020a853c2800 .functor AND 1, L_0000020a854d06d0, L_0000020a854d0590, C4<1>, C4<1>;
L_0000020a853c3a60 .functor OR 1, L_0000020a853c26b0, L_0000020a853c2800, C4<0>, C4<0>;
L_0000020a853c34b0 .functor AND 1, L_0000020a854cf190, L_0000020a854d0590, C4<1>, C4<1>;
L_0000020a853c2950 .functor OR 1, L_0000020a853c3a60, L_0000020a853c34b0, C4<0>, C4<0>;
v0000020a85497ac0_0 .net *"_ivl_0", 0 0, L_0000020a853c3440;  1 drivers
v0000020a85497de0_0 .net *"_ivl_10", 0 0, L_0000020a853c34b0;  1 drivers
v0000020a85497f20_0 .net *"_ivl_4", 0 0, L_0000020a853c26b0;  1 drivers
v0000020a85497fc0_0 .net *"_ivl_6", 0 0, L_0000020a853c2800;  1 drivers
v0000020a85498ba0_0 .net *"_ivl_8", 0 0, L_0000020a853c3a60;  1 drivers
v0000020a85498c40_0 .net "a", 0 0, L_0000020a854d06d0;  1 drivers
v0000020a8549af40_0 .net "b", 0 0, L_0000020a854cf190;  1 drivers
v0000020a8549c020_0 .net "cin", 0 0, L_0000020a854d0590;  1 drivers
v0000020a8549b120_0 .net "cout", 0 0, L_0000020a853c2950;  1 drivers
v0000020a8549b9e0_0 .net "sum", 0 0, L_0000020a853c2480;  1 drivers
S_0000020a854a3f90 .scope generate, "fa_gen[14]" "fa_gen[14]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396080 .param/l "i" 0 4 21, +C4<01110>;
S_0000020a854a4da0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a3f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c2170 .functor XOR 1, L_0000020a854cfd70, L_0000020a854ced30, C4<0>, C4<0>;
L_0000020a853c3520 .functor XOR 1, L_0000020a853c2170, L_0000020a854cfa50, C4<0>, C4<0>;
L_0000020a853c2330 .functor AND 1, L_0000020a854cfd70, L_0000020a854ced30, C4<1>, C4<1>;
L_0000020a853c3910 .functor AND 1, L_0000020a854cfd70, L_0000020a854cfa50, C4<1>, C4<1>;
L_0000020a853c2720 .functor OR 1, L_0000020a853c2330, L_0000020a853c3910, C4<0>, C4<0>;
L_0000020a853c3590 .functor AND 1, L_0000020a854ced30, L_0000020a854cfa50, C4<1>, C4<1>;
L_0000020a853c3750 .functor OR 1, L_0000020a853c2720, L_0000020a853c3590, C4<0>, C4<0>;
v0000020a8549bf80_0 .net *"_ivl_0", 0 0, L_0000020a853c2170;  1 drivers
v0000020a8549b6c0_0 .net *"_ivl_10", 0 0, L_0000020a853c3590;  1 drivers
v0000020a8549a0e0_0 .net *"_ivl_4", 0 0, L_0000020a853c2330;  1 drivers
v0000020a8549b8a0_0 .net *"_ivl_6", 0 0, L_0000020a853c3910;  1 drivers
v0000020a8549c0c0_0 .net *"_ivl_8", 0 0, L_0000020a853c2720;  1 drivers
v0000020a8549afe0_0 .net "a", 0 0, L_0000020a854cfd70;  1 drivers
v0000020a8549c160_0 .net "b", 0 0, L_0000020a854ced30;  1 drivers
v0000020a8549ba80_0 .net "cin", 0 0, L_0000020a854cfa50;  1 drivers
v0000020a8549b080_0 .net "cout", 0 0, L_0000020a853c3750;  1 drivers
v0000020a8549c660_0 .net "sum", 0 0, L_0000020a853c3520;  1 drivers
S_0000020a854a4760 .scope generate, "fa_gen[15]" "fa_gen[15]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397b00 .param/l "i" 0 4 21, +C4<01111>;
S_0000020a854a2b40 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c2790 .functor XOR 1, L_0000020a854cf870, L_0000020a854d01d0, C4<0>, C4<0>;
L_0000020a853c3600 .functor XOR 1, L_0000020a853c2790, L_0000020a854d0810, C4<0>, C4<0>;
L_0000020a853c2560 .functor AND 1, L_0000020a854cf870, L_0000020a854d01d0, C4<1>, C4<1>;
L_0000020a853c36e0 .functor AND 1, L_0000020a854cf870, L_0000020a854d0810, C4<1>, C4<1>;
L_0000020a853c37c0 .functor OR 1, L_0000020a853c2560, L_0000020a853c36e0, C4<0>, C4<0>;
L_0000020a853c2250 .functor AND 1, L_0000020a854d01d0, L_0000020a854d0810, C4<1>, C4<1>;
L_0000020a853c23a0 .functor OR 1, L_0000020a853c37c0, L_0000020a853c2250, C4<0>, C4<0>;
v0000020a8549acc0_0 .net *"_ivl_0", 0 0, L_0000020a853c2790;  1 drivers
v0000020a8549b1c0_0 .net *"_ivl_10", 0 0, L_0000020a853c2250;  1 drivers
v0000020a8549b620_0 .net *"_ivl_4", 0 0, L_0000020a853c2560;  1 drivers
v0000020a8549c200_0 .net *"_ivl_6", 0 0, L_0000020a853c36e0;  1 drivers
v0000020a8549a9a0_0 .net *"_ivl_8", 0 0, L_0000020a853c37c0;  1 drivers
v0000020a8549b300_0 .net "a", 0 0, L_0000020a854cf870;  1 drivers
v0000020a8549a540_0 .net "b", 0 0, L_0000020a854d01d0;  1 drivers
v0000020a8549b260_0 .net "cin", 0 0, L_0000020a854d0810;  1 drivers
v0000020a8549b760_0 .net "cout", 0 0, L_0000020a853c23a0;  1 drivers
v0000020a8549a900_0 .net "sum", 0 0, L_0000020a853c3600;  1 drivers
S_0000020a854a5700 .scope generate, "fa_gen[16]" "fa_gen[16]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397200 .param/l "i" 0 4 21, +C4<010000>;
S_0000020a854a4120 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a5700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c29c0 .functor XOR 1, L_0000020a854cf7d0, L_0000020a854d09f0, C4<0>, C4<0>;
L_0000020a853c24f0 .functor XOR 1, L_0000020a853c29c0, L_0000020a854cfaf0, C4<0>, C4<0>;
L_0000020a853c2a30 .functor AND 1, L_0000020a854cf7d0, L_0000020a854d09f0, C4<1>, C4<1>;
L_0000020a853c2aa0 .functor AND 1, L_0000020a854cf7d0, L_0000020a854cfaf0, C4<1>, C4<1>;
L_0000020a853c25d0 .functor OR 1, L_0000020a853c2a30, L_0000020a853c2aa0, C4<0>, C4<0>;
L_0000020a853c2b80 .functor AND 1, L_0000020a854d09f0, L_0000020a854cfaf0, C4<1>, C4<1>;
L_0000020a853c2c60 .functor OR 1, L_0000020a853c25d0, L_0000020a853c2b80, C4<0>, C4<0>;
v0000020a8549a2c0_0 .net *"_ivl_0", 0 0, L_0000020a853c29c0;  1 drivers
v0000020a8549b800_0 .net *"_ivl_10", 0 0, L_0000020a853c2b80;  1 drivers
v0000020a8549b3a0_0 .net *"_ivl_4", 0 0, L_0000020a853c2a30;  1 drivers
v0000020a8549bbc0_0 .net *"_ivl_6", 0 0, L_0000020a853c2aa0;  1 drivers
v0000020a8549be40_0 .net *"_ivl_8", 0 0, L_0000020a853c25d0;  1 drivers
v0000020a8549c2a0_0 .net "a", 0 0, L_0000020a854cf7d0;  1 drivers
v0000020a8549c340_0 .net "b", 0 0, L_0000020a854d09f0;  1 drivers
v0000020a8549aa40_0 .net "cin", 0 0, L_0000020a854cfaf0;  1 drivers
v0000020a8549c3e0_0 .net "cout", 0 0, L_0000020a853c2c60;  1 drivers
v0000020a8549ad60_0 .net "sum", 0 0, L_0000020a853c24f0;  1 drivers
S_0000020a854a5890 .scope generate, "fa_gen[17]" "fa_gen[17]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397880 .param/l "i" 0 4 21, +C4<010001>;
S_0000020a854a48f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a5890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a853c2cd0 .functor XOR 1, L_0000020a854d0450, L_0000020a854cfb90, C4<0>, C4<0>;
L_0000020a853c2f70 .functor XOR 1, L_0000020a853c2cd0, L_0000020a854cf050, C4<0>, C4<0>;
L_0000020a84df9350 .functor AND 1, L_0000020a854d0450, L_0000020a854cfb90, C4<1>, C4<1>;
L_0000020a854ec1b0 .functor AND 1, L_0000020a854d0450, L_0000020a854cf050, C4<1>, C4<1>;
L_0000020a854ebab0 .functor OR 1, L_0000020a84df9350, L_0000020a854ec1b0, C4<0>, C4<0>;
L_0000020a854eb490 .functor AND 1, L_0000020a854cfb90, L_0000020a854cf050, C4<1>, C4<1>;
L_0000020a854ec7d0 .functor OR 1, L_0000020a854ebab0, L_0000020a854eb490, C4<0>, C4<0>;
v0000020a8549aae0_0 .net *"_ivl_0", 0 0, L_0000020a853c2cd0;  1 drivers
v0000020a8549ac20_0 .net *"_ivl_10", 0 0, L_0000020a854eb490;  1 drivers
v0000020a8549b940_0 .net *"_ivl_4", 0 0, L_0000020a84df9350;  1 drivers
v0000020a8549b440_0 .net *"_ivl_6", 0 0, L_0000020a854ec1b0;  1 drivers
v0000020a8549ae00_0 .net *"_ivl_8", 0 0, L_0000020a854ebab0;  1 drivers
v0000020a8549bb20_0 .net "a", 0 0, L_0000020a854d0450;  1 drivers
v0000020a8549aea0_0 .net "b", 0 0, L_0000020a854cfb90;  1 drivers
v0000020a8549b4e0_0 .net "cin", 0 0, L_0000020a854cf050;  1 drivers
v0000020a8549ab80_0 .net "cout", 0 0, L_0000020a854ec7d0;  1 drivers
v0000020a8549a5e0_0 .net "sum", 0 0, L_0000020a853c2f70;  1 drivers
S_0000020a854a42b0 .scope generate, "fa_gen[18]" "fa_gen[18]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a853978c0 .param/l "i" 0 4 21, +C4<010010>;
S_0000020a854a2cd0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a42b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ec680 .functor XOR 1, L_0000020a854cedd0, L_0000020a854cfc30, C4<0>, C4<0>;
L_0000020a854ec290 .functor XOR 1, L_0000020a854ec680, L_0000020a854d0770, C4<0>, C4<0>;
L_0000020a854ec6f0 .functor AND 1, L_0000020a854cedd0, L_0000020a854cfc30, C4<1>, C4<1>;
L_0000020a854ec3e0 .functor AND 1, L_0000020a854cedd0, L_0000020a854d0770, C4<1>, C4<1>;
L_0000020a854ec220 .functor OR 1, L_0000020a854ec6f0, L_0000020a854ec3e0, C4<0>, C4<0>;
L_0000020a854ec0d0 .functor AND 1, L_0000020a854cfc30, L_0000020a854d0770, C4<1>, C4<1>;
L_0000020a854ec5a0 .functor OR 1, L_0000020a854ec220, L_0000020a854ec0d0, C4<0>, C4<0>;
v0000020a8549b580_0 .net *"_ivl_0", 0 0, L_0000020a854ec680;  1 drivers
v0000020a8549bc60_0 .net *"_ivl_10", 0 0, L_0000020a854ec0d0;  1 drivers
v0000020a8549a180_0 .net *"_ivl_4", 0 0, L_0000020a854ec6f0;  1 drivers
v0000020a8549c480_0 .net *"_ivl_6", 0 0, L_0000020a854ec3e0;  1 drivers
v0000020a8549bd00_0 .net *"_ivl_8", 0 0, L_0000020a854ec220;  1 drivers
v0000020a8549c5c0_0 .net "a", 0 0, L_0000020a854cedd0;  1 drivers
v0000020a8549bda0_0 .net "b", 0 0, L_0000020a854cfc30;  1 drivers
v0000020a8549c520_0 .net "cin", 0 0, L_0000020a854d0770;  1 drivers
v0000020a8549bee0_0 .net "cout", 0 0, L_0000020a854ec5a0;  1 drivers
v0000020a8549c700_0 .net "sum", 0 0, L_0000020a854ec290;  1 drivers
S_0000020a854a4c10 .scope generate, "fa_gen[19]" "fa_gen[19]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397840 .param/l "i" 0 4 21, +C4<010011>;
S_0000020a854a4f30 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a4c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eb960 .functor XOR 1, L_0000020a854cf370, L_0000020a854cea10, C4<0>, C4<0>;
L_0000020a854eb880 .functor XOR 1, L_0000020a854eb960, L_0000020a854d0f90, C4<0>, C4<0>;
L_0000020a854eb8f0 .functor AND 1, L_0000020a854cf370, L_0000020a854cea10, C4<1>, C4<1>;
L_0000020a854eb2d0 .functor AND 1, L_0000020a854cf370, L_0000020a854d0f90, C4<1>, C4<1>;
L_0000020a854ebdc0 .functor OR 1, L_0000020a854eb8f0, L_0000020a854eb2d0, C4<0>, C4<0>;
L_0000020a854ec610 .functor AND 1, L_0000020a854cea10, L_0000020a854d0f90, C4<1>, C4<1>;
L_0000020a854eb730 .functor OR 1, L_0000020a854ebdc0, L_0000020a854ec610, C4<0>, C4<0>;
v0000020a8549c7a0_0 .net *"_ivl_0", 0 0, L_0000020a854eb960;  1 drivers
v0000020a8549a040_0 .net *"_ivl_10", 0 0, L_0000020a854ec610;  1 drivers
v0000020a8549a4a0_0 .net *"_ivl_4", 0 0, L_0000020a854eb8f0;  1 drivers
v0000020a8549a220_0 .net *"_ivl_6", 0 0, L_0000020a854eb2d0;  1 drivers
v0000020a8549a680_0 .net *"_ivl_8", 0 0, L_0000020a854ebdc0;  1 drivers
v0000020a8549a360_0 .net "a", 0 0, L_0000020a854cf370;  1 drivers
v0000020a8549a400_0 .net "b", 0 0, L_0000020a854cea10;  1 drivers
v0000020a8549a720_0 .net "cin", 0 0, L_0000020a854d0f90;  1 drivers
v0000020a8549a7c0_0 .net "cout", 0 0, L_0000020a854eb730;  1 drivers
v0000020a8549a860_0 .net "sum", 0 0, L_0000020a854eb880;  1 drivers
S_0000020a854a2ff0 .scope generate, "fa_gen[20]" "fa_gen[20]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397380 .param/l "i" 0 4 21, +C4<010100>;
S_0000020a854a3180 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a2ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ec760 .functor XOR 1, L_0000020a854d0270, L_0000020a854cec90, C4<0>, C4<0>;
L_0000020a854ebb90 .functor XOR 1, L_0000020a854ec760, L_0000020a854cf410, C4<0>, C4<0>;
L_0000020a854eba40 .functor AND 1, L_0000020a854d0270, L_0000020a854cec90, C4<1>, C4<1>;
L_0000020a854ebf10 .functor AND 1, L_0000020a854d0270, L_0000020a854cf410, C4<1>, C4<1>;
L_0000020a854eb260 .functor OR 1, L_0000020a854eba40, L_0000020a854ebf10, C4<0>, C4<0>;
L_0000020a854eb030 .functor AND 1, L_0000020a854cec90, L_0000020a854cf410, C4<1>, C4<1>;
L_0000020a854eb340 .functor OR 1, L_0000020a854eb260, L_0000020a854eb030, C4<0>, C4<0>;
v0000020a8549ee60_0 .net *"_ivl_0", 0 0, L_0000020a854ec760;  1 drivers
v0000020a8549dba0_0 .net *"_ivl_10", 0 0, L_0000020a854eb030;  1 drivers
v0000020a8549d880_0 .net *"_ivl_4", 0 0, L_0000020a854eba40;  1 drivers
v0000020a8549cca0_0 .net *"_ivl_6", 0 0, L_0000020a854ebf10;  1 drivers
v0000020a8549ef00_0 .net *"_ivl_8", 0 0, L_0000020a854eb260;  1 drivers
v0000020a8549cf20_0 .net "a", 0 0, L_0000020a854d0270;  1 drivers
v0000020a8549cac0_0 .net "b", 0 0, L_0000020a854cec90;  1 drivers
v0000020a8549ca20_0 .net "cin", 0 0, L_0000020a854cf410;  1 drivers
v0000020a8549d1a0_0 .net "cout", 0 0, L_0000020a854eb340;  1 drivers
v0000020a8549de20_0 .net "sum", 0 0, L_0000020a854ebb90;  1 drivers
S_0000020a854a3310 .scope generate, "fa_gen[21]" "fa_gen[21]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397500 .param/l "i" 0 4 21, +C4<010101>;
S_0000020a854a3630 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a3310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ebb20 .functor XOR 1, L_0000020a854d0ef0, L_0000020a854ceab0, C4<0>, C4<0>;
L_0000020a854eb3b0 .functor XOR 1, L_0000020a854ebb20, L_0000020a854cfcd0, C4<0>, C4<0>;
L_0000020a854eca70 .functor AND 1, L_0000020a854d0ef0, L_0000020a854ceab0, C4<1>, C4<1>;
L_0000020a854eb7a0 .functor AND 1, L_0000020a854d0ef0, L_0000020a854cfcd0, C4<1>, C4<1>;
L_0000020a854ec140 .functor OR 1, L_0000020a854eca70, L_0000020a854eb7a0, C4<0>, C4<0>;
L_0000020a854eb5e0 .functor AND 1, L_0000020a854ceab0, L_0000020a854cfcd0, C4<1>, C4<1>;
L_0000020a854ec840 .functor OR 1, L_0000020a854ec140, L_0000020a854eb5e0, C4<0>, C4<0>;
v0000020a8549d100_0 .net *"_ivl_0", 0 0, L_0000020a854ebb20;  1 drivers
v0000020a8549e820_0 .net *"_ivl_10", 0 0, L_0000020a854eb5e0;  1 drivers
v0000020a8549d240_0 .net *"_ivl_4", 0 0, L_0000020a854eca70;  1 drivers
v0000020a8549e460_0 .net *"_ivl_6", 0 0, L_0000020a854eb7a0;  1 drivers
v0000020a8549e960_0 .net *"_ivl_8", 0 0, L_0000020a854ec140;  1 drivers
v0000020a8549cb60_0 .net "a", 0 0, L_0000020a854d0ef0;  1 drivers
v0000020a8549e320_0 .net "b", 0 0, L_0000020a854ceab0;  1 drivers
v0000020a8549ed20_0 .net "cin", 0 0, L_0000020a854cfcd0;  1 drivers
v0000020a8549efa0_0 .net "cout", 0 0, L_0000020a854ec840;  1 drivers
v0000020a8549d420_0 .net "sum", 0 0, L_0000020a854eb3b0;  1 drivers
S_0000020a854a8e80 .scope generate, "fa_gen[22]" "fa_gen[22]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a853975c0 .param/l "i" 0 4 21, +C4<010110>;
S_0000020a854ac210 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a8e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ec8b0 .functor XOR 1, L_0000020a854d0a90, L_0000020a854cf910, C4<0>, C4<0>;
L_0000020a854eb420 .functor XOR 1, L_0000020a854ec8b0, L_0000020a854cff50, C4<0>, C4<0>;
L_0000020a854eb650 .functor AND 1, L_0000020a854d0a90, L_0000020a854cf910, C4<1>, C4<1>;
L_0000020a854ebc00 .functor AND 1, L_0000020a854d0a90, L_0000020a854cff50, C4<1>, C4<1>;
L_0000020a854ebc70 .functor OR 1, L_0000020a854eb650, L_0000020a854ebc00, C4<0>, C4<0>;
L_0000020a854eb6c0 .functor AND 1, L_0000020a854cf910, L_0000020a854cff50, C4<1>, C4<1>;
L_0000020a854eb1f0 .functor OR 1, L_0000020a854ebc70, L_0000020a854eb6c0, C4<0>, C4<0>;
v0000020a8549d7e0_0 .net *"_ivl_0", 0 0, L_0000020a854ec8b0;  1 drivers
v0000020a8549e8c0_0 .net *"_ivl_10", 0 0, L_0000020a854eb6c0;  1 drivers
v0000020a8549e3c0_0 .net *"_ivl_4", 0 0, L_0000020a854eb650;  1 drivers
v0000020a8549edc0_0 .net *"_ivl_6", 0 0, L_0000020a854ebc00;  1 drivers
v0000020a8549dec0_0 .net *"_ivl_8", 0 0, L_0000020a854ebc70;  1 drivers
v0000020a8549c8e0_0 .net "a", 0 0, L_0000020a854d0a90;  1 drivers
v0000020a8549e1e0_0 .net "b", 0 0, L_0000020a854cf910;  1 drivers
v0000020a8549e0a0_0 .net "cin", 0 0, L_0000020a854cff50;  1 drivers
v0000020a8549d740_0 .net "cout", 0 0, L_0000020a854eb1f0;  1 drivers
v0000020a8549d600_0 .net "sum", 0 0, L_0000020a854eb420;  1 drivers
S_0000020a854a9fb0 .scope generate, "fa_gen[23]" "fa_gen[23]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397cc0 .param/l "i" 0 4 21, +C4<010111>;
S_0000020a854aa5f0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a9fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ec370 .functor XOR 1, L_0000020a854d08b0, L_0000020a854d04f0, C4<0>, C4<0>;
L_0000020a854ec920 .functor XOR 1, L_0000020a854ec370, L_0000020a854cf5f0, C4<0>, C4<0>;
L_0000020a854ec300 .functor AND 1, L_0000020a854d08b0, L_0000020a854d04f0, C4<1>, C4<1>;
L_0000020a854ec990 .functor AND 1, L_0000020a854d08b0, L_0000020a854cf5f0, C4<1>, C4<1>;
L_0000020a854ec450 .functor OR 1, L_0000020a854ec300, L_0000020a854ec990, C4<0>, C4<0>;
L_0000020a854ec4c0 .functor AND 1, L_0000020a854d04f0, L_0000020a854cf5f0, C4<1>, C4<1>;
L_0000020a854eb500 .functor OR 1, L_0000020a854ec450, L_0000020a854ec4c0, C4<0>, C4<0>;
v0000020a8549d6a0_0 .net *"_ivl_0", 0 0, L_0000020a854ec370;  1 drivers
v0000020a8549cc00_0 .net *"_ivl_10", 0 0, L_0000020a854ec4c0;  1 drivers
v0000020a8549dc40_0 .net *"_ivl_4", 0 0, L_0000020a854ec300;  1 drivers
v0000020a8549cd40_0 .net *"_ivl_6", 0 0, L_0000020a854ec990;  1 drivers
v0000020a8549d920_0 .net *"_ivl_8", 0 0, L_0000020a854ec450;  1 drivers
v0000020a8549df60_0 .net "a", 0 0, L_0000020a854d08b0;  1 drivers
v0000020a8549eaa0_0 .net "b", 0 0, L_0000020a854d04f0;  1 drivers
v0000020a8549ea00_0 .net "cin", 0 0, L_0000020a854cf5f0;  1 drivers
v0000020a8549e280_0 .net "cout", 0 0, L_0000020a854eb500;  1 drivers
v0000020a8549dd80_0 .net "sum", 0 0, L_0000020a854ec920;  1 drivers
S_0000020a854aaaa0 .scope generate, "fa_gen[24]" "fa_gen[24]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397100 .param/l "i" 0 4 21, +C4<011000>;
S_0000020a854ac080 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854aaaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eca00 .functor XOR 1, L_0000020a854d0630, L_0000020a854cf4b0, C4<0>, C4<0>;
L_0000020a854eb9d0 .functor XOR 1, L_0000020a854eca00, L_0000020a854d03b0, C4<0>, C4<0>;
L_0000020a854ecae0 .functor AND 1, L_0000020a854d0630, L_0000020a854cf4b0, C4<1>, C4<1>;
L_0000020a854ecb50 .functor AND 1, L_0000020a854d0630, L_0000020a854d03b0, C4<1>, C4<1>;
L_0000020a854eb570 .functor OR 1, L_0000020a854ecae0, L_0000020a854ecb50, C4<0>, C4<0>;
L_0000020a854ec530 .functor AND 1, L_0000020a854cf4b0, L_0000020a854d03b0, C4<1>, C4<1>;
L_0000020a854ecbc0 .functor OR 1, L_0000020a854eb570, L_0000020a854ec530, C4<0>, C4<0>;
v0000020a8549eb40_0 .net *"_ivl_0", 0 0, L_0000020a854eca00;  1 drivers
v0000020a8549d9c0_0 .net *"_ivl_10", 0 0, L_0000020a854ec530;  1 drivers
v0000020a8549d2e0_0 .net *"_ivl_4", 0 0, L_0000020a854ecae0;  1 drivers
v0000020a8549dce0_0 .net *"_ivl_6", 0 0, L_0000020a854ecb50;  1 drivers
v0000020a8549da60_0 .net *"_ivl_8", 0 0, L_0000020a854eb570;  1 drivers
v0000020a8549e500_0 .net "a", 0 0, L_0000020a854d0630;  1 drivers
v0000020a8549db00_0 .net "b", 0 0, L_0000020a854cf4b0;  1 drivers
v0000020a8549cfc0_0 .net "cin", 0 0, L_0000020a854d03b0;  1 drivers
v0000020a8549ebe0_0 .net "cout", 0 0, L_0000020a854ecbc0;  1 drivers
v0000020a8549e780_0 .net "sum", 0 0, L_0000020a854eb9d0;  1 drivers
S_0000020a854a9010 .scope generate, "fa_gen[25]" "fa_gen[25]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397b40 .param/l "i" 0 4 21, +C4<011001>;
S_0000020a854ab400 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a9010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eb0a0 .functor XOR 1, L_0000020a854cfeb0, L_0000020a854cfe10, C4<0>, C4<0>;
L_0000020a854eb810 .functor XOR 1, L_0000020a854eb0a0, L_0000020a854d0c70, C4<0>, C4<0>;
L_0000020a854eb110 .functor AND 1, L_0000020a854cfeb0, L_0000020a854cfe10, C4<1>, C4<1>;
L_0000020a854ebce0 .functor AND 1, L_0000020a854cfeb0, L_0000020a854d0c70, C4<1>, C4<1>;
L_0000020a854ebf80 .functor OR 1, L_0000020a854eb110, L_0000020a854ebce0, C4<0>, C4<0>;
L_0000020a854ebd50 .functor AND 1, L_0000020a854cfe10, L_0000020a854d0c70, C4<1>, C4<1>;
L_0000020a854eb180 .functor OR 1, L_0000020a854ebf80, L_0000020a854ebd50, C4<0>, C4<0>;
v0000020a8549e5a0_0 .net *"_ivl_0", 0 0, L_0000020a854eb0a0;  1 drivers
v0000020a8549cde0_0 .net *"_ivl_10", 0 0, L_0000020a854ebd50;  1 drivers
v0000020a8549e000_0 .net *"_ivl_4", 0 0, L_0000020a854eb110;  1 drivers
v0000020a8549e640_0 .net *"_ivl_6", 0 0, L_0000020a854ebce0;  1 drivers
v0000020a8549e140_0 .net *"_ivl_8", 0 0, L_0000020a854ebf80;  1 drivers
v0000020a8549e6e0_0 .net "a", 0 0, L_0000020a854cfeb0;  1 drivers
v0000020a8549ec80_0 .net "b", 0 0, L_0000020a854cfe10;  1 drivers
v0000020a8549d4c0_0 .net "cin", 0 0, L_0000020a854d0c70;  1 drivers
v0000020a8549c840_0 .net "cout", 0 0, L_0000020a854eb180;  1 drivers
v0000020a8549d560_0 .net "sum", 0 0, L_0000020a854eb810;  1 drivers
S_0000020a854a94c0 .scope generate, "fa_gen[26]" "fa_gen[26]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85396dc0 .param/l "i" 0 4 21, +C4<011010>;
S_0000020a854ab590 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a94c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ebe30 .functor XOR 1, L_0000020a854d0310, L_0000020a854cfff0, C4<0>, C4<0>;
L_0000020a854ebea0 .functor XOR 1, L_0000020a854ebe30, L_0000020a854cf0f0, C4<0>, C4<0>;
L_0000020a854ebff0 .functor AND 1, L_0000020a854d0310, L_0000020a854cfff0, C4<1>, C4<1>;
L_0000020a854ec060 .functor AND 1, L_0000020a854d0310, L_0000020a854cf0f0, C4<1>, C4<1>;
L_0000020a854ed330 .functor OR 1, L_0000020a854ebff0, L_0000020a854ec060, C4<0>, C4<0>;
L_0000020a854edbf0 .functor AND 1, L_0000020a854cfff0, L_0000020a854cf0f0, C4<1>, C4<1>;
L_0000020a854ed5d0 .functor OR 1, L_0000020a854ed330, L_0000020a854edbf0, C4<0>, C4<0>;
v0000020a8549d380_0 .net *"_ivl_0", 0 0, L_0000020a854ebe30;  1 drivers
v0000020a8549ce80_0 .net *"_ivl_10", 0 0, L_0000020a854edbf0;  1 drivers
v0000020a8549c980_0 .net *"_ivl_4", 0 0, L_0000020a854ebff0;  1 drivers
v0000020a8549d060_0 .net *"_ivl_6", 0 0, L_0000020a854ec060;  1 drivers
v0000020a854a06c0_0 .net *"_ivl_8", 0 0, L_0000020a854ed330;  1 drivers
v0000020a8549f9a0_0 .net "a", 0 0, L_0000020a854d0310;  1 drivers
v0000020a854a0580_0 .net "b", 0 0, L_0000020a854cfff0;  1 drivers
v0000020a854a0300_0 .net "cin", 0 0, L_0000020a854cf0f0;  1 drivers
v0000020a8549f540_0 .net "cout", 0 0, L_0000020a854ed5d0;  1 drivers
v0000020a8549f4a0_0 .net "sum", 0 0, L_0000020a854ebea0;  1 drivers
S_0000020a854ac3a0 .scope generate, "fa_gen[27]" "fa_gen[27]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397240 .param/l "i" 0 4 21, +C4<011011>;
S_0000020a854aa140 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854ac3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ed800 .functor XOR 1, L_0000020a854cf550, L_0000020a854d0950, C4<0>, C4<0>;
L_0000020a854edb80 .functor XOR 1, L_0000020a854ed800, L_0000020a854cee70, C4<0>, C4<0>;
L_0000020a854eced0 .functor AND 1, L_0000020a854cf550, L_0000020a854d0950, C4<1>, C4<1>;
L_0000020a854ed100 .functor AND 1, L_0000020a854cf550, L_0000020a854cee70, C4<1>, C4<1>;
L_0000020a854ed870 .functor OR 1, L_0000020a854eced0, L_0000020a854ed100, C4<0>, C4<0>;
L_0000020a854ee440 .functor AND 1, L_0000020a854d0950, L_0000020a854cee70, C4<1>, C4<1>;
L_0000020a854ede20 .functor OR 1, L_0000020a854ed870, L_0000020a854ee440, C4<0>, C4<0>;
v0000020a8549fa40_0 .net *"_ivl_0", 0 0, L_0000020a854ed800;  1 drivers
v0000020a854a0440_0 .net *"_ivl_10", 0 0, L_0000020a854ee440;  1 drivers
v0000020a8549fd60_0 .net *"_ivl_4", 0 0, L_0000020a854eced0;  1 drivers
v0000020a8549ff40_0 .net *"_ivl_6", 0 0, L_0000020a854ed100;  1 drivers
v0000020a8549f7c0_0 .net *"_ivl_8", 0 0, L_0000020a854ed870;  1 drivers
v0000020a8549f720_0 .net "a", 0 0, L_0000020a854cf550;  1 drivers
v0000020a8549fae0_0 .net "b", 0 0, L_0000020a854d0950;  1 drivers
v0000020a854a0a80_0 .net "cin", 0 0, L_0000020a854cee70;  1 drivers
v0000020a8549f860_0 .net "cout", 0 0, L_0000020a854ede20;  1 drivers
v0000020a8549f5e0_0 .net "sum", 0 0, L_0000020a854edb80;  1 drivers
S_0000020a854a91a0 .scope generate, "fa_gen[28]" "fa_gen[28]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397780 .param/l "i" 0 4 21, +C4<011100>;
S_0000020a854aa910 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a91a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ee130 .functor XOR 1, L_0000020a854d0d10, L_0000020a854d0db0, C4<0>, C4<0>;
L_0000020a854ee280 .functor XOR 1, L_0000020a854ee130, L_0000020a854d0e50, C4<0>, C4<0>;
L_0000020a854edc60 .functor AND 1, L_0000020a854d0d10, L_0000020a854d0db0, C4<1>, C4<1>;
L_0000020a854ed6b0 .functor AND 1, L_0000020a854d0d10, L_0000020a854d0e50, C4<1>, C4<1>;
L_0000020a854ee2f0 .functor OR 1, L_0000020a854edc60, L_0000020a854ed6b0, C4<0>, C4<0>;
L_0000020a854ede90 .functor AND 1, L_0000020a854d0db0, L_0000020a854d0e50, C4<1>, C4<1>;
L_0000020a854ed4f0 .functor OR 1, L_0000020a854ee2f0, L_0000020a854ede90, C4<0>, C4<0>;
v0000020a854a0760_0 .net *"_ivl_0", 0 0, L_0000020a854ee130;  1 drivers
v0000020a854a0bc0_0 .net *"_ivl_10", 0 0, L_0000020a854ede90;  1 drivers
v0000020a8549f680_0 .net *"_ivl_4", 0 0, L_0000020a854edc60;  1 drivers
v0000020a854a0ee0_0 .net *"_ivl_6", 0 0, L_0000020a854ed6b0;  1 drivers
v0000020a8549fcc0_0 .net *"_ivl_8", 0 0, L_0000020a854ee2f0;  1 drivers
v0000020a8549f900_0 .net "a", 0 0, L_0000020a854d0d10;  1 drivers
v0000020a854a1160_0 .net "b", 0 0, L_0000020a854d0db0;  1 drivers
v0000020a8549fb80_0 .net "cin", 0 0, L_0000020a854d0e50;  1 drivers
v0000020a854a1700_0 .net "cout", 0 0, L_0000020a854ed4f0;  1 drivers
v0000020a8549f360_0 .net "sum", 0 0, L_0000020a854ee280;  1 drivers
S_0000020a854ab720 .scope generate, "fa_gen[29]" "fa_gen[29]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397600 .param/l "i" 0 4 21, +C4<011101>;
S_0000020a854ab8b0 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854ab720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854eddb0 .functor XOR 1, L_0000020a854ce8d0, L_0000020a854cef10, C4<0>, C4<0>;
L_0000020a854edf00 .functor XOR 1, L_0000020a854eddb0, L_0000020a854ceb50, C4<0>, C4<0>;
L_0000020a854ed480 .functor AND 1, L_0000020a854ce8d0, L_0000020a854cef10, C4<1>, C4<1>;
L_0000020a854ee4b0 .functor AND 1, L_0000020a854ce8d0, L_0000020a854ceb50, C4<1>, C4<1>;
L_0000020a854ee360 .functor OR 1, L_0000020a854ed480, L_0000020a854ee4b0, C4<0>, C4<0>;
L_0000020a854ed560 .functor AND 1, L_0000020a854cef10, L_0000020a854ceb50, C4<1>, C4<1>;
L_0000020a854ed8e0 .functor OR 1, L_0000020a854ee360, L_0000020a854ed560, C4<0>, C4<0>;
v0000020a854a0c60_0 .net *"_ivl_0", 0 0, L_0000020a854eddb0;  1 drivers
v0000020a854a0b20_0 .net *"_ivl_10", 0 0, L_0000020a854ed560;  1 drivers
v0000020a854a0800_0 .net *"_ivl_4", 0 0, L_0000020a854ed480;  1 drivers
v0000020a8549fc20_0 .net *"_ivl_6", 0 0, L_0000020a854ee4b0;  1 drivers
v0000020a8549fe00_0 .net *"_ivl_8", 0 0, L_0000020a854ee360;  1 drivers
v0000020a854a0d00_0 .net "a", 0 0, L_0000020a854ce8d0;  1 drivers
v0000020a854a0120_0 .net "b", 0 0, L_0000020a854cef10;  1 drivers
v0000020a8549fea0_0 .net "cin", 0 0, L_0000020a854ceb50;  1 drivers
v0000020a854a01c0_0 .net "cout", 0 0, L_0000020a854ed8e0;  1 drivers
v0000020a854a0da0_0 .net "sum", 0 0, L_0000020a854edf00;  1 drivers
S_0000020a854a89d0 .scope generate, "fa_gen[30]" "fa_gen[30]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397b80 .param/l "i" 0 4 21, +C4<011110>;
S_0000020a854a9330 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ed950 .functor XOR 1, L_0000020a854d0090, L_0000020a854d0130, C4<0>, C4<0>;
L_0000020a854ee3d0 .functor XOR 1, L_0000020a854ed950, L_0000020a854d1030, C4<0>, C4<0>;
L_0000020a854edf70 .functor AND 1, L_0000020a854d0090, L_0000020a854d0130, C4<1>, C4<1>;
L_0000020a854ee520 .functor AND 1, L_0000020a854d0090, L_0000020a854d1030, C4<1>, C4<1>;
L_0000020a854ee590 .functor OR 1, L_0000020a854edf70, L_0000020a854ee520, C4<0>, C4<0>;
L_0000020a854ed790 .functor AND 1, L_0000020a854d0130, L_0000020a854d1030, C4<1>, C4<1>;
L_0000020a854ed9c0 .functor OR 1, L_0000020a854ee590, L_0000020a854ed790, C4<0>, C4<0>;
v0000020a8549ffe0_0 .net *"_ivl_0", 0 0, L_0000020a854ed950;  1 drivers
v0000020a8549f400_0 .net *"_ivl_10", 0 0, L_0000020a854ed790;  1 drivers
v0000020a854a0080_0 .net *"_ivl_4", 0 0, L_0000020a854edf70;  1 drivers
v0000020a854a1020_0 .net *"_ivl_6", 0 0, L_0000020a854ee520;  1 drivers
v0000020a854a1520_0 .net *"_ivl_8", 0 0, L_0000020a854ee590;  1 drivers
v0000020a854a0f80_0 .net "a", 0 0, L_0000020a854d0090;  1 drivers
v0000020a854a04e0_0 .net "b", 0 0, L_0000020a854d0130;  1 drivers
v0000020a854a08a0_0 .net "cin", 0 0, L_0000020a854d1030;  1 drivers
v0000020a854a10c0_0 .net "cout", 0 0, L_0000020a854ed9c0;  1 drivers
v0000020a8549f2c0_0 .net "sum", 0 0, L_0000020a854ee3d0;  1 drivers
S_0000020a854a9e20 .scope generate, "fa_gen[31]" "fa_gen[31]" 4 21, 4 21 0, S_0000020a8548d470;
 .timescale 0 0;
P_0000020a85397ac0 .param/l "i" 0 4 21, +C4<011111>;
S_0000020a854a8840 .scope module, "fa_inst" "full_adder" 4 22, 5 2 0, S_0000020a854a9e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000020a854ed640 .functor XOR 1, L_0000020a854cf690, L_0000020a854cf2d0, C4<0>, C4<0>;
L_0000020a854ee600 .functor XOR 1, L_0000020a854ed640, L_0000020a854cebf0, C4<0>, C4<0>;
L_0000020a854edcd0 .functor AND 1, L_0000020a854cf690, L_0000020a854cf2d0, C4<1>, C4<1>;
L_0000020a854ee670 .functor AND 1, L_0000020a854cf690, L_0000020a854cebf0, C4<1>, C4<1>;
L_0000020a854ed720 .functor OR 1, L_0000020a854edcd0, L_0000020a854ee670, C4<0>, C4<0>;
L_0000020a854ecf40 .functor AND 1, L_0000020a854cf2d0, L_0000020a854cebf0, C4<1>, C4<1>;
L_0000020a854ecca0 .functor OR 1, L_0000020a854ed720, L_0000020a854ecf40, C4<0>, C4<0>;
v0000020a854a0260_0 .net *"_ivl_0", 0 0, L_0000020a854ed640;  1 drivers
v0000020a854a12a0_0 .net *"_ivl_10", 0 0, L_0000020a854ecf40;  1 drivers
v0000020a854a03a0_0 .net *"_ivl_4", 0 0, L_0000020a854edcd0;  1 drivers
v0000020a854a0620_0 .net *"_ivl_6", 0 0, L_0000020a854ee670;  1 drivers
v0000020a854a0940_0 .net *"_ivl_8", 0 0, L_0000020a854ed720;  1 drivers
v0000020a854a09e0_0 .net "a", 0 0, L_0000020a854cf690;  1 drivers
v0000020a854a0e40_0 .net "b", 0 0, L_0000020a854cf2d0;  1 drivers
v0000020a854a1200_0 .net "cin", 0 0, L_0000020a854cebf0;  1 drivers
v0000020a854a1340_0 .net "cout", 0 0, L_0000020a854ecca0;  1 drivers
v0000020a854a13e0_0 .net "sum", 0 0, L_0000020a854ee600;  1 drivers
S_0000020a854aba40 .scope task, "run_test" "run_test" 2 36, 2 36 0, S_0000020a8520a010;
 .timescale -9 -12;
v0000020a854cdf70_0 .var "A", 31 0;
v0000020a854cda70_0 .var "B", 31 0;
v0000020a854ccfd0_0 .var "check_value", 63 0;
v0000020a854cc8f0_0 .var "expected_product", 63 0;
v0000020a854ce150_0 .var "expected_signed", 63 0;
v0000020a854cd070_0 .var "expected_unsigned", 63 0;
v0000020a854ce6f0_0 .var "mode", 0 0;
v0000020a854cc350_0 .var/s "signed_result", 63 0;
E_0000020a85397a00 .event posedge, v0000020a854a1de0_0;
E_0000020a85397640 .event anyedge, v0000020a854a1840_0;
TD_testbench_mult_32bit.run_test ;
    %load/vec4 v0000020a854cdf70_0;
    %store/vec4 v0000020a854ce290_0, 0, 32;
    %load/vec4 v0000020a854cda70_0;
    %store/vec4 v0000020a854ce790_0, 0, 32;
    %load/vec4 v0000020a854ce6f0_0;
    %store/vec4 v0000020a854cd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854cdcf0_0, 0, 1;
    %load/vec4 v0000020a854ce6f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000020a854cd070_0;
    %store/vec4 v0000020a854cc8f0_0, 0, 64;
    %vpi_call 2 56 "$display", "\012--- Testing UNNSIGNED (%h * %h) ---", v0000020a854cdf70_0, v0000020a854cda70_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020a854cd070_0;
    %store/vec4 v0000020a854cc8f0_0, 0, 64;
    %load/vec4 v0000020a854ce150_0;
    %store/vec4 v0000020a854cc8f0_0, 0, 64;
    %load/vec4 v0000020a854cdf70_0;
    %load/vec4 v0000020a854cda70_0;
    %vpi_call 2 60 "$display", "\012--- Testing SIGNED (%d * %d) ---", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
T_0.1 ;
    %wait E_0000020a85397a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854cdcf0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0000020a854cd110_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0000020a85397640;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000020a854cc990_0;
    %store/vec4 v0000020a854ccfd0_0, 0, 64;
    %load/vec4 v0000020a854cc990_0;
    %store/vec4 v0000020a854cc350_0, 0, 64;
    %load/vec4 v0000020a854cdf70_0;
    %vpi_call 2 73 "$display", "    A  = %h (%d)", v0000020a854cdf70_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020a854cda70_0;
    %vpi_call 2 74 "$display", "    B  = %h (%d)", v0000020a854cda70_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020a854ce6f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 21321, 0, 32; draw_string_vec4
    %pushi/vec4 1196311876, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 1431196489, 0, 32; draw_string_vec4
    %pushi/vec4 1196311876, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %vpi_call 2 75 "$display", "    Mode = %s", S<0,vec4,u64> {1 0 0};
    %vpi_call 2 76 "$display", "    Expected Product (Hex): %h", v0000020a854cc8f0_0 {0 0 0};
    %vpi_call 2 77 "$display", "    Actual Product (Hex):   %h", v0000020a854ccfd0_0 {0 0 0};
    %load/vec4 v0000020a854ce6f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %vpi_call 2 81 "$display", "    Actual Product (Signed): %d", v0000020a854cc350_0 {0 0 0};
    %load/vec4 v0000020a854ce150_0;
    %vpi_call 2 82 "$display", "    Expected Product (Signed): %d", S<0,vec4,s64> {1 0 0};
T_0.6 ;
    %load/vec4 v0000020a854ccfd0_0;
    %load/vec4 v0000020a854cc8f0_0;
    %cmp/e;
    %jmp/0xz  T_0.8, 6;
    %vpi_call 2 86 "$display", "    *** TEST PASSED ***" {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 88 "$display", "    !!! TEST FAILED !!!" {0 0 0};
    %vpi_call 2 89 "$display", "    ERROR: Mismatch between expected (%h) and actual (%h)", v0000020a854cc8f0_0, v0000020a854ccfd0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_0.9 ;
    %wait E_0000020a85397a00;
    %end;
    .scope S_0000020a853f20b0;
T_1 ;
    %wait E_0000020a85392940;
    %load/vec4 v0000020a854a21a0_0;
    %store/vec4 v0000020a854a2060_0, 0, 32;
    %load/vec4 v0000020a854ce010_0;
    %store/vec4 v0000020a854a1f20_0, 0, 32;
    %load/vec4 v0000020a854cd6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000020a854a21a0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0000020a854a21a0_0;
    %pushi/vec4 2147483648, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000020a854a22e0_0;
    %store/vec4 v0000020a854a2060_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000020a854a21a0_0;
    %cmpi/e 2147483648, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000020a854a2060_0, 0, 32;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000020a854a21a0_0;
    %store/vec4 v0000020a854a2060_0, 0, 32;
T_1.6 ;
T_1.3 ;
    %load/vec4 v0000020a854ce010_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0000020a854ce010_0;
    %pushi/vec4 2147483648, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0000020a854a1fc0_0;
    %store/vec4 v0000020a854a1f20_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0000020a854ce010_0;
    %cmpi/e 2147483648, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000020a854a1f20_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000020a854ce010_0;
    %store/vec4 v0000020a854a1f20_0, 0, 32;
T_1.11 ;
T_1.8 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020a853f20b0;
T_2 ;
    %wait E_0000020a85392380;
    %load/vec4 v0000020a854a1a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000020a8549f220_0, 0, 32;
    %load/vec4 v0000020a854ce470_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000020a854a1a20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000020a854cc490_0;
    %store/vec4 v0000020a8549f220_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000020a854a1a20_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0000020a8549f220_0, 0, 32;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000020a853f20b0;
T_3 ;
    %wait E_0000020a85391e80;
    %load/vec4 v0000020a854ce470_0;
    %store/vec4 v0000020a854a2100_0, 0, 2;
    %load/vec4 v0000020a854ce470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0000020a854cd570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000020a854a2100_0, 0, 2;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000020a854a2100_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000020a854a26a0_0;
    %pad/u 32;
    %cmpi/e 31, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000020a854a2100_0, 0, 2;
T_3.7 ;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000020a854a2100_0, 0, 2;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000020a853f20b0;
T_4 ;
    %wait E_0000020a85392b80;
    %load/vec4 v0000020a854cd750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020a854ce470_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000020a854a1a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a854a2560_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020a854a26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a854a1840_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000020a854cc3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a854cc2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a854cc530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020a854a2100_0;
    %assign/vec4 v0000020a854ce470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020a854a1840_0, 0;
    %load/vec4 v0000020a854ce470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000020a854a1a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000020a854a2560_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000020a854a26a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000020a854cc3f0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000020a854cd6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0000020a854a21a0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000020a854cc2b0_0, 0;
    %load/vec4 v0000020a854ce010_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0000020a854cc530_0, 0;
T_4.7 ;
    %load/vec4 v0000020a854a2060_0;
    %assign/vec4 v0000020a854a2560_0, 0;
    %load/vec4 v0000020a854a1f20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a854a1a20_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000020a854a1a20_0, 4, 5;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000020a854a1d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000020a854a1a20_0, 0;
    %load/vec4 v0000020a854a26a0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000020a854a26a0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000020a854ce3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0000020a854a2600_0;
    %load/vec4 v0000020a854a18e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000020a854cc3f0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v0000020a854cd6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0000020a854a21a0_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.15, 4;
    %load/vec4 v0000020a854ce010_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0000020a854a1a20_0;
    %parti/s 32, 32, 7;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0000020a854a1a20_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 1, 0, 32;
    %assign/vec4 v0000020a854cc3f0_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0000020a854a1a20_0;
    %assign/vec4 v0000020a854cc3f0_0, 0;
T_4.17 ;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0000020a854a1a20_0;
    %assign/vec4 v0000020a854cc3f0_0, 0;
T_4.14 ;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0000020a854a1a20_0;
    %assign/vec4 v0000020a854cc3f0_0, 0;
T_4.12 ;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020a854a1840_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000020a8520a010;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854ce330_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0000020a854ce330_0;
    %inv;
    %store/vec4 v0000020a854ce330_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000020a8520a010;
T_6 ;
    %vpi_call 2 99 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 100 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020a8520a010 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854cdb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854cdcf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a854ce290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020a854ce790_0, 0, 32;
    %wait E_0000020a85397a00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854cdb10_0, 0, 1;
    %vpi_call 2 109 "$display", "--- Reset Complete ---" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 200, 0, 64;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 64;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 4294967294, 0, 32;
    %concati/vec4 1, 0, 32;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 200, 0, 64;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 200, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 4294967276, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967096, 0, 32;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967096, 0, 32;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967096, 0, 32;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967096, 0, 32;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 4294967276, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 200, 0, 64;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 200, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 64;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 2147483648, 0, 64;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000020a854cdf70_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0000020a854cda70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020a854ce6f0_0, 0, 1;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 31;
    %store/vec4 v0000020a854cd070_0, 0, 64;
    %pushi/vec4 2147483648, 0, 33;
    %concati/vec4 0, 0, 31;
    %store/vec4 v0000020a854ce150_0, 0, 64;
    %fork TD_testbench_mult_32bit.run_test, S_0000020a854aba40;
    %join;
    %vpi_call 2 156 "$display", "\012--- All Tests Complete. ---" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 158 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_mult_32bit.v";
    "mult_32bit_no_ops.v";
    "rca_32bit.v";
    "full_adder.v";
