$date
	Sat Dec 25 01:46:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_tb $end
$var wire 1 ! zero $end
$var wire 64 " result [63:0] $end
$var reg 4 # alu_c [3:0] $end
$var reg 64 $ in1 [63:0] $end
$var reg 64 % in2 [63:0] $end
$scope module uut $end
$var wire 4 & alu_c [3:0] $end
$var wire 64 ' in1 [63:0] $end
$var wire 64 ( in2 [63:0] $end
$var reg 64 ) result [63:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
x!
$end
#20
1!
b0 "
b0 )
b0 #
b0 &
b0 %
b0 (
b0 $
b0 '
#40
0!
b10111 "
b10111 )
b1 #
b1 &
b10111 %
b10111 (
b110 $
b110 '
#60
b1110 "
b1110 )
b10 #
b10 &
b1000 %
b1000 (
#80
b11 #
b11 &
b101 %
b101 (
#100
