Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Jul 18 22:06:38 2021
| Host         : DESKTOP-QJ470F8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_example_timing_summary_routed.rpt -warn_on_violation -rpx vga_example_timing_summary_routed.rpx
| Design       : vga_example
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[0]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[10]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[11]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[12]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[13]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[14]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[15]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[16]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[17]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[18]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[19]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[1]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[20]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[5]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[7]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[8]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/refresh_counter_reg[9]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: my_draw_rect_ctl/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.080     -132.968                     37                 1062        0.052        0.000                      0                 1062        3.000        0.000                       0                   624  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100Mhz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk65Mhz_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100Mhz_clk_wiz_0        3.903        0.000                      0                  428        0.119        0.000                      0                  428        4.500        0.000                       0                   227  
  clk65Mhz_clk_wiz_0        -8.080      -94.085                     12                  609        0.057        0.000                      0                  609        6.712        0.000                       0                   393  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100Mhz_clk_wiz_0  clk65Mhz_clk_wiz_0        -1.635      -38.882                     25                   25        0.052        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz_clk_wiz_0
  To Clock:  clk100Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 my_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 2.787ns (46.226%)  route 3.242ns (53.774%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X33Y41         FDRE                                         r  my_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  my_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          1.102     0.574    my_MouseCtl/y_overflow_reg_n_1
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.299     0.873 r  my_MouseCtl/y_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.873    my_MouseCtl/y_pos[3]_i_6_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.405 r  my_MouseCtl/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    my_MouseCtl/y_pos_reg[3]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  my_MouseCtl/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    my_MouseCtl/y_pos_reg[7]_i_2_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.853 r  my_MouseCtl/y_pos_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.148     3.001    my_MouseCtl/plusOp10[9]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.303     3.304 r  my_MouseCtl/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     3.304    my_MouseCtl/i__carry__0_i_3__1_n_1
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.761 f  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.992     4.753    my_MouseCtl/gtOp_inferred__0/i__carry__0_n_3
    SLICE_X33Y40         LUT3 (Prop_lut3_I0_O)        0.329     5.082 r  my_MouseCtl/y_pos[11]_i_1/O
                         net (fo=1, routed)           0.000     5.082    my_MouseCtl/y_pos[11]_i_1_n_1
    SLICE_X33Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.443     8.448    my_MouseCtl/clk100Mhz
    SLICE_X33Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[11]/C
                         clock pessimism              0.579     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.032     8.984    my_MouseCtl/y_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          8.984    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 my_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 2.787ns (46.264%)  route 3.237ns (53.736%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X33Y41         FDRE                                         r  my_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  my_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          1.102     0.574    my_MouseCtl/y_overflow_reg_n_1
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.299     0.873 r  my_MouseCtl/y_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.873    my_MouseCtl/y_pos[3]_i_6_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.405 r  my_MouseCtl/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    my_MouseCtl/y_pos_reg[3]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  my_MouseCtl/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    my_MouseCtl/y_pos_reg[7]_i_2_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.853 r  my_MouseCtl/y_pos_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.148     3.001    my_MouseCtl/plusOp10[9]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.303     3.304 r  my_MouseCtl/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     3.304    my_MouseCtl/i__carry__0_i_3__1_n_1
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.761 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.987     4.748    my_MouseCtl/gtOp_inferred__0/i__carry__0_n_3
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.329     5.077 r  my_MouseCtl/y_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     5.077    my_MouseCtl/y_pos[8]_i_1_n_1
    SLICE_X33Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.443     8.448    my_MouseCtl/clk100Mhz
    SLICE_X33Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[8]/C
                         clock pessimism              0.579     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X33Y40         FDRE (Setup_fdre_C_D)        0.031     8.983    my_MouseCtl/y_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 my_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 2.787ns (46.878%)  route 3.158ns (53.122%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X33Y41         FDRE                                         r  my_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  my_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          1.102     0.574    my_MouseCtl/y_overflow_reg_n_1
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.299     0.873 r  my_MouseCtl/y_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.873    my_MouseCtl/y_pos[3]_i_6_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.405 r  my_MouseCtl/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    my_MouseCtl/y_pos_reg[3]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  my_MouseCtl/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    my_MouseCtl/y_pos_reg[7]_i_2_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.853 r  my_MouseCtl/y_pos_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.148     3.001    my_MouseCtl/plusOp10[9]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.303     3.304 r  my_MouseCtl/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     3.304    my_MouseCtl/i__carry__0_i_3__1_n_1
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.761 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.908     4.669    my_MouseCtl/gtOp_inferred__0/i__carry__0_n_3
    SLICE_X33Y39         LUT5 (Prop_lut5_I3_O)        0.329     4.998 r  my_MouseCtl/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     4.998    my_MouseCtl/y_pos[1]_i_1_n_1
    SLICE_X33Y39         FDRE                                         r  my_MouseCtl/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.443     8.448    my_MouseCtl/clk100Mhz
    SLICE_X33Y39         FDRE                                         r  my_MouseCtl/y_pos_reg[1]/C
                         clock pessimism              0.579     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X33Y39         FDRE (Setup_fdre_C_D)        0.029     8.981    my_MouseCtl/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -4.998    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 my_MouseCtl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.823ns  (logic 1.211ns (20.795%)  route 4.612ns (79.204%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.566    -0.946    my_MouseCtl/clk100Mhz
    SLICE_X37Y48         FDRE                                         r  my_MouseCtl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  my_MouseCtl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.860     0.333    my_MouseCtl/timeout_cnt_reg_n_1_[16]
    SLICE_X37Y48         LUT4 (Prop_lut4_I3_O)        0.296     0.629 r  my_MouseCtl/timeout_cnt[0]_i_6/O
                         net (fo=1, routed)           0.938     1.568    my_MouseCtl/timeout_cnt[0]_i_6_n_1
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124     1.692 r  my_MouseCtl/timeout_cnt[0]_i_2/O
                         net (fo=5, routed)           0.830     2.522    my_MouseCtl/timeout_cnt[0]_i_2_n_1
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.646 r  my_MouseCtl/timeout_cnt[23]_i_2/O
                         net (fo=25, routed)          1.108     3.753    my_MouseCtl/Inst_Ps2Interface/timeout_cnt_reg[0]
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.124     3.877 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_3__0/O
                         net (fo=1, routed)           0.877     4.754    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_3__0_n_1
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     4.878 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     4.878    my_MouseCtl/Inst_Ps2Interface_n_22
    SLICE_X33Y44         FDRE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.445     8.450    my_MouseCtl/clk100Mhz
    SLICE_X33Y44         FDRE                                         r  my_MouseCtl/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.492     8.941    
                         clock uncertainty           -0.074     8.867    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)        0.029     8.896    my_MouseCtl/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.896    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 my_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.787ns (47.527%)  route 3.077ns (52.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X33Y41         FDRE                                         r  my_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  my_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          1.102     0.574    my_MouseCtl/y_overflow_reg_n_1
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.299     0.873 r  my_MouseCtl/y_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.873    my_MouseCtl/y_pos[3]_i_6_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.405 r  my_MouseCtl/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    my_MouseCtl/y_pos_reg[3]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  my_MouseCtl/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    my_MouseCtl/y_pos_reg[7]_i_2_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.853 r  my_MouseCtl/y_pos_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.148     3.001    my_MouseCtl/plusOp10[9]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.303     3.304 r  my_MouseCtl/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     3.304    my_MouseCtl/i__carry__0_i_3__1_n_1
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.761 f  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.827     4.587    my_MouseCtl/gtOp_inferred__0/i__carry__0_n_3
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.329     4.916 r  my_MouseCtl/y_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.916    my_MouseCtl/y_pos[10]_i_1_n_1
    SLICE_X32Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.443     8.448    my_MouseCtl/clk100Mhz
    SLICE_X32Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[10]/C
                         clock pessimism              0.579     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.029     8.981    my_MouseCtl/y_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          8.981    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 my_MouseCtl/y_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 2.787ns (47.592%)  route 3.069ns (52.408%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X33Y41         FDRE                                         r  my_MouseCtl/y_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  my_MouseCtl/y_overflow_reg/Q
                         net (fo=17, routed)          1.102     0.574    my_MouseCtl/y_overflow_reg_n_1
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.299     0.873 r  my_MouseCtl/y_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     0.873    my_MouseCtl/y_pos[3]_i_6_n_1
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.405 r  my_MouseCtl/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.405    my_MouseCtl/y_pos_reg[3]_i_2_n_1
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.519 r  my_MouseCtl/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.519    my_MouseCtl/y_pos_reg[7]_i_2_n_1
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.853 r  my_MouseCtl/y_pos_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.148     3.001    my_MouseCtl/plusOp10[9]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.303     3.304 r  my_MouseCtl/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     3.304    my_MouseCtl/i__carry__0_i_3__1_n_1
    SLICE_X32Y39         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.761 r  my_MouseCtl/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.819     4.580    my_MouseCtl/gtOp_inferred__0/i__carry__0_n_3
    SLICE_X32Y40         LUT5 (Prop_lut5_I3_O)        0.329     4.909 r  my_MouseCtl/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000     4.909    my_MouseCtl/y_pos[5]_i_1_n_1
    SLICE_X32Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.443     8.448    my_MouseCtl/clk100Mhz
    SLICE_X32Y40         FDRE                                         r  my_MouseCtl/y_pos_reg[5]/C
                         clock pessimism              0.579     9.026    
                         clock uncertainty           -0.074     8.952    
    SLICE_X32Y40         FDRE (Setup_fdre_C_D)        0.031     8.983    my_MouseCtl/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 2.413ns (41.304%)  route 3.429ns (58.696%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X37Y41         FDRE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.216     0.725    my_MouseCtl/x_overflow_reg_n_1
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124     0.849 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     0.849    my_MouseCtl/x_pos[7]_i_5_n_1
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.382 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.382    my_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.601 f  my_MouseCtl/gtOp_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.023     2.624    my_MouseCtl/plusOp6[8]
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.295     2.919 r  my_MouseCtl/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.919    my_MouseCtl/gtOp_carry__0_i_4_n_1
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.376 r  my_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          1.189     4.565    my_MouseCtl/gtOp
    SLICE_X41Y42         LUT5 (Prop_lut5_I3_O)        0.329     4.894 r  my_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000     4.894    my_MouseCtl/x_pos[10]_i_1_n_1
    SLICE_X41Y42         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.446     8.451    my_MouseCtl/clk100Mhz
    SLICE_X41Y42         FDRE                                         r  my_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.029     8.969    my_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 2.413ns (41.312%)  route 3.428ns (58.688%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X37Y41         FDRE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.216     0.725    my_MouseCtl/x_overflow_reg_n_1
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124     0.849 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     0.849    my_MouseCtl/x_pos[7]_i_5_n_1
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.382 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.382    my_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.601 f  my_MouseCtl/gtOp_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.023     2.624    my_MouseCtl/plusOp6[8]
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.295     2.919 r  my_MouseCtl/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.919    my_MouseCtl/gtOp_carry__0_i_4_n_1
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.376 f  my_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          1.188     4.564    my_MouseCtl/gtOp
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.329     4.893 r  my_MouseCtl/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     4.893    my_MouseCtl/x_pos[8]_i_1_n_1
    SLICE_X41Y42         FDRE                                         r  my_MouseCtl/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.446     8.451    my_MouseCtl/clk100Mhz
    SLICE_X41Y42         FDRE                                         r  my_MouseCtl/x_pos_reg[8]/C
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)        0.031     8.971    my_MouseCtl/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 1.770ns (30.283%)  route 4.075ns (69.717%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 8.449 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X31Y42         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=7, routed)           1.113     0.621    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_1_[3]
    SLICE_X34Y41         LUT4 (Prop_lut4_I3_O)        0.153     0.774 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10/O
                         net (fo=3, routed)           0.960     1.734    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_10_n_1
    SLICE_X35Y42         LUT5 (Prop_lut5_I0_O)        0.359     2.093 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6/O
                         net (fo=10, routed)          0.712     2.805    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[5]_i_6_n_1
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.350     3.155 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_7/O
                         net (fo=1, routed)           0.469     3.624    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_7_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I3_O)        0.328     3.952 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0/O
                         net (fo=1, routed)           0.821     4.773    my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_4__0_n_1
    SLICE_X34Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.897 r  my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.897    my_MouseCtl/Inst_Ps2Interface_n_21
    SLICE_X34Y44         FDRE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.444     8.449    my_MouseCtl/clk100Mhz
    SLICE_X34Y44         FDRE                                         r  my_MouseCtl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.564     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.077     9.015    my_MouseCtl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 my_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100Mhz_clk_wiz_0 rise@10.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 2.413ns (42.371%)  route 3.282ns (57.629%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    -0.948    my_MouseCtl/clk100Mhz
    SLICE_X37Y41         FDRE                                         r  my_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  my_MouseCtl/x_overflow_reg/Q
                         net (fo=18, routed)          1.216     0.725    my_MouseCtl/x_overflow_reg_n_1
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.124     0.849 r  my_MouseCtl/x_pos[7]_i_5/O
                         net (fo=1, routed)           0.000     0.849    my_MouseCtl/x_pos[7]_i_5_n_1
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.382 r  my_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.382    my_MouseCtl/x_pos_reg[7]_i_2_n_1
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.601 f  my_MouseCtl/gtOp_carry__0_i_1/O[0]
                         net (fo=3, routed)           1.023     2.624    my_MouseCtl/plusOp6[8]
    SLICE_X40Y42         LUT2 (Prop_lut2_I0_O)        0.295     2.919 r  my_MouseCtl/gtOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.919    my_MouseCtl/gtOp_carry__0_i_4_n_1
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.376 r  my_MouseCtl/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          1.042     4.418    my_MouseCtl/gtOp
    SLICE_X41Y41         LUT5 (Prop_lut5_I3_O)        0.329     4.747 r  my_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     4.747    my_MouseCtl/x_pos[7]_i_1_n_1
    SLICE_X41Y41         FDRE                                         r  my_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.446     8.451    my_MouseCtl/clk100Mhz
    SLICE_X41Y41         FDRE                                         r  my_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.564     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)        0.032     8.972    my_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  4.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/err_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.740%)  route 0.294ns (61.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X28Y52         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=9, routed)           0.294    -0.184    my_MouseCtl/Inst_Ps2Interface/ps2_data_s
    SLICE_X32Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.139 r  my_MouseCtl/Inst_Ps2Interface/err_i_1/O
                         net (fo=1, routed)           0.000    -0.139    my_MouseCtl/Inst_Ps2Interface/err_i_1_n_1
    SLICE_X32Y45         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.832    -0.858    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X32Y45         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/err_reg/C
                         clock pessimism              0.508    -0.349    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.091    -0.258    my_MouseCtl/Inst_Ps2Interface/err_reg
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 my_MouseCtl/left_down_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/left_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.172%)  route 0.326ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X33Y41         FDRE                                         r  my_MouseCtl/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/left_down_reg/Q
                         net (fo=1, routed)           0.326    -0.152    my_MouseCtl/left_down_reg_n_1
    SLICE_X39Y41         FDRE                                         r  my_MouseCtl/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.831    -0.859    my_MouseCtl/clk100Mhz
    SLICE_X39Y41         FDRE                                         r  my_MouseCtl/left_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.059    -0.296    my_MouseCtl/left_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_MouseCtl/tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.563    -0.618    my_MouseCtl/clk100Mhz
    SLICE_X31Y43         FDRE                                         r  my_MouseCtl/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_MouseCtl/tx_data_reg[7]/Q
                         net (fo=2, routed)           0.101    -0.376    my_MouseCtl/Inst_Ps2Interface/Q[7]
    SLICE_X30Y43         LUT5 (Prop_lut5_I2_O)        0.045    -0.331 r  my_MouseCtl/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.331    my_MouseCtl/Inst_Ps2Interface/tx_parity_i_1_n_1
    SLICE_X30Y43         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.832    -0.858    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X30Y43         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism              0.252    -0.605    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.484    my_MouseCtl/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.835%)  route 0.333ns (64.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X31Y42         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=7, routed)           0.333    -0.145    my_MouseCtl/Inst_Ps2Interface/rx_data_reg_n_1_[3]
    SLICE_X36Y41         LUT2 (Prop_lut2_I0_O)        0.045    -0.100 r  my_MouseCtl/Inst_Ps2Interface/x_inc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    my_MouseCtl/x_inc[3]
    SLICE_X36Y41         FDRE                                         r  my_MouseCtl/x_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.831    -0.859    my_MouseCtl/clk100Mhz
    SLICE_X36Y41         FDRE                                         r  my_MouseCtl/x_inc_reg[3]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.092    -0.263    my_MouseCtl/x_inc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.564    -0.617    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X29Y48         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[2]/Q
                         net (fo=7, routed)           0.083    -0.394    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg__0[2]
    SLICE_X28Y48         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    my_MouseCtl/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X28Y48         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.834    -0.856    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X28Y48         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.092    -0.512    my_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.415%)  route 0.138ns (42.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.563    -0.618    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X29Y43         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[5]/Q
                         net (fo=3, routed)           0.138    -0.339    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[4]
    SLICE_X30Y43         LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  my_MouseCtl/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000    -0.294    my_MouseCtl/Inst_Ps2Interface/rx_parity_i_1_n_1
    SLICE_X30Y43         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.832    -0.858    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X30Y43         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism              0.274    -0.583    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.121    -0.462    my_MouseCtl/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_MouseCtl/FSM_sequential_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/x_new_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.809%)  route 0.330ns (61.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X34Y46         FDRE                                         r  my_MouseCtl/FSM_sequential_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.455 f  my_MouseCtl/FSM_sequential_state_reg[5]/Q
                         net (fo=24, routed)          0.330    -0.126    my_MouseCtl/Inst_Ps2Interface/out[5]
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.045    -0.081 r  my_MouseCtl/Inst_Ps2Interface/x_new_i_1/O
                         net (fo=1, routed)           0.000    -0.081    my_MouseCtl/x_new
    SLICE_X37Y44         FDRE                                         r  my_MouseCtl/x_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.832    -0.858    my_MouseCtl/clk100Mhz
    SLICE_X37Y44         FDRE                                         r  my_MouseCtl/x_new_reg/C
                         clock pessimism              0.503    -0.354    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091    -0.263    my_MouseCtl/x_new_reg
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/frame_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.114%)  route 0.160ns (45.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.563    -0.618    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X29Y43         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  my_MouseCtl/Inst_Ps2Interface/frame_reg[5]/Q
                         net (fo=3, routed)           0.160    -0.317    my_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[4]
    SLICE_X30Y42         LUT3 (Prop_lut3_I2_O)        0.048    -0.269 r  my_MouseCtl/Inst_Ps2Interface/frame[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    my_MouseCtl/Inst_Ps2Interface/p_1_in[4]
    SLICE_X30Y42         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.831    -0.859    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X30Y42         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.131    -0.453    my_MouseCtl/Inst_Ps2Interface/frame_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.636%)  route 0.388ns (73.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.561    -0.620    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X28Y54         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.388    -0.091    my_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X28Y49         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.834    -0.856    my_MouseCtl/Inst_Ps2Interface/clk100Mhz
    SLICE_X28Y49         FDRE                                         r  my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism              0.508    -0.347    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.070    -0.277    my_MouseCtl/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 my_MouseCtl/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MouseCtl/xpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.638%)  route 0.137ns (49.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X41Y41         FDRE                                         r  my_MouseCtl/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/x_pos_reg[6]/Q
                         net (fo=5, routed)           0.137    -0.341    my_MouseCtl/x_pos[6]
    SLICE_X40Y39         FDRE                                         r  my_MouseCtl/xpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.831    -0.859    my_MouseCtl/clk100Mhz
    SLICE_X40Y39         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
                         clock pessimism              0.254    -0.604    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070    -0.534    my_MouseCtl/xpos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100Mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    my_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y44     my_MouseCtl/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y44     my_MouseCtl/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y44     my_MouseCtl/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y43     my_MouseCtl/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y43     my_MouseCtl/FSM_sequential_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     my_MouseCtl/FSM_sequential_state_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y47     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y46     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y44     my_MouseCtl/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y43     my_MouseCtl/FSM_sequential_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     my_MouseCtl/FSM_sequential_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     my_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y47     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y45     my_MouseCtl/Inst_Ps2Interface/FSM_sequential_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y44     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y44     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y45     my_MouseCtl/Inst_Ps2Interface/bit_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk65Mhz_clk_wiz_0
  To Clock:  clk65Mhz_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.080ns,  Total Violation      -94.085ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.080ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.300ns  (logic 14.689ns (63.043%)  route 8.611ns (36.957%))
  Logic Levels:           31  (CARRY4=21 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 13.836 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.509    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_n_1
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.832 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1/O[1]
                         net (fo=1, routed)           0.291    22.123    my_draw_rect_ctl/ypos_tmp_nxt0[9]
    SLICE_X15Y37         LUT5 (Prop_lut5_I3_O)        0.306    22.429 r  my_draw_rect_ctl/ypos_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000    22.429    my_draw_rect_ctl/ypos_tmp[9]_i_1_n_1
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.446    13.836    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[9]/C
                         clock pessimism              0.564    14.399    
                         clock uncertainty           -0.079    14.320    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.029    14.349    my_draw_rect_ctl/ypos_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                         -22.429    
  -------------------------------------------------------------------
                         slack                                 -8.080    

Slack (VIOLATED) :        -8.067ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.289ns  (logic 14.682ns (63.044%)  route 8.607ns (36.956%))
  Logic Levels:           31  (CARRY4=21 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 13.836 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.509    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_n_1
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.824 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1/O[3]
                         net (fo=1, routed)           0.287    22.111    my_draw_rect_ctl/ypos_tmp_nxt0[11]
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.307    22.418 r  my_draw_rect_ctl/ypos_tmp[11]_i_2/O
                         net (fo=1, routed)           0.000    22.418    my_draw_rect_ctl/ypos_tmp[11]_i_2_n_1
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.446    13.836    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[11]/C
                         clock pessimism              0.564    14.399    
                         clock uncertainty           -0.079    14.320    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.031    14.351    my_draw_rect_ctl/ypos_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -22.418    
  -------------------------------------------------------------------
                         slack                                 -8.067    

Slack (VIOLATED) :        -7.985ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.206ns  (logic 14.600ns (62.914%)  route 8.606ns (37.086%))
  Logic Levels:           31  (CARRY4=21 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 13.836 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.509    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_n_1
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.748 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1/O[2]
                         net (fo=1, routed)           0.287    22.034    my_draw_rect_ctl/ypos_tmp_nxt0[10]
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.301    22.335 r  my_draw_rect_ctl/ypos_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000    22.335    my_draw_rect_ctl/ypos_tmp[10]_i_1_n_1
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.446    13.836    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[10]/C
                         clock pessimism              0.564    14.399    
                         clock uncertainty           -0.079    14.320    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.031    14.351    my_draw_rect_ctl/ypos_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                 -7.985    

Slack (VIOLATED) :        -7.964ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.183ns  (logic 14.572ns (62.856%)  route 8.611ns (37.144%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 13.835 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.715 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/O[1]
                         net (fo=1, routed)           0.291    22.006    my_draw_rect_ctl/ypos_tmp_nxt0[5]
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.306    22.312 r  my_draw_rect_ctl/ypos_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000    22.312    my_draw_rect_ctl/ypos_tmp[5]_i_1_n_1
    SLICE_X15Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    13.835    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[5]/C
                         clock pessimism              0.564    14.398    
                         clock uncertainty           -0.079    14.319    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.029    14.348    my_draw_rect_ctl/ypos_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         14.348    
                         arrival time                         -22.312    
  -------------------------------------------------------------------
                         slack                                 -7.964    

Slack (VIOLATED) :        -7.963ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.185ns  (logic 14.574ns (62.858%)  route 8.611ns (37.142%))
  Logic Levels:           31  (CARRY4=21 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 13.836 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.509 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.509    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_n_1
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.728 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1/O[0]
                         net (fo=1, routed)           0.292    22.019    my_draw_rect_ctl/ypos_tmp_nxt0[8]
    SLICE_X15Y37         LUT5 (Prop_lut5_I4_O)        0.295    22.314 r  my_draw_rect_ctl/ypos_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000    22.314    my_draw_rect_ctl/ypos_tmp[8]_i_1_n_1
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.446    13.836    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[8]/C
                         clock pessimism              0.564    14.399    
                         clock uncertainty           -0.079    14.320    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.032    14.352    my_draw_rect_ctl/ypos_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -22.314    
  -------------------------------------------------------------------
                         slack                                 -7.963    

Slack (VIOLATED) :        -7.951ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.172ns  (logic 14.565ns (62.857%)  route 8.607ns (37.143%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 13.835 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.707 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/O[3]
                         net (fo=1, routed)           0.287    21.994    my_draw_rect_ctl/ypos_tmp_nxt0[7]
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.307    22.301 r  my_draw_rect_ctl/ypos_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000    22.301    my_draw_rect_ctl/ypos_tmp[7]_i_1_n_1
    SLICE_X15Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    13.835    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[7]/C
                         clock pessimism              0.564    14.398    
                         clock uncertainty           -0.079    14.319    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.031    14.350    my_draw_rect_ctl/ypos_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -22.301    
  -------------------------------------------------------------------
                         slack                                 -7.951    

Slack (VIOLATED) :        -7.852ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.075ns  (logic 14.457ns (62.653%)  route 8.618ns (37.347%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 13.837 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.611 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/O[0]
                         net (fo=1, routed)           0.298    21.909    my_draw_rect_ctl/ypos_tmp_nxt0[4]
    SLICE_X13Y38         LUT5 (Prop_lut5_I3_O)        0.295    22.204 r  my_draw_rect_ctl/ypos_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000    22.204    my_draw_rect_ctl/ypos_tmp[4]_i_1_n_1
    SLICE_X13Y38         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.447    13.837    my_draw_rect_ctl/clk65Mhz
    SLICE_X13Y38         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[4]/C
                         clock pessimism              0.564    14.400    
                         clock uncertainty           -0.079    14.321    
    SLICE_X13Y38         FDRE (Setup_fdre_C_D)        0.031    14.352    my_draw_rect_ctl/ypos_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -22.204    
  -------------------------------------------------------------------
                         slack                                 -7.852    

Slack (VIOLATED) :        -7.833ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.101ns  (logic 14.483ns (62.693%)  route 8.618ns (37.307%))
  Logic Levels:           30  (CARRY4=20 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 13.835 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.392 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000    21.392    my_draw_rect_ctl/ypos_tmp_nxt0_carry_n_1
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.631 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0/O[2]
                         net (fo=1, routed)           0.299    21.929    my_draw_rect_ctl/ypos_tmp_nxt0[6]
    SLICE_X14Y36         LUT5 (Prop_lut5_I4_O)        0.301    22.230 r  my_draw_rect_ctl/ypos_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000    22.230    my_draw_rect_ctl/ypos_tmp[6]_i_1_n_1
    SLICE_X14Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    13.835    my_draw_rect_ctl/clk65Mhz
    SLICE_X14Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[6]/C
                         clock pessimism              0.564    14.398    
                         clock uncertainty           -0.079    14.319    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)        0.079    14.398    my_draw_rect_ctl/ypos_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -22.230    
  -------------------------------------------------------------------
                         slack                                 -7.833    

Slack (VIOLATED) :        -7.756ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.977ns  (logic 14.360ns (62.497%)  route 8.617ns (37.503%))
  Logic Levels:           29  (CARRY4=19 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 13.835 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.091    20.735    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.859 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3/O
                         net (fo=1, routed)           0.000    20.859    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_3_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.502 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/O[3]
                         net (fo=1, routed)           0.297    21.799    my_draw_rect_ctl/ypos_tmp_nxt0[3]
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.307    22.106 r  my_draw_rect_ctl/ypos_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000    22.106    my_draw_rect_ctl/ypos_tmp[3]_i_1_n_1
    SLICE_X15Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    13.835    my_draw_rect_ctl/clk65Mhz
    SLICE_X15Y36         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[3]/C
                         clock pessimism              0.564    14.398    
                         clock uncertainty           -0.079    14.319    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)        0.031    14.350    my_draw_rect_ctl/ypos_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                         -22.106    
  -------------------------------------------------------------------
                         slack                                 -7.756    

Slack (VIOLATED) :        -7.650ns  (required time - arrival time)
  Source:                 my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_ctl/ypos_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk65Mhz_clk_wiz_0 rise@15.385ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.922ns  (logic 14.143ns (61.700%)  route 8.779ns (38.300%))
  Logic Levels:           29  (CARRY4=19 DSP48E1=1 LUT2=2 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 13.836 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.641    -0.871    my_draw_rect_ctl/clk65Mhz
    DSP48_X0Y10          DSP48E1                                      r  my_draw_rect_ctl/ypos_tmp_nxt3__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.335 r  my_draw_rect_ctl/ypos_tmp_nxt3__1/PCOUT[47]
                         net (fo=1, routed)           0.002     3.337    my_draw_rect_ctl/ypos_tmp_nxt3__1_n_107
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     4.855 r  my_draw_rect_ctl/ypos_tmp_nxt3__2/P[0]
                         net (fo=2, routed)           0.810     5.665    my_draw_rect_ctl/ypos_tmp_nxt3__2_n_106
    SLICE_X13Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.789 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3/O
                         net (fo=1, routed)           0.000     5.789    my_draw_rect_ctl/ypos_tmp_nxt3_carry_i_3_n_1
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.429 r  my_draw_rect_ctl/ypos_tmp_nxt3_carry/O[3]
                         net (fo=3, routed)           0.642     7.071    my_draw_rect_ctl/ypos_tmp_nxt3_carry_n_5
    SLICE_X14Y29         LUT2 (Prop_lut2_I0_O)        0.306     7.377 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3/O
                         net (fo=1, routed)           0.000     7.377    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_i_3_n_1
    SLICE_X14Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.910 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.910    my_draw_rect_ctl/ypos_tmp_nxt2_carry__3_n_1
    SLICE_X14Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.129 r  my_draw_rect_ctl/ypos_tmp_nxt2_carry__4/O[0]
                         net (fo=33, routed)          0.604     8.733    my_draw_rect_ctl/ypos_tmp_nxt2[22]
    SLICE_X13Y24         LUT3 (Prop_lut3_I1_O)        0.295     9.028 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518/O
                         net (fo=1, routed)           0.691     9.719    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_518_n_1
    SLICE_X12Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.269 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422/CO[3]
                         net (fo=1, routed)           0.000    10.269    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_422_n_1
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.488 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303/O[0]
                         net (fo=3, routed)           0.738    11.226    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_303_n_8
    SLICE_X13Y23         LUT3 (Prop_lut3_I1_O)        0.295    11.521 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201/O
                         net (fo=1, routed)           0.671    12.192    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_201_n_1
    SLICE_X11Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.718 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.718    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_98_n_1
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.940 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57/O[0]
                         net (fo=3, routed)           0.540    13.480    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_57_n_8
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.299    13.779 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47/O
                         net (fo=1, routed)           0.568    14.348    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_47_n_1
    SLICE_X9Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.746 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.746    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_16_n_1
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.860 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.860    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_7_n_1
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.974 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    14.974    my_draw_rect_ctl/ypos_tmp_nxt0_carry__0_i_6_n_1
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.088 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.088    my_draw_rect_ctl/ypos_tmp_nxt0_carry__1_i_6_n_1
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.310 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238/O[0]
                         net (fo=9, routed)           0.816    16.126    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_238_n_8
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.299    16.425 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354/O
                         net (fo=1, routed)           0.474    16.899    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_354_n_1
    SLICE_X6Y30          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.449 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229/CO[3]
                         net (fo=1, routed)           0.000    17.449    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_229_n_1
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.566 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157/CO[3]
                         net (fo=1, routed)           0.000    17.566    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_157_n_1
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.683 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.683    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_69_n_1
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.800 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.800    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_34_n_1
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.115 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10/O[3]
                         net (fo=3, routed)           0.673    18.787    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_10_n_5
    SLICE_X7Y34          LUT4 (Prop_lut4_I1_O)        0.307    19.094 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32/O
                         net (fo=1, routed)           0.000    19.094    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_32_n_1
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.644 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8/CO[3]
                         net (fo=12, routed)          1.094    20.738    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_8_n_1
    SLICE_X12Y35         LUT6 (Prop_lut6_I5_O)        0.124    20.862 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_4/O
                         net (fo=1, routed)           0.000    20.862    my_draw_rect_ctl/ypos_tmp_nxt0_carry_i_4_n_1
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    21.289 r  my_draw_rect_ctl/ypos_tmp_nxt0_carry/O[1]
                         net (fo=1, routed)           0.456    21.745    my_draw_rect_ctl/ypos_tmp_nxt0[1]
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.306    22.051 r  my_draw_rect_ctl/ypos_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000    22.051    my_draw_rect_ctl/ypos_tmp[1]_i_1_n_1
    SLICE_X14Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.446    13.836    my_draw_rect_ctl/clk65Mhz
    SLICE_X14Y37         FDRE                                         r  my_draw_rect_ctl/ypos_tmp_reg[1]/C
                         clock pessimism              0.564    14.399    
                         clock uncertainty           -0.079    14.320    
    SLICE_X14Y37         FDRE (Setup_fdre_C_D)        0.081    14.401    my_draw_rect_ctl/ypos_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                 -7.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_draw_react/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_char/my_delay_h_v/del_mem_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.351%)  route 0.236ns (62.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.555    -0.626    my_draw_react/clk65Mhz
    SLICE_X43Y30         FDRE                                         r  my_draw_react/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  my_draw_react/vsync_out_reg/Q
                         net (fo=1, routed)           0.236    -0.249    my_draw_rect_char/my_delay_h_v/hsync_out_reg[23]
    SLICE_X30Y29         FDCE                                         r  my_draw_rect_char/my_delay_h_v/del_mem_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.821    -0.869    my_draw_rect_char/my_delay_h_v/clk65Mhz
    SLICE_X30Y29         FDCE                                         r  my_draw_rect_char/my_delay_h_v/del_mem_reg[0][24]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X30Y29         FDCE (Hold_fdce_C_D)         0.059    -0.306    my_draw_rect_char/my_delay_h_v/del_mem_reg[0][24]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 my_draw_react/pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.889%)  route 0.160ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.564    -0.617    my_draw_react/clk65Mhz
    SLICE_X48Y39         FDRE                                         r  my_draw_react/pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_draw_react/pixel_addr_reg[0]/Q
                         net (fo=2, routed)           0.160    -0.317    my_image_rom/sel[0]
    RAMB36_X1Y7          RAMB36E1                                     r  my_image_rom/rgb_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.876    -0.813    my_image_rom/clk65Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.376    my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_draw_react/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_char/my_delay_h_v/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.898%)  route 0.252ns (64.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.559    -0.622    my_draw_react/clk65Mhz
    SLICE_X36Y35         FDRE                                         r  my_draw_react/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_draw_react/vcount_out_reg[1]/Q
                         net (fo=2, routed)           0.252    -0.230    my_draw_rect_char/my_delay_h_v/hsync_out_reg[2]
    SLICE_X31Y36         FDCE                                         r  my_draw_rect_char/my_delay_h_v/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.827    -0.863    my_draw_rect_char/my_delay_h_v/clk65Mhz
    SLICE_X31Y36         FDCE                                         r  my_draw_rect_char/my_delay_h_v/del_mem_reg[0][3]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X31Y36         FDCE (Hold_fdce_C_D)         0.070    -0.289    my_draw_rect_char/my_delay_h_v/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_draw_react/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_rect_char/my_delay_h_v/del_mem_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.843%)  route 0.252ns (64.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.555    -0.626    my_draw_react/clk65Mhz
    SLICE_X43Y30         FDRE                                         r  my_draw_react/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  my_draw_react/hsync_out_reg/Q
                         net (fo=1, routed)           0.252    -0.233    my_draw_rect_char/my_delay_h_v/hsync_out_reg[24]
    SLICE_X32Y30         FDCE                                         r  my_draw_rect_char/my_delay_h_v/del_mem_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.822    -0.868    my_draw_rect_char/my_delay_h_v/clk65Mhz
    SLICE_X32Y30         FDCE                                         r  my_draw_rect_char/my_delay_h_v/del_mem_reg[0][25]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X32Y30         FDCE (Hold_fdce_C_D)         0.070    -0.294    my_draw_rect_char/my_delay_h_v/del_mem_reg[0][25]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_draw_rect_ctl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_react/y_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.464%)  route 0.194ns (43.536%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.560    -0.621    my_draw_rect_ctl/clk65Mhz
    SLICE_X29Y37         FDRE                                         r  my_draw_rect_ctl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_draw_rect_ctl/ypos_reg[5]/Q
                         net (fo=5, routed)           0.194    -0.287    my_draw_react/my_dff_image_2/ypos_ctl[5]
    SLICE_X39Y37         LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  my_draw_react/my_dff_image_2/y_addr0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.242    my_draw_react/my_dff_image_2_n_78
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.177 r  my_draw_react/y_addr0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.177    my_draw_react/y_addr00_out[5]
    SLICE_X39Y37         FDRE                                         r  my_draw_react/y_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.828    -0.862    my_draw_react/clk65Mhz
    SLICE_X39Y37         FDRE                                         r  my_draw_react/y_addr_reg[5]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.105    -0.253    my_draw_react/y_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 my_draw_rect_ctl/ypos_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_draw_react/y_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.251ns (56.464%)  route 0.194ns (43.536%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.559    -0.622    my_draw_rect_ctl/clk65Mhz
    SLICE_X29Y36         FDSE                                         r  my_draw_rect_ctl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDSE (Prop_fdse_C_Q)         0.141    -0.481 r  my_draw_rect_ctl/ypos_reg[1]/Q
                         net (fo=5, routed)           0.194    -0.288    my_draw_react/my_dff_image_2/ypos_ctl[1]
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  my_draw_react/my_dff_image_2/y_addr0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.243    my_draw_react/my_dff_image_2_n_82
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.178 r  my_draw_react/y_addr0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.178    my_draw_react/y_addr00_out[1]
    SLICE_X39Y36         FDRE                                         r  my_draw_react/y_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.827    -0.863    my_draw_react/clk65Mhz
    SLICE_X39Y36         FDRE                                         r  my_draw_react/y_addr_reg[1]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X39Y36         FDRE (Hold_fdre_C_D)         0.105    -0.254    my_draw_react/y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 my_draw_react/pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.470%)  route 0.216ns (60.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.564    -0.617    my_draw_react/clk65Mhz
    SLICE_X48Y39         FDRE                                         r  my_draw_react/pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_draw_react/pixel_addr_reg[5]/Q
                         net (fo=2, routed)           0.216    -0.260    my_image_rom/sel[5]
    RAMB18_X1Y16         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.878    -0.811    my_image_rom/clk65Mhz
    RAMB18_X1Y16         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.374    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 my_draw_react/pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.076%)  route 0.220ns (60.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.565    -0.616    my_draw_react/clk65Mhz
    SLICE_X48Y40         FDRE                                         r  my_draw_react/pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  my_draw_react/pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.220    -0.256    my_image_rom/sel[4]
    RAMB18_X1Y16         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.878    -0.811    my_image_rom/clk65Mhz
    RAMB18_X1Y16         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.374    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 my_draw_react/pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.909%)  route 0.221ns (61.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.564    -0.617    my_draw_react/clk65Mhz
    SLICE_X48Y39         FDRE                                         r  my_draw_react/pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  my_draw_react/pixel_addr_reg[1]/Q
                         net (fo=2, routed)           0.221    -0.255    my_image_rom/sel[1]
    RAMB18_X1Y16         RAMB18E1                                     r  my_image_rom/rgb_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.878    -0.811    my_image_rom/clk65Mhz
    RAMB18_X1Y16         RAMB18E1                                     r  my_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.557    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.374    my_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 my_draw_react/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_image_rom/rgb_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk65Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.813%)  route 0.222ns (61.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.562    -0.619    my_draw_react/clk65Mhz
    SLICE_X48Y36         FDRE                                         r  my_draw_react/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_draw_react/pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.222    -0.256    my_image_rom/sel[7]
    RAMB36_X1Y7          RAMB36E1                                     r  my_image_rom/rgb_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.876    -0.813    my_image_rom/clk65Mhz
    RAMB36_X1Y7          RAMB36E1                                     r  my_image_rom/rgb_reg_0/CLKARDCLK
                         clock pessimism              0.254    -0.559    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.376    my_image_rom/rgb_reg_0
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk65Mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y14     my_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y7      my_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y16     my_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    my_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y36     my_draw_rect_ctl/ypos_tmp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y37     my_draw_rect_ctl/ypos_tmp_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X15Y37     my_draw_rect_ctl/ypos_tmp_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X14Y37     my_draw_rect_ctl/ypos_tmp_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/hsync_out_reg_srl3___my_draw_react_my_dff_image_1_hsync_out_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/hsync_out_reg_srl3___my_draw_react_my_dff_image_1_hsync_out_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y30     my_timing/hsync_reg_r/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y30     my_draw_background/hsync_out_reg_r/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y30     my_draw_react/hsync_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y30     my_draw_react/my_dff_image_1/hsync_out_reg_r/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y30     my_draw_react/my_dff_image_2/hsync_out_reg_my_draw_react_my_dff_image_2_hsync_out_reg_r/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X43Y30     my_draw_react/my_dff_image_2/hsync_out_reg_r/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/hsync_out_reg_srl3___my_draw_react_my_dff_image_1_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/hsync_out_reg_srl3___my_draw_react_my_dff_image_1_hsync_out_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y30     my_draw_react/my_dff_image_1/vsync_out_reg_srl2___my_draw_background_hsync_out_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y36     my_draw_rect_ctl/ypos_tmp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X14Y36     my_draw_rect_ctl/ypos_tmp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y37     my_draw_rect_ctl/ypos_tmp_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y37     my_draw_rect_ctl/ypos_tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y37     my_draw_rect_ctl/ypos_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X15Y37     my_draw_rect_ctl/ypos_tmp_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    my_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  my_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz_clk_wiz_0
  To Clock:  clk65Mhz_clk_wiz_0

Setup :           25  Failing Endpoints,  Worst Slack       -1.635ns,  Total Violation      -38.882ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.635ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.894ns  (logic 0.518ns (27.347%)  route 1.376ns (72.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 29.217 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 29.051 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.563    29.051    my_MouseCtl/clk100Mhz
    SLICE_X30Y39         FDRE                                         r  my_MouseCtl/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518    29.569 r  my_MouseCtl/ypos_reg[11]/Q
                         net (fo=1, routed)           1.376    30.946    my_dff/ypos_reg[11][11]
    SLICE_X31Y39         FDRE                                         r  my_dff/ypos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.443    29.217    my_dff/clk65Mhz
    SLICE_X31Y39         FDRE                                         r  my_dff/ypos_out_reg[11]/C
                         clock pessimism              0.398    29.615    
                         clock uncertainty           -0.199    29.416    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.105    29.311    my_dff/ypos_out_reg[11]
  -------------------------------------------------------------------
                         required time                         29.311    
                         arrival time                         -30.946    
  -------------------------------------------------------------------
                         slack                                 -1.635    

Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.876ns  (logic 0.456ns (24.308%)  route 1.420ns (75.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 29.214 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 29.048 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.560    29.048    my_MouseCtl/clk100Mhz
    SLICE_X32Y36         FDRE                                         r  my_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    29.504 r  my_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           1.420    30.924    my_dff/ypos_reg[11][10]
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.440    29.214    my_dff/clk65Mhz
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[10]/C
                         clock pessimism              0.398    29.612    
                         clock uncertainty           -0.199    29.413    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.105    29.308    my_dff/ypos_out_reg[10]
  -------------------------------------------------------------------
                         required time                         29.308    
                         arrival time                         -30.924    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.875ns  (logic 0.518ns (27.625%)  route 1.357ns (72.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 29.217 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 29.051 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.563    29.051    my_MouseCtl/clk100Mhz
    SLICE_X30Y39         FDRE                                         r  my_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518    29.569 r  my_MouseCtl/ypos_reg[9]/Q
                         net (fo=1, routed)           1.357    30.927    my_dff/ypos_reg[11][9]
    SLICE_X31Y39         FDRE                                         r  my_dff/ypos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.443    29.217    my_dff/clk65Mhz
    SLICE_X31Y39         FDRE                                         r  my_dff/ypos_out_reg[9]/C
                         clock pessimism              0.398    29.615    
                         clock uncertainty           -0.199    29.416    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)       -0.105    29.311    my_dff/ypos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         29.311    
                         arrival time                         -30.927    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.538%)  route 1.402ns (75.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 29.219 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    29.052    my_MouseCtl/clk100Mhz
    SLICE_X40Y39         FDRE                                         r  my_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  my_MouseCtl/xpos_reg[6]/Q
                         net (fo=1, routed)           1.402    30.911    my_dff/xpos_reg[11]_0[6]
    SLICE_X41Y39         FDRE                                         r  my_dff/xpos_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    29.219    my_dff/clk65Mhz
    SLICE_X41Y39         FDRE                                         r  my_dff/xpos_out_reg[6]/C
                         clock pessimism              0.398    29.617    
                         clock uncertainty           -0.199    29.418    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.109    29.309    my_dff/xpos_out_reg[6]
  -------------------------------------------------------------------
                         required time                         29.309    
                         arrival time                         -30.911    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (VIOLATED) :        -1.592ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.856ns  (logic 0.456ns (24.569%)  route 1.400ns (75.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 29.219 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    29.052    my_MouseCtl/clk100Mhz
    SLICE_X40Y39         FDRE                                         r  my_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  my_MouseCtl/xpos_reg[9]/Q
                         net (fo=1, routed)           1.400    30.908    my_dff/xpos_reg[11]_0[9]
    SLICE_X41Y39         FDRE                                         r  my_dff/xpos_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    29.219    my_dff/clk65Mhz
    SLICE_X41Y39         FDRE                                         r  my_dff/xpos_out_reg[9]/C
                         clock pessimism              0.398    29.617    
                         clock uncertainty           -0.199    29.418    
    SLICE_X41Y39         FDRE (Setup_fdre_C_D)       -0.102    29.316    my_dff/xpos_out_reg[9]
  -------------------------------------------------------------------
                         required time                         29.316    
                         arrival time                         -30.908    
  -------------------------------------------------------------------
                         slack                                 -1.592    

Slack (VIOLATED) :        -1.591ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.853ns  (logic 0.456ns (24.613%)  route 1.397ns (75.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 29.220 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    29.052    my_MouseCtl/clk100Mhz
    SLICE_X39Y41         FDRE                                         r  my_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  my_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           1.397    30.905    my_dff/xpos_reg[11]_0[0]
    SLICE_X40Y41         FDRE                                         r  my_dff/xpos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.446    29.220    my_dff/clk65Mhz
    SLICE_X40Y41         FDRE                                         r  my_dff/xpos_out_reg[0]/C
                         clock pessimism              0.398    29.618    
                         clock uncertainty           -0.199    29.419    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)       -0.105    29.314    my_dff/xpos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         29.314    
                         arrival time                         -30.905    
  -------------------------------------------------------------------
                         slack                                 -1.591    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.678%)  route 1.392ns (75.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 29.214 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 29.048 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.560    29.048    my_MouseCtl/clk100Mhz
    SLICE_X32Y36         FDRE                                         r  my_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    29.504 r  my_MouseCtl/ypos_reg[1]/Q
                         net (fo=1, routed)           1.392    30.896    my_dff/ypos_reg[11][1]
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.440    29.214    my_dff/clk65Mhz
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[1]/C
                         clock pessimism              0.398    29.612    
                         clock uncertainty           -0.199    29.413    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.105    29.308    my_dff/ypos_out_reg[1]
  -------------------------------------------------------------------
                         required time                         29.308    
                         arrival time                         -30.896    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 my_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.851ns  (logic 0.456ns (24.634%)  route 1.395ns (75.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 29.219 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.564    29.052    my_MouseCtl/clk100Mhz
    SLICE_X41Y40         FDRE                                         r  my_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  my_MouseCtl/xpos_reg[8]/Q
                         net (fo=1, routed)           1.395    30.904    my_dff/xpos_reg[11]_0[8]
    SLICE_X40Y40         FDRE                                         r  my_dff/xpos_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.445    29.219    my_dff/clk65Mhz
    SLICE_X40Y40         FDRE                                         r  my_dff/xpos_out_reg[8]/C
                         clock pessimism              0.398    29.617    
                         clock uncertainty           -0.199    29.418    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)       -0.102    29.316    my_dff/xpos_out_reg[8]
  -------------------------------------------------------------------
                         required time                         29.316    
                         arrival time                         -30.904    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.849ns  (logic 0.456ns (24.662%)  route 1.393ns (75.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 29.214 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.952ns = ( 29.048 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.560    29.048    my_MouseCtl/clk100Mhz
    SLICE_X32Y36         FDRE                                         r  my_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456    29.504 r  my_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           1.393    30.897    my_dff/ypos_reg[11][5]
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.440    29.214    my_dff/clk65Mhz
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[5]/C
                         clock pessimism              0.398    29.612    
                         clock uncertainty           -0.199    29.413    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)       -0.101    29.312    my_dff/ypos_out_reg[5]
  -------------------------------------------------------------------
                         required time                         29.312    
                         arrival time                         -30.897    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk65Mhz_clk_wiz_0 rise@30.769ns - clk100Mhz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.843ns  (logic 0.456ns (24.745%)  route 1.387ns (75.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 29.216 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.949ns = ( 29.051 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         1.563    29.051    my_MouseCtl/clk100Mhz
    SLICE_X32Y39         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    29.507 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           1.387    30.894    my_dff/ypos_reg[11][0]
    SLICE_X32Y38         FDRE                                         r  my_dff/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.319    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    26.102 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    27.683    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.774 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         1.442    29.216    my_dff/clk65Mhz
    SLICE_X32Y38         FDRE                                         r  my_dff/ypos_out_reg[0]/C
                         clock pessimism              0.398    29.614    
                         clock uncertainty           -0.199    29.415    
    SLICE_X32Y38         FDRE (Setup_fdre_C_D)       -0.105    29.310    my_dff/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                         29.310    
                         arrival time                         -30.894    
  -------------------------------------------------------------------
                         slack                                 -1.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.141ns (22.550%)  route 0.484ns (77.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.559    -0.622    my_MouseCtl/clk100Mhz
    SLICE_X32Y36         FDRE                                         r  my_MouseCtl/ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_MouseCtl/ypos_reg[2]/Q
                         net (fo=1, routed)           0.484     0.003    my_dff/ypos_reg[11][2]
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.827    -0.863    my_dff/clk65Mhz
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[2]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.199    -0.108    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.059    -0.049    my_dff/ypos_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.458%)  route 0.487ns (77.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X41Y40         FDRE                                         r  my_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/xpos_reg[7]/Q
                         net (fo=1, routed)           0.487     0.008    my_dff/xpos_reg[11]_0[7]
    SLICE_X40Y40         FDRE                                         r  my_dff/xpos_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.832    -0.858    my_dff/clk65Mhz
    SLICE_X40Y40         FDRE                                         r  my_dff/xpos_out_reg[7]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.199    -0.103    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.058    -0.045    my_dff/xpos_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.008    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.141ns (22.432%)  route 0.488ns (77.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.560    -0.621    my_MouseCtl/clk100Mhz
    SLICE_X35Y38         FDRE                                         r  my_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  my_MouseCtl/ypos_reg[3]/Q
                         net (fo=1, routed)           0.488     0.007    my_dff/ypos_reg[11][3]
    SLICE_X34Y38         FDRE                                         r  my_dff/ypos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.829    -0.861    my_dff/clk65Mhz
    SLICE_X34Y38         FDRE                                         r  my_dff/ypos_out_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.199    -0.106    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.059    -0.047    my_dff/ypos_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.185%)  route 0.495ns (77.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.561    -0.620    my_MouseCtl/clk100Mhz
    SLICE_X33Y38         FDRE                                         r  my_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           0.495     0.015    my_dff/ypos_reg[11][4]
    SLICE_X32Y38         FDRE                                         r  my_dff/ypos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.830    -0.860    my_dff/clk65Mhz
    SLICE_X32Y38         FDRE                                         r  my_dff/ypos_out_reg[4]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.199    -0.105    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.061    -0.044    my_dff/ypos_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.244%)  route 0.523ns (78.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X39Y41         FDRE                                         r  my_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/xpos_reg[3]/Q
                         net (fo=1, routed)           0.523     0.044    my_dff/xpos_reg[11]_0[3]
    SLICE_X38Y41         FDRE                                         r  my_dff/xpos_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.831    -0.859    my_dff/clk65Mhz
    SLICE_X38Y41         FDRE                                         r  my_dff/xpos_out_reg[3]/C
                         clock pessimism              0.555    -0.304    
                         clock uncertainty            0.199    -0.104    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.089    -0.015    my_dff/xpos_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.164ns (25.821%)  route 0.471ns (74.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X42Y40         FDRE                                         r  my_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  my_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.471     0.016    my_dff/xpos_reg[11]_0[4]
    SLICE_X43Y40         FDRE                                         r  my_dff/xpos_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.832    -0.858    my_dff/clk65Mhz
    SLICE_X43Y40         FDRE                                         r  my_dff/xpos_out_reg[4]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.199    -0.103    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.059    -0.044    my_dff/xpos_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.933%)  route 0.502ns (78.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X41Y40         FDRE                                         r  my_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/xpos_reg[5]/Q
                         net (fo=1, routed)           0.502     0.024    my_dff/xpos_reg[11]_0[5]
    SLICE_X40Y40         FDRE                                         r  my_dff/xpos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.832    -0.858    my_dff/clk65Mhz
    SLICE_X40Y40         FDRE                                         r  my_dff/xpos_out_reg[5]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.199    -0.103    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.066    -0.037    my_dff/xpos_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.170%)  route 0.495ns (77.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.559    -0.622    my_MouseCtl/clk100Mhz
    SLICE_X32Y36         FDRE                                         r  my_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  my_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           0.495     0.014    my_dff/ypos_reg[11][5]
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.827    -0.863    my_dff/clk65Mhz
    SLICE_X33Y36         FDRE                                         r  my_dff/ypos_out_reg[5]/C
                         clock pessimism              0.555    -0.308    
                         clock uncertainty            0.199    -0.108    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.060    -0.048    my_dff/ypos_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/ypos_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.074%)  route 0.498ns (77.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.561    -0.620    my_MouseCtl/clk100Mhz
    SLICE_X32Y39         FDRE                                         r  my_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.498     0.018    my_dff/ypos_reg[11][0]
    SLICE_X32Y38         FDRE                                         r  my_dff/ypos_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.830    -0.860    my_dff/clk65Mhz
    SLICE_X32Y38         FDRE                                         r  my_dff/ypos_out_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.199    -0.105    
    SLICE_X32Y38         FDRE (Hold_fdre_C_D)         0.061    -0.044    my_dff/ypos_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_MouseCtl/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100Mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_dff/xpos_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk65Mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk65Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk65Mhz_clk_wiz_0 rise@0.000ns - clk100Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.141ns (22.017%)  route 0.499ns (77.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    my_clk_wiz_0/inst/clk100Mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=225, routed)         0.562    -0.619    my_MouseCtl/clk100Mhz
    SLICE_X39Y41         FDRE                                         r  my_MouseCtl/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  my_MouseCtl/xpos_reg[11]/Q
                         net (fo=1, routed)           0.499     0.021    my_dff/xpos_reg[11]_0[11]
    SLICE_X40Y41         FDRE                                         r  my_dff/xpos_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk65Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    my_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  my_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    my_clk_wiz_0/inst/clk65Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=395, routed)         0.832    -0.858    my_dff/clk65Mhz
    SLICE_X40Y41         FDRE                                         r  my_dff/xpos_out_reg[11]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.199    -0.103    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.061    -0.042    my_dff/xpos_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.063    





