<sld_project_info>
  <project>
<<<<<<< HEAD
    <hash md5_digest_80b="f9afaec6c4e6c28e97d6"/>
=======
    <hash md5_digest_80b="9c90c162d0e430166611"/>
>>>>>>> origin/master
  </project>
  <file_info>
    <file device="EP2C35F672C6" path="MasterVerilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
