INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/blk_mem_gen_video_ram/sim/blk_mem_gen_video_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_video_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_6j_v2/sim/rom_pacman_6j_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_6j_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_6h_v2/sim/rom_pacman_6h_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_6h_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_6f_v2/sim/rom_pacman_6f_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_6f_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_6e_v2/sim/rom_pacman_6e_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_6e_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_1m/sim/rom_pacman_1m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_1m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_3m/sim/rom_pacman_3m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_3m
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_7f/sim/rom_pacman_7f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_7f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_4a/sim/rom_pacman_4a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_4a
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_5f/sim/rom_pacman_5f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_5f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/rom_pacman_5e/sim/rom_pacman_5e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_pacman_5e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/pacman_ram_v2/sim/pacman_ram_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pacman_ram_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/generic_dpram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_dpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/generic_spram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generic_spram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_colproc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_colproc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_csm_pb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_csm_pb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_enh_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_enh_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_fifo_dc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_fifo_dc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_pgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_pgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_tgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_vtim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_vtim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_wb_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_wb_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/VGA_Controller/trunk/rtl/verilog/vga_wb_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_wb_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/Pacman_Artyx7/Pacman_Artyx7.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/Clocks_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clocks_gen'
WARNING: [VRFC 10-3093] actual for formal port 'clrn' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/Clocks_gen.vhd:75]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_30122022/t80/T80_Pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/replay_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/replay_lib_wrap_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_core_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/Pacman_tester_flash_programmer/vhdl/pacman_core_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_vram_addr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_VRAM_Addr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_rams.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_RAMs'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_video.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Video'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_audio.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Audio'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Pacman_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/VGA_control_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/vga_control_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_control_top'
WARNING: [VRFC 10-3093] actual for formal port 'clkb' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/vga_control_top.vhd:312]
WARNING: [VRFC 10-3093] actual for formal port 'rst_i' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/vga_control_top.vhd:387]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_core_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Core_Top'
WARNING: [VRFC 10-3093] actual for formal port 'i_rst' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_core_top.vhd:170]
WARNING: [VRFC 10-3093] actual for formal port 'i_reset' is neither a static name nor a globally static expression [C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/pacman_core_top.vhd:243]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_30122022/t80/T80a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80a'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_30122022/t80/T80.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_30122022/t80/T80_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80_ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_30122022/t80/T80_MCode.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80_MCode'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/t80/t80_github_30122022/t80/T80_Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'T80_Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/ff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'jkff'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yannv/Documents/Projets_HW/PacMan/PacMan_v2/vhdl/PacMan_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PacMan_sim'
