<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1766361912" />
    <testcase name="test_accumulator_reset" classname="test_accumulator" file="/Users/abiralshakya/Documents/tpu_to_fpga/sim/tests/test_accumulator.py" lineno="10" time="0.0004220008850097656" sim_time_ns="10.0" ratio_time="23696.632768361582" />
    <testcase name="test_accumulator_overwrite_mode" classname="test_accumulator" file="/Users/abiralshakya/Documents/tpu_to_fpga/sim/tests/test_accumulator.py" lineno="34" time="0.0006818771362304688" sim_time_ns="51.0" ratio_time="74793.53286713286">
      <failure error_type="AssertionError" error_msg="valid_out should be 1 after 3-cycle alignment&#10;assert Logic('0') == 1&#10; +  where Logic('0') = LogicObject(accumulator.valid_out).value&#10; +    where LogicObject(accumulator.valid_out) = HierarchyObject(accumulator).valid_out" />
    </testcase>
    <testcase name="test_accumulator_accumulate_mode" classname="test_accumulator" file="/Users/abiralshakya/Documents/tpu_to_fpga/sim/tests/test_accumulator.py" lineno="105" time="0.00043201446533203125" sim_time_ns="50.99999999999999" ratio_time="118051.6026490066">
      <failure error_type="AssertionError" error_msg="valid_out should be 1 after first write&#10;assert Logic('0') == 1&#10; +  where Logic('0') = LogicObject(accumulator.valid_out).value&#10; +    where LogicObject(accumulator.valid_out) = HierarchyObject(accumulator).valid_out" />
    </testcase>
    <testcase name="test_accumulator_double_buffering" classname="test_accumulator" file="/Users/abiralshakya/Documents/tpu_to_fpga/sim/tests/test_accumulator.py" lineno="158" time="0.0003781318664550781" sim_time_ns="50.999999999999986" ratio_time="134873.58385876415">
      <failure error_type="AssertionError" error_msg="valid_out should be 1 after write to buffer 0&#10;assert Logic('0') == 1&#10; +  where Logic('0') = LogicObject(accumulator.valid_out).value&#10; +    where LogicObject(accumulator.valid_out) = HierarchyObject(accumulator).valid_out" />
    </testcase>
  </testsuite>
</testsuites>