Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Fri Nov 14 13:02:13 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 1.23 sec.

Routing started.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk            | input         | P3      | BANKR5     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| tmds_clk_n         | output        | R17     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_clk_p         | output        | R16     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_data_n[0]     | output        | T15     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_data_n[1]     | output        | K15     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_data_n[2]     | output        | R15     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_data_p[0]     | output        | T14     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_data_p[1]     | output        | J14     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
| tmds_data_p[2]     | output        | P14     | BANKL5     | 3.3       | TMDS           | 5         | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | OFF                   | NA             | NA          | NA         | NA      | OFF          | YES            | NA              
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 80            | 0                  
| Use of BKCL                 | 2        | 3             | 67                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 52       | 3075          | 2                  
|   FF                        | 76       | 24600         | 1                  
|   LUT                       | 125      | 12300         | 2                  
|   LUT-FF pairs              | 56       | 12300         | 1                  
| Use of CLMS                 | 18       | 1375          | 2                  
|   FF                        | 19       | 11000         | 1                  
|   LUT                       | 54       | 5500          | 1                  
|   LUT-FF pairs              | 16       | 5500          | 1                  
|   Distributed RAM           | 0        | 5500          | 0                  
| Use of DDRPHY_CPD           | 0        | 6             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 3             | 0                  
| Use of DDR_PHY              | 0        | 12            | 0                  
| Use of DRM                  | 0        | 55            | 0                  
| Use of GPLL                 | 2        | 3             | 67                 
| Use of GSEB                 | 0        | 67            | 0                  
| Use of HARD0                | 37       | 3150          | 2                  
| Use of HCKB                 | 6        | 48            | 13                 
|  HCKB dataused              | 0        | 48            | 0                  
| Use of HCKMUX_TEST          | 0        | 4             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 9        | 150           | 6                  
|   IOBD                      | 4        | 72            | 6                  
|   IOBS                      | 5        | 78            | 7                  
| Use of IOCKB                | 0        | 12            | 0                  
| Use of IOCKMUX_TEST         | 0        | 3             | 0                  
| Use of IOLHR                | 9        | 150           | 6                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 6             | 0                  
| Use of MRCKMUX_TEST         | 0        | 3             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 3             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 6             | 0                  
| Use of PLLMRMUX_TEST        | 0        | 3             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 3             | 0                  
| Use of PPLL                 | 0        | 3             | 0                  
| Use of PREGMUXC_TEST        | 0        | 2             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 3             | 0                  
| Use of RCKB                 | 0        | 12            | 0                  
|  RCKB dataused              | 0        | 12            | 0                  
| Use of RCKMUX_TEST          | 0        | 3             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 6             | 0                  
| Use of SFB                  | 0        | 925           | 0                  
| Use of SPAD                 | 0        | 4             | 0                  
| Use of TSERDES              | 0        | 24            | 0                  
| Use of USCM                 | 3        | 32            | 10                 
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Global Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                  | Driver Pin     | Site Of Driver Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_155_270          | ntclkbufg_0         | 79              | 0                   | HCKBROUTE_5                  | CLKOUT         | HCKB_153_169            
| clkbufg_1/gopclkbufg     | USCM_155_276          | ntclkbufg_1         | 8               | 0                   | u_pll_1/u_gpll/gpll_inst     | CLKOUT0        | GPLL_7_157              
| clkbufg_2/gopclkbufg     | USCM_155_273          | ntclkbufg_2         | 14              | 0                   | u_pll_0/u_gpll/gpll_inst     | CLKOUT1        | GPLL_271_157            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                     | Site Of Pll Inst     | Pin         | Net Of Pin     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst       | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_0/u_gpll/gpll_inst     | GPLL_271_157         | CLKIN1      | nt_sys_clk     |  -              |  -                  | sys_clk_ibuf/opit_1     | DI_TO_CLK            | IOLHR_268_156                 
| u_pll_0/u_gpll/gpll_inst     | GPLL_271_157         | CLKIN2      | _GND29         |  -              |  -                  | GND_29                  | Z                    | CLMA_261_180                  
| u_pll_1/u_gpll/gpll_inst     | GPLL_7_157           | CLKIN1      | _N23           |  -              |  -                  | HCKBROUTE_5             | CLKOUT               | HCKB_153_169                  
| u_pll_1/u_gpll/gpll_inst     | GPLL_7_157           | CLKIN2      | _GND18         |  -              |  -                  | GND_18                  | Z                    | CLMA_21_180                   
| u_pll_0/u_gpll/gpll_inst     | GPLL_271_157         | CLKOUT0     | pix_clk        | 80              | 0                   |  ...                    |  ...                 |  ...                          
| u_pll_0/u_gpll/gpll_inst     | GPLL_271_157         | CLKOUT1     | cfg_clk        | 14              | 0                   |  ...                    |  ...                 |  ...                          
| u_pll_1/u_gpll/gpll_inst     | GPLL_7_157           | CLKOUT0     | pix_clk_x5     | 8               | 0                   |  ...                    |  ...                 |  ...                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name        | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hdmi_test               | 146     | 95     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 2        | 0        | 0          | 9      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 3        
| + pattern_vg            | 10      | 6      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + sync_vg               | 65      | 34     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_dvi_transmitter     | 54      | 41     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 8      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + encoder_b           | 18      | 15     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + encoder_g           | 18      | 12     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + encoder_r           | 17      | 12     | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + reset_syn           | 1       | 2      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + serializer_b        | 0       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 2      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + serializer_clk      | 0       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 2      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + serializer_g        | 0       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 2      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + serializer_r        | 0       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 2      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_pll_0               | 0       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_pll_1               | 0       | 0      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                     
+---------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test_map.adf          
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/device_map/hdmi_test.pcf              
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/hdmi_test_pnr.adf         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/clock_utilization.txt     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/hdmi_test_plc.adf         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/hdmi_test.prr             
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/hdmi_test_prr.prt         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/hdmi_test_pnr.netlist     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Basic/05_hdmi_colorbar/project/place_route/prr.db                    
+---------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 911 MB
Total CPU time to pnr completion : 0h:0m:9s
Process Total CPU time to pnr completion : 0h:0m:11s
Total real time to pnr completion : 0h:0m:12s
