Release 10.1.03 - Bitgen K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '3s1400a.nph' in environment
D:\Xilinx\10.1\ISE.
   "AFG3000_FPGA" is an NCD, version 3.2, device xc3s1400a, package fg484, speed
-4
Opened constraints file AFG3000_FPGA.pcf.

Wed Dec 02 20:54:22 2009

D:\Xilinx\10.1\ISE\bin\nt\unwrapped\bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:yes -b -g IEEE1532:Yes -g CRC:Enable -g Reset_on_err:No -g ConfigRate:10 -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:No -g DriveDone:No -g en_sw_gsr:No -g en_porb:Yes -g drive_awake:No -g suspend_filter:Yes -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 AFG3000_FPGA.ncd 

WARNING:Bitgen:244 - A StartupClk setting other than JtagClk is being used to
   generate a bitstream in IEEE1532 format.  The IEEE1532 option implies that
   JTAG configuration will be used.  Using a StartupClk setting other than
   JtagClk could prevent proper device startup.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 10                   |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup**             |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | No**                 |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActivateGclk         | No*                  |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| PartialMask0         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask1         | (Not Specified)*     |
+----------------------+----------------------+
| PartialMask2         | (Not Specified)*     |
+----------------------+----------------------+
| PartialGclk          | (Not Specified)*     |
+----------------------+----------------------+
| PartialLeft          | (Not Specified)*     |
+----------------------+----------------------+
| PartialRight         | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No**                 |
+----------------------+----------------------+
| Reset_on_err         | No**                 |
+----------------------+----------------------+
| suspend_filter       | Yes**                |
+----------------------+----------------------+
| en_sw_gsr            | No**                 |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| en_porb              | Yes**                |
+----------------------+----------------------+
| sw_clk               | Startupclk**         |
+----------------------+----------------------+
| sw_gwe_cycle         | 5**                  |
+----------------------+----------------------+
| sw_gts_cycle         | 4**                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| ICAP_Enable          | Auto*                |
+----------------------+----------------------+
| IEEE1532             | Yes                  |
+----------------------+----------------------+
| Binary               | Yes                  |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<0> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<0> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col1<1> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/MIG_20/top_00/data_path0/dqs_delayed_col0<1> is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ARB_MODE/DDR2_16_TO_64/XLXI_1/CLK_RESET is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_183/DCM_SP_INST, consult the device
   Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   DCM_INTRST/DCM214MHz/DCM_SP_INST, consult the device Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   ARB_MODE/DDR2_16_TO_64/XLXI_182/XLXI_184/DCM_SP_INST, consult the device
   Interactive Data Sheet.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   ARB_MODE/DCM_133/XLXI_1/DCM_SP_INST, consult the device Interactive Data
   Sheet.
WARNING:PhysDesignRules:1155 - Dangling pins on
   block:<ARB_MODE/DDR2_16_TO_64/XLXI_3/Mram_MEMORY1>:<RAMB16BWE_RAMB16BWE>. 
   The block is configured to use input parity pin DIAP0. There is dangling
   output for parity pin DOPA0.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000010>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000011>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000012>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000013>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000014>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000015>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux000016>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<FSK_Rate_Mode/FSK_CRT/Mrom_Ctrl_Value_mux0000>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<Burst_Ctrl_Mode/BC_Rear1/BP_INT/BPRT/Mrom_Ctrl_Value_mux0000>:<RAMB16B
   WE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00001>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00002>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00003>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00004>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00005>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00006>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00007>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00008>:<RAMB16BWE_RAMB16BWE>.
WARNING:PhysDesignRules:812 - Dangling pin <DIA0> on
   block:<INTDDFS/DDFS_LUT/Mrom_Data_out_mux00009>:<RAMB16BWE_RAMB16BWE>.
DRC detected 0 errors and 24 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
WARNING:Bitgen:257 - DCM 'DCM_X0Y1' requires high frequency settings.  Adjacent
   DCM 'DCM_X0Y2' does not require high frequency settings, but will receive
   high frequency settings.
Saving bit stream in "afg3000_fpga.bit".
Saving bit stream in "afg3000_fpga.rbt".
Saving bit stream in "afg3000_fpga.bin".
Saving bit stream in "afg3000_fpga.isc".
Bitstream generation is complete.
