INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_JalToWn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_JalToWn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_JalToWdata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_JalToWdata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_WData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_WData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/SignExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_Alub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Alub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux_Alua.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Alua
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/branch_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sources_1/new/sccomp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.srcs/sim_1/new/sccomp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ryan/Desktop/CMPEN_final_project/final_project/final_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
