Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 182c30917785468187287a04a66ad414 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot tb_top_func_synth xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.blk_mem_gen_v8_4_3_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_3_output_stage(...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module xil_defaultlib.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_rom
Compiling module xil_defaultlib.rom_rd
Compiling module xil_defaultlib.fsm(WAIT_DELAY=25'b0100000000)
Compiling module xil_defaultlib.ds
Compiling module xil_defaultlib.us
Compiling module xil_defaultlib.ram_wr
Compiling module xil_defaultlib.top(WAIT_DELAY=25'b0100000000)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_func_synth
