INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256546/Documents/uart2_aktualni/uart/uart.srcs/sources_1/new/edge_transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_transmitter'
