# Generated by Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
autoidx 11845
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \AND2_X1
  wire $auto$rtlil.cc:3017:AndGate$2
  attribute \capacitance "0.918145"
  wire input 1 \A1
  attribute \capacitance "0.974630"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$1
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$2
  end
  cell $specify2 $auto$liberty.cc:737:execute$3
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$4
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$2
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AND2_X2
  wire $auto$rtlil.cc:3017:AndGate$6
  attribute \capacitance "1.656515"
  wire input 1 \A1
  attribute \capacitance "1.726477"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$5
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$6
  end
  cell $specify2 $auto$liberty.cc:737:execute$7
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$8
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$6
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \AND2_X4
  wire $auto$rtlil.cc:3017:AndGate$10
  attribute \capacitance "3.195354"
  wire input 1 \A1
  attribute \capacitance "3.536501"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$9
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$10
  end
  cell $specify2 $auto$liberty.cc:737:execute$11
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$12
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$10
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AND3_X1
  wire $auto$rtlil.cc:3017:AndGate$14
  wire $auto$rtlil.cc:3017:AndGate$16
  attribute \capacitance "0.879747"
  wire input 1 \A1
  attribute \capacitance "0.927525"
  wire input 2 \A2
  attribute \capacitance "0.964824"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$13
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$14
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$15
    connect \A $auto$rtlil.cc:3017:AndGate$14
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$16
  end
  cell $specify2 $auto$liberty.cc:737:execute$17
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$18
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$19
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$16
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \AND3_X2
  wire $auto$rtlil.cc:3017:AndGate$21
  wire $auto$rtlil.cc:3017:AndGate$23
  attribute \capacitance "1.599415"
  wire input 1 \A1
  attribute \capacitance "1.648903"
  wire input 2 \A2
  attribute \capacitance "1.700149"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$20
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$21
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$22
    connect \A $auto$rtlil.cc:3017:AndGate$21
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$23
  end
  cell $specify2 $auto$liberty.cc:737:execute$24
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$25
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$26
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$23
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \AND3_X4
  wire $auto$rtlil.cc:3017:AndGate$28
  wire $auto$rtlil.cc:3017:AndGate$30
  attribute \capacitance "3.085124"
  wire input 1 \A1
  attribute \capacitance "3.300701"
  wire input 2 \A2
  attribute \capacitance "3.581806"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$27
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$28
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$29
    connect \A $auto$rtlil.cc:3017:AndGate$28
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$30
  end
  cell $specify2 $auto$liberty.cc:737:execute$31
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$32
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$33
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$30
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \AND4_X1
  wire $auto$rtlil.cc:3017:AndGate$35
  wire $auto$rtlil.cc:3017:AndGate$37
  wire $auto$rtlil.cc:3017:AndGate$39
  attribute \capacitance "0.856528"
  wire input 1 \A1
  attribute \capacitance "0.902272"
  wire input 2 \A2
  attribute \capacitance "0.924115"
  wire input 4 \A3
  attribute \capacitance "0.944508"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$34
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$35
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$36
    connect \A $auto$rtlil.cc:3017:AndGate$35
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$37
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$38
    connect \A $auto$rtlil.cc:3017:AndGate$37
    connect \B \A4
    connect \Y $auto$rtlil.cc:3017:AndGate$39
  end
  cell $specify2 $auto$liberty.cc:737:execute$40
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$41
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$42
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$43
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$39
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \AND4_X2
  wire $auto$rtlil.cc:3017:AndGate$45
  wire $auto$rtlil.cc:3017:AndGate$47
  wire $auto$rtlil.cc:3017:AndGate$49
  attribute \capacitance "1.550933"
  wire input 1 \A1
  attribute \capacitance "1.605000"
  wire input 2 \A2
  attribute \capacitance "1.649913"
  wire input 4 \A3
  attribute \capacitance "1.684580"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$44
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$45
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$46
    connect \A $auto$rtlil.cc:3017:AndGate$45
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$47
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$48
    connect \A $auto$rtlil.cc:3017:AndGate$47
    connect \B \A4
    connect \Y $auto$rtlil.cc:3017:AndGate$49
  end
  cell $specify2 $auto$liberty.cc:737:execute$50
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$51
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$52
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$53
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$49
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \AND4_X4
  wire $auto$rtlil.cc:3017:AndGate$55
  wire $auto$rtlil.cc:3017:AndGate$57
  wire $auto$rtlil.cc:3017:AndGate$59
  attribute \capacitance "3.014616"
  wire input 1 \A1
  attribute \capacitance "3.260554"
  wire input 2 \A2
  attribute \capacitance "3.486019"
  wire input 4 \A3
  attribute \capacitance "3.766184"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$54
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$55
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$56
    connect \A $auto$rtlil.cc:3017:AndGate$55
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$57
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$58
    connect \A $auto$rtlil.cc:3017:AndGate$57
    connect \B \A4
    connect \Y $auto$rtlil.cc:3017:AndGate$59
  end
  cell $specify2 $auto$liberty.cc:737:execute$60
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$61
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$62
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$63
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3017:AndGate$59
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \ANTENNA_X1
  attribute \capacitance "0.023429"
  wire input 1 \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AOI211_X1
  wire $auto$rtlil.cc:3016:NotGate$134
  wire $auto$rtlil.cc:3017:AndGate$128
  wire $auto$rtlil.cc:3019:OrGate$130
  wire $auto$rtlil.cc:3019:OrGate$132
  attribute \capacitance "1.620338"
  wire input 1 \A
  attribute \capacitance "1.658423"
  wire input 2 \B
  attribute \capacitance "1.655202"
  wire input 4 \C1
  attribute \capacitance "1.679479"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$127
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$128
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$129
    connect \A $auto$rtlil.cc:3017:AndGate$128
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$130
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$131
    connect \A $auto$rtlil.cc:3019:OrGate$130
    connect \B \A
    connect \Y $auto$rtlil.cc:3019:OrGate$132
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$133
    connect \A $auto$rtlil.cc:3019:OrGate$132
    connect \Y $auto$rtlil.cc:3016:NotGate$134
  end
  cell $specify2 $auto$liberty.cc:737:execute$135
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$136
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$137
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$138
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$134
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \AOI211_X2
  wire $auto$rtlil.cc:3016:NotGate$146
  wire $auto$rtlil.cc:3017:AndGate$140
  wire $auto$rtlil.cc:3019:OrGate$142
  wire $auto$rtlil.cc:3019:OrGate$144
  attribute \capacitance "3.114220"
  wire input 1 \A
  attribute \capacitance "3.425452"
  wire input 2 \B
  attribute \capacitance "3.165257"
  wire input 4 \C1
  attribute \capacitance "3.454374"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$139
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$140
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$141
    connect \A $auto$rtlil.cc:3017:AndGate$140
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$142
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$143
    connect \A $auto$rtlil.cc:3019:OrGate$142
    connect \B \A
    connect \Y $auto$rtlil.cc:3019:OrGate$144
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$145
    connect \A $auto$rtlil.cc:3019:OrGate$144
    connect \Y $auto$rtlil.cc:3016:NotGate$146
  end
  cell $specify2 $auto$liberty.cc:737:execute$147
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$148
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$149
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$150
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$146
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \AOI211_X4
  wire $auto$rtlil.cc:3016:NotGate$158
  wire $auto$rtlil.cc:3016:NotGate$160
  wire $auto$rtlil.cc:3016:NotGate$162
  wire $auto$rtlil.cc:3017:AndGate$152
  wire $auto$rtlil.cc:3019:OrGate$154
  wire $auto$rtlil.cc:3019:OrGate$156
  attribute \capacitance "1.668945"
  wire input 1 \A
  attribute \capacitance "1.696344"
  wire input 2 \B
  attribute \capacitance "1.632665"
  wire input 4 \C1
  attribute \capacitance "1.749982"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$151
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$152
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$153
    connect \A $auto$rtlil.cc:3017:AndGate$152
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$154
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$155
    connect \A $auto$rtlil.cc:3019:OrGate$154
    connect \B \A
    connect \Y $auto$rtlil.cc:3019:OrGate$156
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$157
    connect \A $auto$rtlil.cc:3019:OrGate$156
    connect \Y $auto$rtlil.cc:3016:NotGate$158
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$159
    connect \A $auto$rtlil.cc:3016:NotGate$158
    connect \Y $auto$rtlil.cc:3016:NotGate$160
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$161
    connect \A $auto$rtlil.cc:3016:NotGate$160
    connect \Y $auto$rtlil.cc:3016:NotGate$162
  end
  cell $specify2 $auto$liberty.cc:737:execute$163
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$164
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$165
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$166
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$162
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \AOI21_X1
  wire $auto$rtlil.cc:3016:NotGate$69
  wire $auto$rtlil.cc:3017:AndGate$65
  wire $auto$rtlil.cc:3019:OrGate$67
  attribute \capacitance "1.626352"
  wire input 1 \A
  attribute \capacitance "1.647003"
  wire input 3 \B1
  attribute \capacitance "1.676853"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$64
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$65
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$66
    connect \A \A
    connect \B $auto$rtlil.cc:3017:AndGate$65
    connect \Y $auto$rtlil.cc:3019:OrGate$67
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$68
    connect \A $auto$rtlil.cc:3019:OrGate$67
    connect \Y $auto$rtlil.cc:3016:NotGate$69
  end
  cell $specify2 $auto$liberty.cc:737:execute$70
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$71
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$72
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$69
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \AOI21_X2
  wire $auto$rtlil.cc:3016:NotGate$78
  wire $auto$rtlil.cc:3017:AndGate$74
  wire $auto$rtlil.cc:3019:OrGate$76
  attribute \capacitance "3.136406"
  wire input 1 \A
  attribute \capacitance "3.129761"
  wire input 3 \B1
  attribute \capacitance "3.482455"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$73
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$74
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$75
    connect \A \A
    connect \B $auto$rtlil.cc:3017:AndGate$74
    connect \Y $auto$rtlil.cc:3019:OrGate$76
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$77
    connect \A $auto$rtlil.cc:3019:OrGate$76
    connect \Y $auto$rtlil.cc:3016:NotGate$78
  end
  cell $specify2 $auto$liberty.cc:737:execute$79
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$80
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$81
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$78
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \AOI21_X4
  wire $auto$rtlil.cc:3016:NotGate$87
  wire $auto$rtlil.cc:3017:AndGate$83
  wire $auto$rtlil.cc:3019:OrGate$85
  attribute \capacitance "6.139254"
  wire input 1 \A
  attribute \capacitance "6.401877"
  wire input 3 \B1
  attribute \capacitance "6.713197"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$82
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$83
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$84
    connect \A \A
    connect \B $auto$rtlil.cc:3017:AndGate$83
    connect \Y $auto$rtlil.cc:3019:OrGate$85
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$86
    connect \A $auto$rtlil.cc:3019:OrGate$85
    connect \Y $auto$rtlil.cc:3016:NotGate$87
  end
  cell $specify2 $auto$liberty.cc:737:execute$88
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$89
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$90
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$87
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \AOI221_X1
  wire $auto$rtlil.cc:3016:NotGate$176
  wire $auto$rtlil.cc:3017:AndGate$168
  wire $auto$rtlil.cc:3017:AndGate$172
  wire $auto$rtlil.cc:3019:OrGate$170
  wire $auto$rtlil.cc:3019:OrGate$174
  attribute \capacitance "1.677530"
  wire input 1 \A
  attribute \capacitance "1.581620"
  wire input 3 \B1
  attribute \capacitance "1.628297"
  wire input 4 \B2
  attribute \capacitance "1.632251"
  wire input 5 \C1
  attribute \capacitance "1.706745"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$167
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$168
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$171
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$172
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$169
    connect \A $auto$rtlil.cc:3017:AndGate$168
    connect \B \A
    connect \Y $auto$rtlil.cc:3019:OrGate$170
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$173
    connect \A $auto$rtlil.cc:3019:OrGate$170
    connect \B $auto$rtlil.cc:3017:AndGate$172
    connect \Y $auto$rtlil.cc:3019:OrGate$174
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$175
    connect \A $auto$rtlil.cc:3019:OrGate$174
    connect \Y $auto$rtlil.cc:3016:NotGate$176
  end
  cell $specify2 $auto$liberty.cc:737:execute$177
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$178
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$179
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$180
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$181
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$176
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \AOI221_X2
  wire $auto$rtlil.cc:3016:NotGate$191
  wire $auto$rtlil.cc:3017:AndGate$183
  wire $auto$rtlil.cc:3017:AndGate$187
  wire $auto$rtlil.cc:3019:OrGate$185
  wire $auto$rtlil.cc:3019:OrGate$189
  attribute \capacitance "3.504692"
  wire input 1 \A
  attribute \capacitance "3.226091"
  wire input 3 \B1
  attribute \capacitance "3.135271"
  wire input 4 \B2
  attribute \capacitance "3.145027"
  wire input 5 \C1
  attribute \capacitance "3.501501"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$182
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$183
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$186
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$187
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$184
    connect \A $auto$rtlil.cc:3017:AndGate$183
    connect \B \A
    connect \Y $auto$rtlil.cc:3019:OrGate$185
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$188
    connect \A $auto$rtlil.cc:3019:OrGate$185
    connect \B $auto$rtlil.cc:3017:AndGate$187
    connect \Y $auto$rtlil.cc:3019:OrGate$189
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$190
    connect \A $auto$rtlil.cc:3019:OrGate$189
    connect \Y $auto$rtlil.cc:3016:NotGate$191
  end
  cell $specify2 $auto$liberty.cc:737:execute$192
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$193
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$194
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$195
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$196
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$191
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \AOI221_X4
  wire $auto$rtlil.cc:3016:NotGate$206
  wire $auto$rtlil.cc:3016:NotGate$208
  wire $auto$rtlil.cc:3016:NotGate$210
  wire $auto$rtlil.cc:3017:AndGate$198
  wire $auto$rtlil.cc:3017:AndGate$202
  wire $auto$rtlil.cc:3019:OrGate$200
  wire $auto$rtlil.cc:3019:OrGate$204
  attribute \capacitance "1.649091"
  wire input 1 \A
  attribute \capacitance "1.557194"
  wire input 3 \B1
  attribute \capacitance "1.649664"
  wire input 4 \B2
  attribute \capacitance "1.600832"
  wire input 5 \C1
  attribute \capacitance "1.681052"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$197
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$198
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$201
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$202
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$199
    connect \A $auto$rtlil.cc:3017:AndGate$198
    connect \B \A
    connect \Y $auto$rtlil.cc:3019:OrGate$200
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$203
    connect \A $auto$rtlil.cc:3019:OrGate$200
    connect \B $auto$rtlil.cc:3017:AndGate$202
    connect \Y $auto$rtlil.cc:3019:OrGate$204
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$205
    connect \A $auto$rtlil.cc:3019:OrGate$204
    connect \Y $auto$rtlil.cc:3016:NotGate$206
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$207
    connect \A $auto$rtlil.cc:3016:NotGate$206
    connect \Y $auto$rtlil.cc:3016:NotGate$208
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$209
    connect \A $auto$rtlil.cc:3016:NotGate$208
    connect \Y $auto$rtlil.cc:3016:NotGate$210
  end
  cell $specify2 $auto$liberty.cc:737:execute$211
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$212
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$213
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$214
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$215
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$210
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \AOI222_X1
  wire $auto$rtlil.cc:3016:NotGate$227
  wire $auto$rtlil.cc:3017:AndGate$217
  wire $auto$rtlil.cc:3017:AndGate$219
  wire $auto$rtlil.cc:3017:AndGate$223
  wire $auto$rtlil.cc:3019:OrGate$221
  wire $auto$rtlil.cc:3019:OrGate$225
  attribute \capacitance "1.636678"
  wire input 1 \A1
  attribute \capacitance "1.695263"
  wire input 2 \A2
  attribute \capacitance "1.579130"
  wire input 4 \B1
  attribute \capacitance "1.621925"
  wire input 5 \B2
  attribute \capacitance "1.547208"
  wire input 6 \C1
  attribute \capacitance "1.586715"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$216
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$217
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$218
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$219
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$222
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$223
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$220
    connect \A $auto$rtlil.cc:3017:AndGate$217
    connect \B $auto$rtlil.cc:3017:AndGate$219
    connect \Y $auto$rtlil.cc:3019:OrGate$221
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$224
    connect \A $auto$rtlil.cc:3019:OrGate$221
    connect \B $auto$rtlil.cc:3017:AndGate$223
    connect \Y $auto$rtlil.cc:3019:OrGate$225
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$226
    connect \A $auto$rtlil.cc:3019:OrGate$225
    connect \Y $auto$rtlil.cc:3016:NotGate$227
  end
  cell $specify2 $auto$liberty.cc:737:execute$228
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$229
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$230
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$231
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$232
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$233
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$227
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \AOI222_X2
  wire $auto$rtlil.cc:3016:NotGate$245
  wire $auto$rtlil.cc:3017:AndGate$235
  wire $auto$rtlil.cc:3017:AndGate$237
  wire $auto$rtlil.cc:3017:AndGate$241
  wire $auto$rtlil.cc:3019:OrGate$239
  wire $auto$rtlil.cc:3019:OrGate$243
  attribute \capacitance "3.164179"
  wire input 1 \A1
  attribute \capacitance "3.216068"
  wire input 2 \A2
  attribute \capacitance "3.026291"
  wire input 4 \B1
  attribute \capacitance "3.400260"
  wire input 5 \B2
  attribute \capacitance "2.964483"
  wire input 6 \C1
  attribute \capacitance "3.315441"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$234
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$235
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$236
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$237
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$240
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$241
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$238
    connect \A $auto$rtlil.cc:3017:AndGate$235
    connect \B $auto$rtlil.cc:3017:AndGate$237
    connect \Y $auto$rtlil.cc:3019:OrGate$239
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$242
    connect \A $auto$rtlil.cc:3019:OrGate$239
    connect \B $auto$rtlil.cc:3017:AndGate$241
    connect \Y $auto$rtlil.cc:3019:OrGate$243
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$244
    connect \A $auto$rtlil.cc:3019:OrGate$243
    connect \Y $auto$rtlil.cc:3016:NotGate$245
  end
  cell $specify2 $auto$liberty.cc:737:execute$246
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$247
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$248
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$249
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$250
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$251
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$245
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \AOI222_X4
  wire $auto$rtlil.cc:3016:NotGate$263
  wire $auto$rtlil.cc:3016:NotGate$265
  wire $auto$rtlil.cc:3016:NotGate$267
  wire $auto$rtlil.cc:3017:AndGate$253
  wire $auto$rtlil.cc:3017:AndGate$255
  wire $auto$rtlil.cc:3017:AndGate$259
  wire $auto$rtlil.cc:3019:OrGate$257
  wire $auto$rtlil.cc:3019:OrGate$261
  attribute \capacitance "1.596468"
  wire input 1 \A1
  attribute \capacitance "1.701800"
  wire input 2 \A2
  attribute \capacitance "1.596573"
  wire input 4 \B1
  attribute \capacitance "1.677640"
  wire input 5 \B2
  attribute \capacitance "1.578039"
  wire input 6 \C1
  attribute \capacitance "1.650615"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$252
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$253
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$254
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$255
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$258
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3017:AndGate$259
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$256
    connect \A $auto$rtlil.cc:3017:AndGate$253
    connect \B $auto$rtlil.cc:3017:AndGate$255
    connect \Y $auto$rtlil.cc:3019:OrGate$257
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$260
    connect \A $auto$rtlil.cc:3019:OrGate$257
    connect \B $auto$rtlil.cc:3017:AndGate$259
    connect \Y $auto$rtlil.cc:3019:OrGate$261
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$262
    connect \A $auto$rtlil.cc:3019:OrGate$261
    connect \Y $auto$rtlil.cc:3016:NotGate$263
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$264
    connect \A $auto$rtlil.cc:3016:NotGate$263
    connect \Y $auto$rtlil.cc:3016:NotGate$265
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$266
    connect \A $auto$rtlil.cc:3016:NotGate$265
    connect \Y $auto$rtlil.cc:3016:NotGate$267
  end
  cell $specify2 $auto$liberty.cc:737:execute$268
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$269
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$270
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$271
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$272
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$273
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$267
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \AOI22_X1
  wire $auto$rtlil.cc:3016:NotGate$98
  wire $auto$rtlil.cc:3017:AndGate$92
  wire $auto$rtlil.cc:3017:AndGate$94
  wire $auto$rtlil.cc:3019:OrGate$96
  attribute \capacitance "1.687512"
  wire input 1 \A1
  attribute \capacitance "1.689746"
  wire input 2 \A2
  attribute \capacitance "1.584010"
  wire input 4 \B1
  attribute \capacitance "1.623031"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$91
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$92
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$93
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$94
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$95
    connect \A $auto$rtlil.cc:3017:AndGate$92
    connect \B $auto$rtlil.cc:3017:AndGate$94
    connect \Y $auto$rtlil.cc:3019:OrGate$96
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$97
    connect \A $auto$rtlil.cc:3019:OrGate$96
    connect \Y $auto$rtlil.cc:3016:NotGate$98
  end
  cell $specify2 $auto$liberty.cc:737:execute$100
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$101
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$102
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  cell $specify2 $auto$liberty.cc:737:execute$99
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$98
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \AOI22_X2
  wire $auto$rtlil.cc:3016:NotGate$110
  wire $auto$rtlil.cc:3017:AndGate$104
  wire $auto$rtlil.cc:3017:AndGate$106
  wire $auto$rtlil.cc:3019:OrGate$108
  attribute \capacitance "3.147425"
  wire input 1 \A1
  attribute \capacitance "3.477477"
  wire input 2 \A2
  attribute \capacitance "2.987578"
  wire input 4 \B1
  attribute \capacitance "3.437290"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$103
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$104
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$105
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$106
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$107
    connect \A $auto$rtlil.cc:3017:AndGate$104
    connect \B $auto$rtlil.cc:3017:AndGate$106
    connect \Y $auto$rtlil.cc:3019:OrGate$108
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$109
    connect \A $auto$rtlil.cc:3019:OrGate$108
    connect \Y $auto$rtlil.cc:3016:NotGate$110
  end
  cell $specify2 $auto$liberty.cc:737:execute$111
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$112
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$113
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$114
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$110
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \AOI22_X4
  wire $auto$rtlil.cc:3016:NotGate$122
  wire $auto$rtlil.cc:3017:AndGate$116
  wire $auto$rtlil.cc:3017:AndGate$118
  wire $auto$rtlil.cc:3019:OrGate$120
  attribute \capacitance "6.418618"
  wire input 1 \A1
  attribute \capacitance "6.780931"
  wire input 2 \A2
  attribute \capacitance "6.090127"
  wire input 4 \B1
  attribute \capacitance "6.605098"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$115
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$116
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$117
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3017:AndGate$118
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$119
    connect \A $auto$rtlil.cc:3017:AndGate$116
    connect \B $auto$rtlil.cc:3017:AndGate$118
    connect \Y $auto$rtlil.cc:3019:OrGate$120
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$121
    connect \A $auto$rtlil.cc:3019:OrGate$120
    connect \Y $auto$rtlil.cc:3016:NotGate$122
  end
  cell $specify2 $auto$liberty.cc:737:execute$123
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$124
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$125
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$126
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$122
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \BUF_X1
  attribute \capacitance "0.974659"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$274
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "6.650000"
attribute \whitebox 1
module \BUF_X16
  attribute \capacitance "12.410827"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$278
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \BUF_X2
  attribute \capacitance "1.779209"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$275
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "13.034000"
attribute \whitebox 1
module \BUF_X32
  attribute \capacitance "26.703923"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$279
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \BUF_X4
  attribute \capacitance "3.401892"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$276
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \BUF_X8
  attribute \capacitance "6.585178"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$277
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \CLKBUF_X1
  attribute \capacitance "0.779830"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$280
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \CLKBUF_X2
  attribute \capacitance "1.405914"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$281
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \CLKBUF_X3
  attribute \capacitance "1.421162"
  wire input 1 \A
  wire output 2 \Z
  cell $specify2 $auto$liberty.cc:737:execute$282
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z \A
end
attribute \liberty_cell 1
attribute \area "3.990000"
attribute \blackbox 1
module \CLKGATETST_X1
  attribute \capacitance "1.812200"
  wire input 2 \CK
  attribute \capacitance "0.877980"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.776756"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "4.256000"
attribute \blackbox 1
module \CLKGATETST_X2
  attribute \capacitance "2.818591"
  wire input 2 \CK
  attribute \capacitance "0.872203"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.810873"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "5.320000"
attribute \blackbox 1
module \CLKGATETST_X4
  attribute \capacitance "4.438941"
  wire input 2 \CK
  attribute \capacitance "0.930490"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.814723"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "7.714000"
attribute \blackbox 1
module \CLKGATETST_X8
  attribute \capacitance "7.959177"
  wire input 2 \CK
  attribute \capacitance "0.901507"
  wire input 1 \E
  wire output 4 \GCK
  attribute \capacitance "0.801331"
  wire input 3 \SE
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \blackbox 1
module \CLKGATE_X1
  attribute \capacitance "1.837892"
  wire input 2 \CK
  attribute \capacitance "0.915181"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \blackbox 1
module \CLKGATE_X2
  attribute \capacitance "2.562124"
  wire input 2 \CK
  attribute \capacitance "0.893230"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \blackbox 1
module \CLKGATE_X4
  attribute \capacitance "4.253856"
  wire input 2 \CK
  attribute \capacitance "0.881805"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \blackbox 1
module \CLKGATE_X8
  attribute \capacitance "7.654296"
  wire input 2 \CK
  attribute \capacitance "1.162619"
  wire input 1 \E
  wire output 3 \GCK
end
attribute \liberty_cell 1
attribute \area "6.384000"
attribute \whitebox 1
module \DFFRS_X1
  wire $auto$rtlil.cc:3016:NotGate$284
  wire $auto$rtlil.cc:3016:NotGate$286
  attribute \capacitance "0.963316"
  wire input 3 \CK
  attribute \capacitance "1.148034"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.407088"
  wire input 4 \RN
  attribute \capacitance "2.211875"
  wire input 5 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$287
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$288
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$283
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$284
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$285
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$286
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \whitebox 1
module \DFFRS_X2
  wire $auto$rtlil.cc:3016:NotGate$290
  wire $auto$rtlil.cc:3016:NotGate$292
  attribute \capacitance "0.940231"
  wire input 3 \CK
  attribute \capacitance "1.162239"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.844314"
  wire input 4 \RN
  attribute \capacitance "2.620929"
  wire input 5 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$293
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$294
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$289
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$290
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$291
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$292
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.320000"
attribute \whitebox 1
module \DFFR_X1
  wire $auto$rtlil.cc:3016:NotGate$296
  attribute \capacitance "0.976605"
  wire input 3 \CK
  attribute \capacitance "1.128277"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.778528"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$297
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$298
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$295
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$296
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.852000"
attribute \whitebox 1
module \DFFR_X2
  wire $auto$rtlil.cc:3016:NotGate$300
  attribute \capacitance "0.965663"
  wire input 3 \CK
  attribute \capacitance "1.128370"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "2.475099"
  wire input 4 \RN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$301
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$302
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$299
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$300
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.320000"
attribute \whitebox 1
module \DFFS_X1
  wire $auto$rtlil.cc:3016:NotGate$304
  attribute \capacitance "0.965214"
  wire input 3 \CK
  attribute \capacitance "1.163714"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.355893"
  wire input 4 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$305
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$306
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$303
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$304
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.586000"
attribute \whitebox 1
module \DFFS_X2
  wire $auto$rtlil.cc:3016:NotGate$308
  attribute \capacitance "0.968853"
  wire input 3 \CK
  attribute \capacitance "1.163041"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.333554"
  wire input 4 \SN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$309
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$310
    connect \C \CK
    connect \D \D
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$307
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$308
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \DFF_X1
  attribute \capacitance "0.949653"
  wire input 3 \CK
  attribute \capacitance "1.140290"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 4 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$311
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$312
    connect \C \CK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "5.054000"
attribute \whitebox 1
module \DFF_X2
  attribute \capacitance "0.930494"
  wire input 3 \CK
  attribute \capacitance "1.127600"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 4 \QN
  cell $_NOT_ $auto$liberty.cc:239:create_ff$313
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$314
    connect \C \CK
    connect \D \D
    connect \Q \IQ
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \DLH_X1
  attribute \capacitance "0.914139"
  wire input 1 \D
  attribute \capacitance "0.985498"
  wire input 2 \G
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$315
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$316
    connect \D \D
    connect \E \G
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \DLH_X2
  attribute \capacitance "1.161008"
  wire input 1 \D
  attribute \capacitance "0.987008"
  wire input 2 \G
  wire \IQ
  wire \IQN
  wire output 3 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$317
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$318
    connect \D \D
    connect \E \G
    connect \Q \IQ
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \DLL_X1
  wire $auto$rtlil.cc:3016:NotGate$320
  attribute \capacitance "0.883012"
  wire input 1 \D
  attribute \capacitance "0.989103"
  wire input 3 \GN
  wire \IQ
  wire \IQN
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$321
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$322
    connect \D \D
    connect \E \GN
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$319
    connect \A \GN
    connect \Y $auto$rtlil.cc:3016:NotGate$320
  end
  connect \Q \IQ
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \DLL_X2
  wire $auto$rtlil.cc:3016:NotGate$324
  attribute \capacitance "1.130534"
  wire input 1 \D
  attribute \capacitance "0.982609"
  wire input 3 \GN
  wire \IQ
  wire \IQN
  wire output 2 \Q
  cell $_NOT_ $auto$liberty.cc:322:create_latch$325
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_N_ $auto$liberty.cc:382:create_latch$326
    connect \D \D
    connect \E \GN
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$323
    connect \A \GN
    connect \Y $auto$rtlil.cc:3016:NotGate$324
  end
  connect \Q \IQ
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.256000"
attribute \whitebox 1
module \FA_X1
  wire $auto$rtlil.cc:3017:AndGate$328
  wire $auto$rtlil.cc:3017:AndGate$332
  wire $auto$rtlil.cc:3019:OrGate$330
  wire $auto$rtlil.cc:3019:OrGate$334
  wire $auto$rtlil.cc:3021:XorGate$336
  wire $auto$rtlil.cc:3021:XorGate$338
  attribute \capacitance "3.745709"
  wire input 1 \A
  attribute \capacitance "3.471985"
  wire input 2 \B
  attribute \capacitance "2.762078"
  wire input 3 \CI
  wire output 4 \CO
  wire output 5 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$327
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$328
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$331
    connect \A \CI
    connect \B $auto$rtlil.cc:3019:OrGate$330
    connect \Y $auto$rtlil.cc:3017:AndGate$332
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$329
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3019:OrGate$330
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$333
    connect \A $auto$rtlil.cc:3017:AndGate$328
    connect \B $auto$rtlil.cc:3017:AndGate$332
    connect \Y $auto$rtlil.cc:3019:OrGate$334
  end
  cell $specify2 $auto$liberty.cc:737:execute$339
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$340
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \CI
  end
  cell $specify2 $auto$liberty.cc:737:execute$341
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$342
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$343
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$344
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$335
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$336
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$337
    connect \A \CI
    connect \B $auto$rtlil.cc:3021:XorGate$336
    connect \Y $auto$rtlil.cc:3021:XorGate$338
  end
  connect \CO $auto$rtlil.cc:3019:OrGate$334
  connect \S $auto$rtlil.cc:3021:XorGate$338
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \FILLCELL_X1
end
attribute \liberty_cell 1
attribute \area "4.256000"
attribute \whitebox 1
module \FILLCELL_X16
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \FILLCELL_X2
end
attribute \liberty_cell 1
attribute \area "8.512000"
attribute \whitebox 1
module \FILLCELL_X32
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \FILLCELL_X4
end
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \FILLCELL_X8
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \HA_X1
  wire $auto$rtlil.cc:3017:AndGate$346
  wire $auto$rtlil.cc:3021:XorGate$348
  attribute \capacitance "3.185865"
  wire input 1 \A
  attribute \capacitance "3.447793"
  wire input 2 \B
  wire output 3 \CO
  wire output 4 \S
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$345
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$346
  end
  cell $specify2 $auto$liberty.cc:737:execute$349
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$350
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$351
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \S
    connect \EN 1'1
    connect \SRC \A
  end
  cell $specify2 $auto$liberty.cc:737:execute$352
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \CO
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$347
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$348
  end
  connect \CO $auto$rtlil.cc:3017:AndGate$346
  connect \S $auto$rtlil.cc:3021:XorGate$348
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.532000"
attribute \whitebox 1
module \INV_X1
  wire $auto$rtlil.cc:3016:NotGate$354
  attribute \capacitance "1.700230"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$353
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$354
  end
  cell $specify2 $auto$liberty.cc:737:execute$355
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$354
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \INV_X16
  wire $auto$rtlil.cc:3016:NotGate$366
  attribute \capacitance "25.228138"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$365
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$366
  end
  cell $specify2 $auto$liberty.cc:737:execute$367
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$366
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \INV_X2
  wire $auto$rtlil.cc:3016:NotGate$357
  attribute \capacitance "3.250891"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$356
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$357
  end
  cell $specify2 $auto$liberty.cc:737:execute$358
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$357
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "8.778000"
attribute \whitebox 1
module \INV_X32
  wire $auto$rtlil.cc:3016:NotGate$369
  attribute \capacitance "49.191468"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$368
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$369
  end
  cell $specify2 $auto$liberty.cc:737:execute$370
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$369
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \INV_X4
  wire $auto$rtlil.cc:3016:NotGate$360
  attribute \capacitance "6.258425"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$359
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$360
  end
  cell $specify2 $auto$liberty.cc:737:execute$361
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$360
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \INV_X8
  wire $auto$rtlil.cc:3016:NotGate$363
  attribute \capacitance "11.810652"
  wire input 1 \A
  wire output 2 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$362
    connect \A \A
    connect \Y $auto$rtlil.cc:3016:NotGate$363
  end
  cell $specify2 $auto$liberty.cc:737:execute$364
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$363
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.532000"
attribute \whitebox 1
module \LOGIC0_X1
  wire output 1 \Z
  connect \Z 1'0
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.532000"
attribute \whitebox 1
module \LOGIC1_X1
  wire output 1 \Z
  connect \Z 1'1
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \MUX2_X1
  wire $auto$rtlil.cc:3016:NotGate$374
  wire $auto$rtlil.cc:3017:AndGate$372
  wire $auto$rtlil.cc:3017:AndGate$376
  wire $auto$rtlil.cc:3019:OrGate$378
  attribute \capacitance "0.946420"
  wire input 1 \A
  attribute \capacitance "0.944775"
  wire input 2 \B
  attribute \capacitance "1.919942"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$371
    connect \A \S
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$372
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$375
    connect \A \A
    connect \B $auto$rtlil.cc:3016:NotGate$374
    connect \Y $auto$rtlil.cc:3017:AndGate$376
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$377
    connect \A $auto$rtlil.cc:3017:AndGate$372
    connect \B $auto$rtlil.cc:3017:AndGate$376
    connect \Y $auto$rtlil.cc:3019:OrGate$378
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$373
    connect \A \S
    connect \Y $auto$rtlil.cc:3016:NotGate$374
  end
  cell $specify2 $auto$liberty.cc:737:execute$379
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$380
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$381
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z $auto$rtlil.cc:3019:OrGate$378
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \MUX2_X2
  wire $auto$rtlil.cc:3016:NotGate$385
  wire $auto$rtlil.cc:3017:AndGate$383
  wire $auto$rtlil.cc:3017:AndGate$387
  wire $auto$rtlil.cc:3019:OrGate$389
  attribute \capacitance "1.592289"
  wire input 1 \A
  attribute \capacitance "1.735083"
  wire input 2 \B
  attribute \capacitance "2.624002"
  wire input 3 \S
  wire output 4 \Z
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$382
    connect \A \S
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$383
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$386
    connect \A \A
    connect \B $auto$rtlil.cc:3016:NotGate$385
    connect \Y $auto$rtlil.cc:3017:AndGate$387
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$388
    connect \A $auto$rtlil.cc:3017:AndGate$383
    connect \B $auto$rtlil.cc:3017:AndGate$387
    connect \Y $auto$rtlil.cc:3019:OrGate$389
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$384
    connect \A \S
    connect \Y $auto$rtlil.cc:3016:NotGate$385
  end
  cell $specify2 $auto$liberty.cc:737:execute$390
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \S
  end
  cell $specify2 $auto$liberty.cc:737:execute$391
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$392
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  connect \Z $auto$rtlil.cc:3019:OrGate$389
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \NAND2_X1
  wire $auto$rtlil.cc:3016:NotGate$396
  wire $auto$rtlil.cc:3017:AndGate$394
  attribute \capacitance "1.599032"
  wire input 1 \A1
  attribute \capacitance "1.664199"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$393
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$394
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$395
    connect \A $auto$rtlil.cc:3017:AndGate$394
    connect \Y $auto$rtlil.cc:3016:NotGate$396
  end
  cell $specify2 $auto$liberty.cc:737:execute$397
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$398
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$396
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NAND2_X2
  wire $auto$rtlil.cc:3016:NotGate$402
  wire $auto$rtlil.cc:3017:AndGate$400
  attribute \capacitance "3.053103"
  wire input 1 \A1
  attribute \capacitance "3.450993"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$399
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$400
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$401
    connect \A $auto$rtlil.cc:3017:AndGate$400
    connect \Y $auto$rtlil.cc:3016:NotGate$402
  end
  cell $specify2 $auto$liberty.cc:737:execute$403
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$404
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$402
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NAND2_X4
  wire $auto$rtlil.cc:3016:NotGate$408
  wire $auto$rtlil.cc:3017:AndGate$406
  attribute \capacitance "5.954965"
  wire input 1 \A1
  attribute \capacitance "6.201850"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$405
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$406
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$407
    connect \A $auto$rtlil.cc:3017:AndGate$406
    connect \Y $auto$rtlil.cc:3016:NotGate$408
  end
  cell $specify2 $auto$liberty.cc:737:execute$409
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$410
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$408
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \NAND3_X1
  wire $auto$rtlil.cc:3016:NotGate$416
  wire $auto$rtlil.cc:3017:AndGate$412
  wire $auto$rtlil.cc:3017:AndGate$414
  attribute \capacitance "1.590286"
  wire input 1 \A1
  attribute \capacitance "1.621225"
  wire input 2 \A2
  attribute \capacitance "1.650377"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$411
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$412
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$413
    connect \A $auto$rtlil.cc:3017:AndGate$412
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$414
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$415
    connect \A $auto$rtlil.cc:3017:AndGate$414
    connect \Y $auto$rtlil.cc:3016:NotGate$416
  end
  cell $specify2 $auto$liberty.cc:737:execute$417
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$418
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$419
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$416
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \NAND3_X2
  wire $auto$rtlil.cc:3016:NotGate$425
  wire $auto$rtlil.cc:3017:AndGate$421
  wire $auto$rtlil.cc:3017:AndGate$423
  attribute \capacitance "2.977805"
  wire input 1 \A1
  attribute \capacitance "3.286375"
  wire input 2 \A2
  attribute \capacitance "3.558898"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$420
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$421
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$422
    connect \A $auto$rtlil.cc:3017:AndGate$421
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$423
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$424
    connect \A $auto$rtlil.cc:3017:AndGate$423
    connect \Y $auto$rtlil.cc:3016:NotGate$425
  end
  cell $specify2 $auto$liberty.cc:737:execute$426
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$427
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$428
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$425
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \NAND3_X4
  wire $auto$rtlil.cc:3016:NotGate$434
  wire $auto$rtlil.cc:3017:AndGate$430
  wire $auto$rtlil.cc:3017:AndGate$432
  attribute \capacitance "6.251026"
  wire input 1 \A1
  attribute \capacitance "6.913977"
  wire input 2 \A2
  attribute \capacitance "7.155898"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$429
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$430
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$431
    connect \A $auto$rtlil.cc:3017:AndGate$430
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$432
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$433
    connect \A $auto$rtlil.cc:3017:AndGate$432
    connect \Y $auto$rtlil.cc:3016:NotGate$434
  end
  cell $specify2 $auto$liberty.cc:737:execute$435
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$436
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$437
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$434
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NAND4_X1
  wire $auto$rtlil.cc:3016:NotGate$445
  wire $auto$rtlil.cc:3017:AndGate$439
  wire $auto$rtlil.cc:3017:AndGate$441
  wire $auto$rtlil.cc:3017:AndGate$443
  attribute \capacitance "1.522092"
  wire input 1 \A1
  attribute \capacitance "1.595210"
  wire input 2 \A2
  attribute \capacitance "1.638090"
  wire input 4 \A3
  attribute \capacitance "1.659913"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$438
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$439
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$440
    connect \A $auto$rtlil.cc:3017:AndGate$439
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$441
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$442
    connect \A $auto$rtlil.cc:3017:AndGate$441
    connect \B \A4
    connect \Y $auto$rtlil.cc:3017:AndGate$443
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$444
    connect \A $auto$rtlil.cc:3017:AndGate$443
    connect \Y $auto$rtlil.cc:3016:NotGate$445
  end
  cell $specify2 $auto$liberty.cc:737:execute$446
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$447
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$448
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$449
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$445
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NAND4_X2
  wire $auto$rtlil.cc:3016:NotGate$457
  wire $auto$rtlil.cc:3017:AndGate$451
  wire $auto$rtlil.cc:3017:AndGate$453
  wire $auto$rtlil.cc:3017:AndGate$455
  attribute \capacitance "2.922235"
  wire input 1 \A1
  attribute \capacitance "3.274809"
  wire input 2 \A2
  attribute \capacitance "3.476345"
  wire input 4 \A3
  attribute \capacitance "3.821420"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$450
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$451
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$452
    connect \A $auto$rtlil.cc:3017:AndGate$451
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$453
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$454
    connect \A $auto$rtlil.cc:3017:AndGate$453
    connect \B \A4
    connect \Y $auto$rtlil.cc:3017:AndGate$455
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$456
    connect \A $auto$rtlil.cc:3017:AndGate$455
    connect \Y $auto$rtlil.cc:3016:NotGate$457
  end
  cell $specify2 $auto$liberty.cc:737:execute$458
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$459
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$460
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$461
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$457
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.788000"
attribute \whitebox 1
module \NAND4_X4
  wire $auto$rtlil.cc:3016:NotGate$469
  wire $auto$rtlil.cc:3017:AndGate$463
  wire $auto$rtlil.cc:3017:AndGate$465
  wire $auto$rtlil.cc:3017:AndGate$467
  attribute \capacitance "5.652047"
  wire input 1 \A1
  attribute \capacitance "5.794997"
  wire input 2 \A2
  attribute \capacitance "5.905165"
  wire input 4 \A3
  attribute \capacitance "6.095535"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$462
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3017:AndGate$463
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$464
    connect \A $auto$rtlil.cc:3017:AndGate$463
    connect \B \A3
    connect \Y $auto$rtlil.cc:3017:AndGate$465
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$466
    connect \A $auto$rtlil.cc:3017:AndGate$465
    connect \B \A4
    connect \Y $auto$rtlil.cc:3017:AndGate$467
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$468
    connect \A $auto$rtlil.cc:3017:AndGate$467
    connect \Y $auto$rtlil.cc:3016:NotGate$469
  end
  cell $specify2 $auto$liberty.cc:737:execute$470
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$471
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$472
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$473
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$469
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "0.798000"
attribute \whitebox 1
module \NOR2_X1
  wire $auto$rtlil.cc:3016:NotGate$477
  wire $auto$rtlil.cc:3019:OrGate$475
  attribute \capacitance "1.714471"
  wire input 1 \A1
  attribute \capacitance "1.651345"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$474
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$475
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$476
    connect \A $auto$rtlil.cc:3019:OrGate$475
    connect \Y $auto$rtlil.cc:3016:NotGate$477
  end
  cell $specify2 $auto$liberty.cc:737:execute$478
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$479
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$477
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NOR2_X2
  wire $auto$rtlil.cc:3016:NotGate$483
  wire $auto$rtlil.cc:3019:OrGate$481
  attribute \capacitance "3.293307"
  wire input 1 \A1
  attribute \capacitance "3.346923"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$480
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$481
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$482
    connect \A $auto$rtlil.cc:3019:OrGate$481
    connect \Y $auto$rtlil.cc:3016:NotGate$483
  end
  cell $specify2 $auto$liberty.cc:737:execute$484
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$485
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$483
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NOR2_X4
  wire $auto$rtlil.cc:3016:NotGate$489
  wire $auto$rtlil.cc:3019:OrGate$487
  attribute \capacitance "6.773059"
  wire input 1 \A1
  attribute \capacitance "6.683366"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$486
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$487
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$488
    connect \A $auto$rtlil.cc:3019:OrGate$487
    connect \Y $auto$rtlil.cc:3016:NotGate$489
  end
  cell $specify2 $auto$liberty.cc:737:execute$490
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$491
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$489
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \NOR3_X1
  wire $auto$rtlil.cc:3016:NotGate$497
  wire $auto$rtlil.cc:3019:OrGate$493
  wire $auto$rtlil.cc:3019:OrGate$495
  attribute \capacitance "1.763571"
  wire input 1 \A1
  attribute \capacitance "1.663842"
  wire input 2 \A2
  attribute \capacitance "1.616298"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$492
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$493
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$494
    connect \A $auto$rtlil.cc:3019:OrGate$493
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$495
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$496
    connect \A $auto$rtlil.cc:3019:OrGate$495
    connect \Y $auto$rtlil.cc:3016:NotGate$497
  end
  cell $specify2 $auto$liberty.cc:737:execute$498
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$499
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$500
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$497
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \NOR3_X2
  wire $auto$rtlil.cc:3016:NotGate$506
  wire $auto$rtlil.cc:3019:OrGate$502
  wire $auto$rtlil.cc:3019:OrGate$504
  attribute \capacitance "3.365192"
  wire input 1 \A1
  attribute \capacitance "3.430457"
  wire input 2 \A2
  attribute \capacitance "3.442792"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$501
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$502
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$503
    connect \A $auto$rtlil.cc:3019:OrGate$502
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$504
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$505
    connect \A $auto$rtlil.cc:3019:OrGate$504
    connect \Y $auto$rtlil.cc:3016:NotGate$506
  end
  cell $specify2 $auto$liberty.cc:737:execute$507
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$508
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$509
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$506
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \NOR3_X4
  wire $auto$rtlil.cc:3016:NotGate$515
  wire $auto$rtlil.cc:3019:OrGate$511
  wire $auto$rtlil.cc:3019:OrGate$513
  attribute \capacitance "6.514946"
  wire input 1 \A1
  attribute \capacitance "6.171360"
  wire input 2 \A2
  attribute \capacitance "6.105358"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$510
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$511
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$512
    connect \A $auto$rtlil.cc:3019:OrGate$511
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$513
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$514
    connect \A $auto$rtlil.cc:3019:OrGate$513
    connect \Y $auto$rtlil.cc:3016:NotGate$515
  end
  cell $specify2 $auto$liberty.cc:737:execute$516
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$517
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$518
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$515
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \NOR4_X1
  wire $auto$rtlil.cc:3016:NotGate$526
  wire $auto$rtlil.cc:3019:OrGate$520
  wire $auto$rtlil.cc:3019:OrGate$522
  wire $auto$rtlil.cc:3019:OrGate$524
  attribute \capacitance "1.736804"
  wire input 1 \A1
  attribute \capacitance "1.674130"
  wire input 2 \A2
  attribute \capacitance "1.635974"
  wire input 4 \A3
  attribute \capacitance "1.605950"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$519
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$520
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$521
    connect \A $auto$rtlil.cc:3019:OrGate$520
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$522
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$523
    connect \A $auto$rtlil.cc:3019:OrGate$522
    connect \B \A4
    connect \Y $auto$rtlil.cc:3019:OrGate$524
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$525
    connect \A $auto$rtlil.cc:3019:OrGate$524
    connect \Y $auto$rtlil.cc:3016:NotGate$526
  end
  cell $specify2 $auto$liberty.cc:737:execute$527
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$528
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$529
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$530
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$526
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \NOR4_X2
  wire $auto$rtlil.cc:3016:NotGate$538
  wire $auto$rtlil.cc:3019:OrGate$532
  wire $auto$rtlil.cc:3019:OrGate$534
  wire $auto$rtlil.cc:3019:OrGate$536
  attribute \capacitance "3.390672"
  wire input 1 \A1
  attribute \capacitance "3.409886"
  wire input 2 \A2
  attribute \capacitance "3.519213"
  wire input 4 \A3
  attribute \capacitance "3.614957"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$531
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$532
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$533
    connect \A $auto$rtlil.cc:3019:OrGate$532
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$534
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$535
    connect \A $auto$rtlil.cc:3019:OrGate$534
    connect \B \A4
    connect \Y $auto$rtlil.cc:3019:OrGate$536
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$537
    connect \A $auto$rtlil.cc:3019:OrGate$536
    connect \Y $auto$rtlil.cc:3016:NotGate$538
  end
  cell $specify2 $auto$liberty.cc:737:execute$539
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$540
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$541
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$542
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$538
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.788000"
attribute \whitebox 1
module \NOR4_X4
  wire $auto$rtlil.cc:3016:NotGate$550
  wire $auto$rtlil.cc:3019:OrGate$544
  wire $auto$rtlil.cc:3019:OrGate$546
  wire $auto$rtlil.cc:3019:OrGate$548
  attribute \capacitance "6.569444"
  wire input 1 \A1
  attribute \capacitance "6.198845"
  wire input 2 \A2
  attribute \capacitance "6.081284"
  wire input 4 \A3
  attribute \capacitance "6.026564"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$543
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$544
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$545
    connect \A $auto$rtlil.cc:3019:OrGate$544
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$546
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$547
    connect \A $auto$rtlil.cc:3019:OrGate$546
    connect \B \A4
    connect \Y $auto$rtlil.cc:3019:OrGate$548
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$549
    connect \A $auto$rtlil.cc:3019:OrGate$548
    connect \Y $auto$rtlil.cc:3016:NotGate$550
  end
  cell $specify2 $auto$liberty.cc:737:execute$551
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$552
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$553
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$554
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$550
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OAI211_X1
  wire $auto$rtlil.cc:3016:NotGate$643
  wire $auto$rtlil.cc:3017:AndGate$639
  wire $auto$rtlil.cc:3017:AndGate$641
  wire $auto$rtlil.cc:3019:OrGate$637
  attribute \capacitance "1.614241"
  wire input 1 \A
  attribute \capacitance "1.657276"
  wire input 2 \B
  attribute \capacitance "1.595175"
  wire input 4 \C1
  attribute \capacitance "1.555656"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$638
    connect \A $auto$rtlil.cc:3019:OrGate$637
    connect \B \A
    connect \Y $auto$rtlil.cc:3017:AndGate$639
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$640
    connect \A $auto$rtlil.cc:3017:AndGate$639
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$641
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$636
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$637
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$642
    connect \A $auto$rtlil.cc:3017:AndGate$641
    connect \Y $auto$rtlil.cc:3016:NotGate$643
  end
  cell $specify2 $auto$liberty.cc:737:execute$644
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$645
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$646
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$647
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$643
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \OAI211_X2
  wire $auto$rtlil.cc:3016:NotGate$655
  wire $auto$rtlil.cc:3017:AndGate$651
  wire $auto$rtlil.cc:3017:AndGate$653
  wire $auto$rtlil.cc:3019:OrGate$649
  attribute \capacitance "3.331182"
  wire input 1 \A
  attribute \capacitance "3.207926"
  wire input 2 \B
  attribute \capacitance "2.995510"
  wire input 4 \C1
  attribute \capacitance "3.220988"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$650
    connect \A $auto$rtlil.cc:3019:OrGate$649
    connect \B \A
    connect \Y $auto$rtlil.cc:3017:AndGate$651
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$652
    connect \A $auto$rtlil.cc:3017:AndGate$651
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$653
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$648
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$649
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$654
    connect \A $auto$rtlil.cc:3017:AndGate$653
    connect \Y $auto$rtlil.cc:3016:NotGate$655
  end
  cell $specify2 $auto$liberty.cc:737:execute$656
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$657
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$658
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$659
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$655
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \OAI211_X4
  wire $auto$rtlil.cc:3016:NotGate$667
  wire $auto$rtlil.cc:3017:AndGate$663
  wire $auto$rtlil.cc:3017:AndGate$665
  wire $auto$rtlil.cc:3019:OrGate$661
  attribute \capacitance "6.364038"
  wire input 1 \A
  attribute \capacitance "6.550739"
  wire input 2 \B
  attribute \capacitance "6.206207"
  wire input 4 \C1
  attribute \capacitance "6.423357"
  wire input 5 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$662
    connect \A $auto$rtlil.cc:3019:OrGate$661
    connect \B \A
    connect \Y $auto$rtlil.cc:3017:AndGate$663
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$664
    connect \A $auto$rtlil.cc:3017:AndGate$663
    connect \B \B
    connect \Y $auto$rtlil.cc:3017:AndGate$665
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$660
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$661
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$666
    connect \A $auto$rtlil.cc:3017:AndGate$665
    connect \Y $auto$rtlil.cc:3016:NotGate$667
  end
  cell $specify2 $auto$liberty.cc:737:execute$668
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$669
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$670
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$671
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$667
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \OAI21_X1
  wire $auto$rtlil.cc:3016:NotGate$560
  wire $auto$rtlil.cc:3017:AndGate$558
  wire $auto$rtlil.cc:3019:OrGate$556
  attribute \capacitance "1.670716"
  wire input 1 \A
  attribute \capacitance "1.662050"
  wire input 3 \B1
  attribute \capacitance "1.571893"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$557
    connect \A \A
    connect \B $auto$rtlil.cc:3019:OrGate$556
    connect \Y $auto$rtlil.cc:3017:AndGate$558
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$555
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$556
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$559
    connect \A $auto$rtlil.cc:3017:AndGate$558
    connect \Y $auto$rtlil.cc:3016:NotGate$560
  end
  cell $specify2 $auto$liberty.cc:737:execute$561
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$562
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$563
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$560
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \OAI21_X2
  wire $auto$rtlil.cc:3016:NotGate$569
  wire $auto$rtlil.cc:3017:AndGate$567
  wire $auto$rtlil.cc:3019:OrGate$565
  attribute \capacitance "3.180718"
  wire input 1 \A
  attribute \capacitance "3.100793"
  wire input 3 \B1
  attribute \capacitance "3.328943"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$566
    connect \A \A
    connect \B $auto$rtlil.cc:3019:OrGate$565
    connect \Y $auto$rtlil.cc:3017:AndGate$567
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$564
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$565
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$568
    connect \A $auto$rtlil.cc:3017:AndGate$567
    connect \Y $auto$rtlil.cc:3016:NotGate$569
  end
  cell $specify2 $auto$liberty.cc:737:execute$570
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$571
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$572
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$569
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \OAI21_X4
  wire $auto$rtlil.cc:3016:NotGate$578
  wire $auto$rtlil.cc:3017:AndGate$576
  wire $auto$rtlil.cc:3019:OrGate$574
  attribute \capacitance "6.194658"
  wire input 1 \A
  attribute \capacitance "6.351550"
  wire input 3 \B1
  attribute \capacitance "6.500426"
  wire input 4 \B2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$575
    connect \A \A
    connect \B $auto$rtlil.cc:3019:OrGate$574
    connect \Y $auto$rtlil.cc:3017:AndGate$576
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$573
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$574
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$577
    connect \A $auto$rtlil.cc:3017:AndGate$576
    connect \Y $auto$rtlil.cc:3016:NotGate$578
  end
  cell $specify2 $auto$liberty.cc:737:execute$579
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$580
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$581
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$578
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \OAI221_X1
  wire $auto$rtlil.cc:3016:NotGate$681
  wire $auto$rtlil.cc:3017:AndGate$675
  wire $auto$rtlil.cc:3017:AndGate$679
  wire $auto$rtlil.cc:3019:OrGate$673
  wire $auto$rtlil.cc:3019:OrGate$677
  attribute \capacitance "1.630225"
  wire input 1 \A
  attribute \capacitance "1.655378"
  wire input 3 \B1
  attribute \capacitance "1.605417"
  wire input 4 \B2
  attribute \capacitance "1.569676"
  wire input 5 \C1
  attribute \capacitance "1.583349"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$674
    connect \A $auto$rtlil.cc:3019:OrGate$673
    connect \B \A
    connect \Y $auto$rtlil.cc:3017:AndGate$675
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$678
    connect \A $auto$rtlil.cc:3017:AndGate$675
    connect \B $auto$rtlil.cc:3019:OrGate$677
    connect \Y $auto$rtlil.cc:3017:AndGate$679
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$672
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$673
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$676
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$677
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$680
    connect \A $auto$rtlil.cc:3017:AndGate$679
    connect \Y $auto$rtlil.cc:3016:NotGate$681
  end
  cell $specify2 $auto$liberty.cc:737:execute$682
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$683
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$684
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$685
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$686
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$681
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \OAI221_X2
  wire $auto$rtlil.cc:3016:NotGate$696
  wire $auto$rtlil.cc:3017:AndGate$690
  wire $auto$rtlil.cc:3017:AndGate$694
  wire $auto$rtlil.cc:3019:OrGate$688
  wire $auto$rtlil.cc:3019:OrGate$692
  attribute \capacitance "3.536380"
  wire input 1 \A
  attribute \capacitance "3.477443"
  wire input 3 \B1
  attribute \capacitance "3.124702"
  wire input 4 \B2
  attribute \capacitance "2.996374"
  wire input 5 \C1
  attribute \capacitance "3.245202"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$689
    connect \A $auto$rtlil.cc:3019:OrGate$688
    connect \B \A
    connect \Y $auto$rtlil.cc:3017:AndGate$690
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$693
    connect \A $auto$rtlil.cc:3017:AndGate$690
    connect \B $auto$rtlil.cc:3019:OrGate$692
    connect \Y $auto$rtlil.cc:3017:AndGate$694
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$687
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$688
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$691
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$692
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$695
    connect \A $auto$rtlil.cc:3017:AndGate$694
    connect \Y $auto$rtlil.cc:3016:NotGate$696
  end
  cell $specify2 $auto$liberty.cc:737:execute$697
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$698
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$699
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$700
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$701
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$696
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \OAI221_X4
  wire $auto$rtlil.cc:3016:NotGate$711
  wire $auto$rtlil.cc:3016:NotGate$713
  wire $auto$rtlil.cc:3016:NotGate$715
  wire $auto$rtlil.cc:3017:AndGate$705
  wire $auto$rtlil.cc:3017:AndGate$709
  wire $auto$rtlil.cc:3019:OrGate$703
  wire $auto$rtlil.cc:3019:OrGate$707
  attribute \capacitance "1.643414"
  wire input 1 \A
  attribute \capacitance "1.672754"
  wire input 3 \B1
  attribute \capacitance "1.653010"
  wire input 4 \B2
  attribute \capacitance "1.548184"
  wire input 5 \C1
  attribute \capacitance "1.584488"
  wire input 6 \C2
  wire output 2 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$704
    connect \A $auto$rtlil.cc:3019:OrGate$703
    connect \B \A
    connect \Y $auto$rtlil.cc:3017:AndGate$705
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$708
    connect \A $auto$rtlil.cc:3017:AndGate$705
    connect \B $auto$rtlil.cc:3019:OrGate$707
    connect \Y $auto$rtlil.cc:3017:AndGate$709
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$702
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$703
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$706
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$707
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$710
    connect \A $auto$rtlil.cc:3017:AndGate$709
    connect \Y $auto$rtlil.cc:3016:NotGate$711
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$712
    connect \A $auto$rtlil.cc:3016:NotGate$711
    connect \Y $auto$rtlil.cc:3016:NotGate$713
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$714
    connect \A $auto$rtlil.cc:3016:NotGate$713
    connect \Y $auto$rtlil.cc:3016:NotGate$715
  end
  cell $specify2 $auto$liberty.cc:737:execute$716
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$717
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$718
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$719
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$720
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$715
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \OAI222_X1
  wire $auto$rtlil.cc:3016:NotGate$732
  wire $auto$rtlil.cc:3017:AndGate$726
  wire $auto$rtlil.cc:3017:AndGate$730
  wire $auto$rtlil.cc:3019:OrGate$722
  wire $auto$rtlil.cc:3019:OrGate$724
  wire $auto$rtlil.cc:3019:OrGate$728
  attribute \capacitance "1.576587"
  wire input 1 \A1
  attribute \capacitance "1.594615"
  wire input 2 \A2
  attribute \capacitance "1.617471"
  wire input 4 \B1
  attribute \capacitance "1.620241"
  wire input 5 \B2
  attribute \capacitance "1.596415"
  wire input 6 \C1
  attribute \capacitance "1.571112"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$725
    connect \A $auto$rtlil.cc:3019:OrGate$722
    connect \B $auto$rtlil.cc:3019:OrGate$724
    connect \Y $auto$rtlil.cc:3017:AndGate$726
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$729
    connect \A $auto$rtlil.cc:3017:AndGate$726
    connect \B $auto$rtlil.cc:3019:OrGate$728
    connect \Y $auto$rtlil.cc:3017:AndGate$730
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$721
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$722
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$723
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$724
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$727
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$728
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$731
    connect \A $auto$rtlil.cc:3017:AndGate$730
    connect \Y $auto$rtlil.cc:3016:NotGate$732
  end
  cell $specify2 $auto$liberty.cc:737:execute$733
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$734
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$735
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$736
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$737
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$738
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$732
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \OAI222_X2
  wire $auto$rtlil.cc:3016:NotGate$750
  wire $auto$rtlil.cc:3017:AndGate$744
  wire $auto$rtlil.cc:3017:AndGate$748
  wire $auto$rtlil.cc:3019:OrGate$740
  wire $auto$rtlil.cc:3019:OrGate$742
  wire $auto$rtlil.cc:3019:OrGate$746
  attribute \capacitance "3.228228"
  wire input 1 \A1
  attribute \capacitance "3.000864"
  wire input 2 \A2
  attribute \capacitance "3.303845"
  wire input 4 \B1
  attribute \capacitance "2.999420"
  wire input 5 \B2
  attribute \capacitance "3.363464"
  wire input 6 \C1
  attribute \capacitance "3.074139"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$743
    connect \A $auto$rtlil.cc:3019:OrGate$740
    connect \B $auto$rtlil.cc:3019:OrGate$742
    connect \Y $auto$rtlil.cc:3017:AndGate$744
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$747
    connect \A $auto$rtlil.cc:3017:AndGate$744
    connect \B $auto$rtlil.cc:3019:OrGate$746
    connect \Y $auto$rtlil.cc:3017:AndGate$748
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$739
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$740
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$741
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$742
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$745
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$746
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$749
    connect \A $auto$rtlil.cc:3017:AndGate$748
    connect \Y $auto$rtlil.cc:3016:NotGate$750
  end
  cell $specify2 $auto$liberty.cc:737:execute$751
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$752
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$753
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$754
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$755
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$756
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$750
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.724000"
attribute \whitebox 1
module \OAI222_X4
  wire $auto$rtlil.cc:3016:NotGate$768
  wire $auto$rtlil.cc:3016:NotGate$770
  wire $auto$rtlil.cc:3016:NotGate$772
  wire $auto$rtlil.cc:3017:AndGate$762
  wire $auto$rtlil.cc:3017:AndGate$766
  wire $auto$rtlil.cc:3019:OrGate$758
  wire $auto$rtlil.cc:3019:OrGate$760
  wire $auto$rtlil.cc:3019:OrGate$764
  attribute \capacitance "1.578915"
  wire input 1 \A1
  attribute \capacitance "1.574249"
  wire input 2 \A2
  attribute \capacitance "1.623590"
  wire input 4 \B1
  attribute \capacitance "1.612659"
  wire input 5 \B2
  attribute \capacitance "1.657646"
  wire input 6 \C1
  attribute \capacitance "1.641558"
  wire input 7 \C2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$761
    connect \A $auto$rtlil.cc:3019:OrGate$758
    connect \B $auto$rtlil.cc:3019:OrGate$760
    connect \Y $auto$rtlil.cc:3017:AndGate$762
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$765
    connect \A $auto$rtlil.cc:3017:AndGate$762
    connect \B $auto$rtlil.cc:3019:OrGate$764
    connect \Y $auto$rtlil.cc:3017:AndGate$766
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$757
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$758
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$759
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$760
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$763
    connect \A \C1
    connect \B \C2
    connect \Y $auto$rtlil.cc:3019:OrGate$764
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$767
    connect \A $auto$rtlil.cc:3017:AndGate$766
    connect \Y $auto$rtlil.cc:3016:NotGate$768
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$769
    connect \A $auto$rtlil.cc:3016:NotGate$768
    connect \Y $auto$rtlil.cc:3016:NotGate$770
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$771
    connect \A $auto$rtlil.cc:3016:NotGate$770
    connect \Y $auto$rtlil.cc:3016:NotGate$772
  end
  cell $specify2 $auto$liberty.cc:737:execute$773
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C2
  end
  cell $specify2 $auto$liberty.cc:737:execute$774
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \C1
  end
  cell $specify2 $auto$liberty.cc:737:execute$775
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$776
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$777
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$778
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$772
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OAI22_X1
  wire $auto$rtlil.cc:3016:NotGate$589
  wire $auto$rtlil.cc:3017:AndGate$587
  wire $auto$rtlil.cc:3019:OrGate$583
  wire $auto$rtlil.cc:3019:OrGate$585
  attribute \capacitance "1.671043"
  wire input 1 \A1
  attribute \capacitance "1.584237"
  wire input 2 \A2
  attribute \capacitance "1.665448"
  wire input 4 \B1
  attribute \capacitance "1.615611"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$586
    connect \A $auto$rtlil.cc:3019:OrGate$583
    connect \B $auto$rtlil.cc:3019:OrGate$585
    connect \Y $auto$rtlil.cc:3017:AndGate$587
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$582
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$583
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$584
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$585
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$588
    connect \A $auto$rtlil.cc:3017:AndGate$587
    connect \Y $auto$rtlil.cc:3016:NotGate$589
  end
  cell $specify2 $auto$liberty.cc:737:execute$590
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$591
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$592
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$593
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$589
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \OAI22_X2
  wire $auto$rtlil.cc:3016:NotGate$601
  wire $auto$rtlil.cc:3017:AndGate$599
  wire $auto$rtlil.cc:3019:OrGate$595
  wire $auto$rtlil.cc:3019:OrGate$597
  attribute \capacitance "3.132973"
  wire input 1 \A1
  attribute \capacitance "3.397133"
  wire input 2 \A2
  attribute \capacitance "3.160700"
  wire input 4 \B1
  attribute \capacitance "3.333146"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$598
    connect \A $auto$rtlil.cc:3019:OrGate$595
    connect \B $auto$rtlil.cc:3019:OrGate$597
    connect \Y $auto$rtlil.cc:3017:AndGate$599
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$594
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$595
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$596
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$597
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$600
    connect \A $auto$rtlil.cc:3017:AndGate$599
    connect \Y $auto$rtlil.cc:3016:NotGate$601
  end
  cell $specify2 $auto$liberty.cc:737:execute$602
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$603
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$604
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$605
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$601
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "4.522000"
attribute \whitebox 1
module \OAI22_X4
  wire $auto$rtlil.cc:3016:NotGate$613
  wire $auto$rtlil.cc:3017:AndGate$611
  wire $auto$rtlil.cc:3019:OrGate$607
  wire $auto$rtlil.cc:3019:OrGate$609
  attribute \capacitance "6.448126"
  wire input 1 \A1
  attribute \capacitance "6.523128"
  wire input 2 \A2
  attribute \capacitance "6.521216"
  wire input 4 \B1
  attribute \capacitance "6.481659"
  wire input 5 \B2
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$610
    connect \A $auto$rtlil.cc:3019:OrGate$607
    connect \B $auto$rtlil.cc:3019:OrGate$609
    connect \Y $auto$rtlil.cc:3017:AndGate$611
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$606
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$607
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$608
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$609
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$612
    connect \A $auto$rtlil.cc:3017:AndGate$611
    connect \Y $auto$rtlil.cc:3016:NotGate$613
  end
  cell $specify2 $auto$liberty.cc:737:execute$614
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$615
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$616
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$617
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$613
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \OAI33_X1
  wire $auto$rtlil.cc:3016:NotGate$629
  wire $auto$rtlil.cc:3017:AndGate$627
  wire $auto$rtlil.cc:3019:OrGate$619
  wire $auto$rtlil.cc:3019:OrGate$621
  wire $auto$rtlil.cc:3019:OrGate$623
  wire $auto$rtlil.cc:3019:OrGate$625
  attribute \capacitance "1.679872"
  wire input 1 \A1
  attribute \capacitance "1.617460"
  wire input 2 \A2
  attribute \capacitance "1.573439"
  wire input 4 \A3
  attribute \capacitance "1.651275"
  wire input 5 \B1
  attribute \capacitance "1.611999"
  wire input 6 \B2
  attribute \capacitance "1.581480"
  wire input 7 \B3
  wire output 3 \ZN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$626
    connect \A $auto$rtlil.cc:3019:OrGate$621
    connect \B $auto$rtlil.cc:3019:OrGate$625
    connect \Y $auto$rtlil.cc:3017:AndGate$627
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$618
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$619
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$620
    connect \A $auto$rtlil.cc:3019:OrGate$619
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$621
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$622
    connect \A \B1
    connect \B \B2
    connect \Y $auto$rtlil.cc:3019:OrGate$623
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$624
    connect \A $auto$rtlil.cc:3019:OrGate$623
    connect \B \B3
    connect \Y $auto$rtlil.cc:3019:OrGate$625
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$628
    connect \A $auto$rtlil.cc:3017:AndGate$627
    connect \Y $auto$rtlil.cc:3016:NotGate$629
  end
  cell $specify2 $auto$liberty.cc:737:execute$630
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B3
  end
  cell $specify2 $auto$liberty.cc:737:execute$631
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B2
  end
  cell $specify2 $auto$liberty.cc:737:execute$632
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B1
  end
  cell $specify2 $auto$liberty.cc:737:execute$633
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$634
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$635
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$629
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \OR2_X1
  wire $auto$rtlil.cc:3019:OrGate$780
  attribute \capacitance "0.946814"
  wire input 1 \A1
  attribute \capacitance "0.941939"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$779
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$780
  end
  cell $specify2 $auto$liberty.cc:737:execute$781
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$782
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$780
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OR2_X2
  wire $auto$rtlil.cc:3019:OrGate$784
  attribute \capacitance "1.745940"
  wire input 1 \A1
  attribute \capacitance "1.694286"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$783
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$784
  end
  cell $specify2 $auto$liberty.cc:737:execute$785
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$786
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$784
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \OR2_X4
  wire $auto$rtlil.cc:3019:OrGate$788
  attribute \capacitance "3.384966"
  wire input 1 \A1
  attribute \capacitance "3.454664"
  wire input 2 \A2
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$787
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$788
  end
  cell $specify2 $auto$liberty.cc:737:execute$789
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$790
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$788
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.330000"
attribute \whitebox 1
module \OR3_X1
  wire $auto$rtlil.cc:3019:OrGate$792
  wire $auto$rtlil.cc:3019:OrGate$794
  attribute \capacitance "0.959052"
  wire input 1 \A1
  attribute \capacitance "0.940092"
  wire input 2 \A2
  attribute \capacitance "0.921561"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$791
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$792
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$793
    connect \A $auto$rtlil.cc:3019:OrGate$792
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$794
  end
  cell $specify2 $auto$liberty.cc:737:execute$795
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$796
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$797
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$794
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \OR3_X2
  wire $auto$rtlil.cc:3019:OrGate$799
  wire $auto$rtlil.cc:3019:OrGate$801
  attribute \capacitance "1.747970"
  wire input 1 \A1
  attribute \capacitance "1.693050"
  wire input 2 \A2
  attribute \capacitance "1.672973"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$798
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$799
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$800
    connect \A $auto$rtlil.cc:3019:OrGate$799
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$801
  end
  cell $specify2 $auto$liberty.cc:737:execute$802
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$803
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$804
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$801
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \OR3_X4
  wire $auto$rtlil.cc:3019:OrGate$806
  wire $auto$rtlil.cc:3019:OrGate$808
  attribute \capacitance "3.374939"
  wire input 1 \A1
  attribute \capacitance "3.377189"
  wire input 2 \A2
  attribute \capacitance "3.394655"
  wire input 4 \A3
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$805
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$806
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$807
    connect \A $auto$rtlil.cc:3019:OrGate$806
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$808
  end
  cell $specify2 $auto$liberty.cc:737:execute$809
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$810
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$811
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$808
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \OR4_X1
  wire $auto$rtlil.cc:3019:OrGate$813
  wire $auto$rtlil.cc:3019:OrGate$815
  wire $auto$rtlil.cc:3019:OrGate$817
  attribute \capacitance "0.941245"
  wire input 1 \A1
  attribute \capacitance "0.938321"
  wire input 2 \A2
  attribute \capacitance "0.923766"
  wire input 4 \A3
  attribute \capacitance "0.914189"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$812
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$813
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$814
    connect \A $auto$rtlil.cc:3019:OrGate$813
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$815
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$816
    connect \A $auto$rtlil.cc:3019:OrGate$815
    connect \B \A4
    connect \Y $auto$rtlil.cc:3019:OrGate$817
  end
  cell $specify2 $auto$liberty.cc:737:execute$818
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$819
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$820
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$821
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$817
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.862000"
attribute \whitebox 1
module \OR4_X2
  wire $auto$rtlil.cc:3019:OrGate$823
  wire $auto$rtlil.cc:3019:OrGate$825
  wire $auto$rtlil.cc:3019:OrGate$827
  attribute \capacitance "1.723147"
  wire input 1 \A1
  attribute \capacitance "1.675133"
  wire input 2 \A2
  attribute \capacitance "1.648372"
  wire input 4 \A3
  attribute \capacitance "1.636906"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$822
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$823
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$824
    connect \A $auto$rtlil.cc:3019:OrGate$823
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$825
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$826
    connect \A $auto$rtlil.cc:3019:OrGate$825
    connect \B \A4
    connect \Y $auto$rtlil.cc:3019:OrGate$827
  end
  cell $specify2 $auto$liberty.cc:737:execute$828
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$829
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$830
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$831
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$827
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \OR4_X4
  wire $auto$rtlil.cc:3019:OrGate$833
  wire $auto$rtlil.cc:3019:OrGate$835
  wire $auto$rtlil.cc:3019:OrGate$837
  attribute \capacitance "3.348292"
  wire input 1 \A1
  attribute \capacitance "3.375615"
  wire input 2 \A2
  attribute \capacitance "3.504744"
  wire input 4 \A3
  attribute \capacitance "3.612474"
  wire input 5 \A4
  wire output 3 \ZN
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$832
    connect \A \A1
    connect \B \A2
    connect \Y $auto$rtlil.cc:3019:OrGate$833
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$834
    connect \A $auto$rtlil.cc:3019:OrGate$833
    connect \B \A3
    connect \Y $auto$rtlil.cc:3019:OrGate$835
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$836
    connect \A $auto$rtlil.cc:3019:OrGate$835
    connect \B \A4
    connect \Y $auto$rtlil.cc:3019:OrGate$837
  end
  cell $specify2 $auto$liberty.cc:737:execute$838
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A4
  end
  cell $specify2 $auto$liberty.cc:737:execute$839
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A3
  end
  cell $specify2 $auto$liberty.cc:737:execute$840
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A2
  end
  cell $specify2 $auto$liberty.cc:737:execute$841
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A1
  end
  connect \ZN $auto$rtlil.cc:3019:OrGate$837
end
attribute \liberty_cell 1
attribute \area "7.714000"
attribute \whitebox 1
module \SDFFRS_X1
  wire $auto$rtlil.cc:3016:NotGate$845
  wire $auto$rtlil.cc:3016:NotGate$851
  wire $auto$rtlil.cc:3016:NotGate$853
  wire $auto$rtlil.cc:3017:AndGate$843
  wire $auto$rtlil.cc:3017:AndGate$847
  wire $auto$rtlil.cc:3019:OrGate$849
  attribute \capacitance "0.954596"
  wire input 3 \CK
  attribute \capacitance "1.143733"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 7 \QN
  attribute \capacitance "2.248538"
  wire input 5 \RN
  attribute \capacitance "2.143806"
  wire input 4 \SE
  attribute \capacitance "0.860252"
  wire input 8 \SI
  attribute \capacitance "1.523381"
  wire input 6 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$842
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$843
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$846
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$845
    connect \Y $auto$rtlil.cc:3017:AndGate$847
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$848
    connect \A $auto$rtlil.cc:3017:AndGate$843
    connect \B $auto$rtlil.cc:3017:AndGate$847
    connect \Y $auto$rtlil.cc:3019:OrGate$849
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$854
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$855
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$849
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$844
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$845
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$850
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$851
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$852
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$853
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "8.246000"
attribute \whitebox 1
module \SDFFRS_X2
  wire $auto$rtlil.cc:3016:NotGate$859
  wire $auto$rtlil.cc:3016:NotGate$865
  wire $auto$rtlil.cc:3016:NotGate$867
  wire $auto$rtlil.cc:3017:AndGate$857
  wire $auto$rtlil.cc:3017:AndGate$861
  wire $auto$rtlil.cc:3019:OrGate$863
  attribute \capacitance "0.938213"
  wire input 3 \CK
  attribute \capacitance "1.123965"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 7 \QN
  attribute \capacitance "2.632774"
  wire input 5 \RN
  attribute \capacitance "2.016430"
  wire input 4 \SE
  attribute \capacitance "0.863432"
  wire input 8 \SI
  attribute \capacitance "1.835024"
  wire input 6 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$856
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$857
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$860
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$859
    connect \Y $auto$rtlil.cc:3017:AndGate$861
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$862
    connect \A $auto$rtlil.cc:3017:AndGate$857
    connect \B $auto$rtlil.cc:3017:AndGate$861
    connect \Y $auto$rtlil.cc:3019:OrGate$863
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$868
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFFSR_PNN_ $auto$liberty.cc:243:create_ff$869
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$863
    connect \Q \IQ
    connect \R \RN
    connect \S \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$858
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$859
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$864
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$865
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$866
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$867
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.650000"
attribute \whitebox 1
module \SDFFR_X1
  wire $auto$rtlil.cc:3016:NotGate$873
  wire $auto$rtlil.cc:3016:NotGate$879
  wire $auto$rtlil.cc:3017:AndGate$871
  wire $auto$rtlil.cc:3017:AndGate$875
  wire $auto$rtlil.cc:3019:OrGate$877
  attribute \capacitance "1.026344"
  wire input 3 \CK
  attribute \capacitance "1.153532"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.490977"
  wire input 5 \RN
  attribute \capacitance "2.000805"
  wire input 4 \SE
  attribute \capacitance "0.875562"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$870
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$871
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$874
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$873
    connect \Y $auto$rtlil.cc:3017:AndGate$875
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$876
    connect \A $auto$rtlil.cc:3017:AndGate$871
    connect \B $auto$rtlil.cc:3017:AndGate$875
    connect \Y $auto$rtlil.cc:3019:OrGate$877
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$880
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$881
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$877
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$872
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$873
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$878
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$879
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \whitebox 1
module \SDFFR_X2
  wire $auto$rtlil.cc:3016:NotGate$885
  wire $auto$rtlil.cc:3016:NotGate$891
  wire $auto$rtlil.cc:3017:AndGate$883
  wire $auto$rtlil.cc:3017:AndGate$887
  wire $auto$rtlil.cc:3019:OrGate$889
  attribute \capacitance "0.962924"
  wire input 3 \CK
  attribute \capacitance "1.137331"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.527906"
  wire input 5 \RN
  attribute \capacitance "1.922469"
  wire input 4 \SE
  attribute \capacitance "0.878615"
  wire input 7 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$882
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$883
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$886
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$885
    connect \Y $auto$rtlil.cc:3017:AndGate$887
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$888
    connect \A $auto$rtlil.cc:3017:AndGate$883
    connect \B $auto$rtlil.cc:3017:AndGate$887
    connect \Y $auto$rtlil.cc:3019:OrGate$889
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$892
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN0_ $auto$liberty.cc:243:create_ff$893
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$889
    connect \Q \IQ
    connect \R \RN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$884
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$885
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$890
    connect \A \RN
    connect \Y $auto$rtlil.cc:3016:NotGate$891
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.650000"
attribute \whitebox 1
module \SDFFS_X1
  wire $auto$rtlil.cc:3016:NotGate$897
  wire $auto$rtlil.cc:3016:NotGate$903
  wire $auto$rtlil.cc:3017:AndGate$895
  wire $auto$rtlil.cc:3017:AndGate$899
  wire $auto$rtlil.cc:3019:OrGate$901
  attribute \capacitance "0.979064"
  wire input 3 \CK
  attribute \capacitance "1.149948"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "2.002657"
  wire input 4 \SE
  attribute \capacitance "0.899169"
  wire input 7 \SI
  attribute \capacitance "1.338417"
  wire input 5 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$894
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$895
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$898
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$897
    connect \Y $auto$rtlil.cc:3017:AndGate$899
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$900
    connect \A $auto$rtlil.cc:3017:AndGate$895
    connect \B $auto$rtlil.cc:3017:AndGate$899
    connect \Y $auto$rtlil.cc:3019:OrGate$901
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$904
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$905
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$901
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$896
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$897
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$902
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$903
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "7.182000"
attribute \whitebox 1
module \SDFFS_X2
  wire $auto$rtlil.cc:3016:NotGate$909
  wire $auto$rtlil.cc:3016:NotGate$915
  wire $auto$rtlil.cc:3017:AndGate$907
  wire $auto$rtlil.cc:3017:AndGate$911
  wire $auto$rtlil.cc:3019:OrGate$913
  attribute \capacitance "0.961605"
  wire input 3 \CK
  attribute \capacitance "1.119363"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 6 \QN
  attribute \capacitance "1.912194"
  wire input 4 \SE
  attribute \capacitance "0.912904"
  wire input 7 \SI
  attribute \capacitance "2.224456"
  wire input 5 \SN
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$906
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$907
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$910
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$909
    connect \Y $auto$rtlil.cc:3017:AndGate$911
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$912
    connect \A $auto$rtlil.cc:3017:AndGate$907
    connect \B $auto$rtlil.cc:3017:AndGate$911
    connect \Y $auto$rtlil.cc:3019:OrGate$913
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$916
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_PN1_ $auto$liberty.cc:243:create_ff$917
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$913
    connect \Q \IQ
    connect \R \SN
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$908
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$909
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$914
    connect \A \SN
    connect \Y $auto$rtlil.cc:3016:NotGate$915
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.118000"
attribute \whitebox 1
module \SDFF_X1
  wire $auto$rtlil.cc:3016:NotGate$921
  wire $auto$rtlil.cc:3017:AndGate$919
  wire $auto$rtlil.cc:3017:AndGate$923
  wire $auto$rtlil.cc:3019:OrGate$925
  attribute \capacitance "0.958871"
  wire input 3 \CK
  attribute \capacitance "1.119679"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.889909"
  wire input 4 \SE
  attribute \capacitance "0.918794"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$918
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$919
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$922
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$921
    connect \Y $auto$rtlil.cc:3017:AndGate$923
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$924
    connect \A $auto$rtlil.cc:3017:AndGate$919
    connect \B $auto$rtlil.cc:3017:AndGate$923
    connect \Y $auto$rtlil.cc:3019:OrGate$925
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$926
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$927
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$925
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$920
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$921
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "6.384000"
attribute \whitebox 1
module \SDFF_X2
  wire $auto$rtlil.cc:3016:NotGate$931
  wire $auto$rtlil.cc:3017:AndGate$929
  wire $auto$rtlil.cc:3017:AndGate$933
  wire $auto$rtlil.cc:3019:OrGate$935
  attribute \capacitance "0.983853"
  wire input 3 \CK
  attribute \capacitance "1.126603"
  wire input 1 \D
  wire \IQ
  wire \IQN
  wire output 2 \Q
  wire output 5 \QN
  attribute \capacitance "1.853232"
  wire input 4 \SE
  attribute \capacitance "0.898201"
  wire input 6 \SI
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$928
    connect \A \SE
    connect \B \SI
    connect \Y $auto$rtlil.cc:3017:AndGate$929
  end
  cell $_AND_ $auto$liberty.cc:108:parse_func_reduce$932
    connect \A \D
    connect \B $auto$rtlil.cc:3016:NotGate$931
    connect \Y $auto$rtlil.cc:3017:AndGate$933
  end
  cell $_OR_ $auto$liberty.cc:124:parse_func_reduce$934
    connect \A $auto$rtlil.cc:3017:AndGate$929
    connect \B $auto$rtlil.cc:3017:AndGate$933
    connect \Y $auto$rtlil.cc:3019:OrGate$935
  end
  cell $_NOT_ $auto$liberty.cc:239:create_ff$936
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DFF_P_ $auto$liberty.cc:243:create_ff$937
    connect \C \CK
    connect \D $auto$rtlil.cc:3019:OrGate$935
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$930
    connect \A \SE
    connect \Y $auto$rtlil.cc:3016:NotGate$931
  end
  connect \Q \IQ
  connect \QN \IQN
end
attribute \liberty_cell 1
attribute \area "0.266000"
attribute \whitebox 1
module \TAPCELL_X1
end
attribute \liberty_cell 1
attribute \area "2.128000"
attribute \whitebox 1
module \TBUF_X1
  wire $auto$liberty.cc:190:create_tristate$941
  wire $auto$rtlil.cc:3016:NotGate$940
  attribute \capacitance "1.879368"
  wire input 1 \A
  attribute \capacitance "1.726556"
  wire input 2 \EN
  attribute \capacitance "1.053973"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$938
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$940
    connect \Y $auto$liberty.cc:190:create_tristate$941
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$939
    connect \A \EN
    connect \Y $auto$rtlil.cc:3016:NotGate$940
  end
  connect \Z $auto$liberty.cc:190:create_tristate$941
end
attribute \liberty_cell 1
attribute \area "6.916000"
attribute \whitebox 1
module \TBUF_X16
  wire $auto$liberty.cc:190:create_tristate$957
  wire $auto$rtlil.cc:3016:NotGate$956
  attribute \capacitance "6.520519"
  wire input 1 \A
  attribute \capacitance "4.928340"
  wire input 2 \EN
  attribute \capacitance "13.066705"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$954
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$956
    connect \Y $auto$liberty.cc:190:create_tristate$957
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$955
    connect \A \EN
    connect \Y $auto$rtlil.cc:3016:NotGate$956
  end
  connect \Z $auto$liberty.cc:190:create_tristate$957
end
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \TBUF_X2
  wire $auto$liberty.cc:190:create_tristate$945
  wire $auto$rtlil.cc:3016:NotGate$944
  attribute \capacitance "3.325056"
  wire input 1 \A
  attribute \capacitance "2.737893"
  wire input 2 \EN
  attribute \capacitance "1.636401"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$942
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$944
    connect \Y $auto$liberty.cc:190:create_tristate$945
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$943
    connect \A \EN
    connect \Y $auto$rtlil.cc:3016:NotGate$944
  end
  connect \Z $auto$liberty.cc:190:create_tristate$945
end
attribute \liberty_cell 1
attribute \area "2.926000"
attribute \whitebox 1
module \TBUF_X4
  wire $auto$liberty.cc:190:create_tristate$949
  wire $auto$rtlil.cc:3016:NotGate$948
  attribute \capacitance "3.380143"
  wire input 1 \A
  attribute \capacitance "2.436324"
  wire input 2 \EN
  attribute \capacitance "3.222263"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$946
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$948
    connect \Y $auto$liberty.cc:190:create_tristate$949
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$947
    connect \A \EN
    connect \Y $auto$rtlil.cc:3016:NotGate$948
  end
  connect \Z $auto$liberty.cc:190:create_tristate$949
end
attribute \liberty_cell 1
attribute \area "4.788000"
attribute \whitebox 1
module \TBUF_X8
  wire $auto$liberty.cc:190:create_tristate$953
  wire $auto$rtlil.cc:3016:NotGate$952
  attribute \capacitance "6.719670"
  wire input 1 \A
  attribute \capacitance "4.985662"
  wire input 2 \EN
  attribute \capacitance "6.744279"
  wire output 3 \Z
  cell $tribuf $auto$liberty.cc:186:create_tristate$950
    parameter \WIDTH 1
    connect \A \A
    connect \EN $auto$rtlil.cc:3016:NotGate$952
    connect \Y $auto$liberty.cc:190:create_tristate$953
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$951
    connect \A \EN
    connect \Y $auto$rtlil.cc:3016:NotGate$952
  end
  connect \Z $auto$liberty.cc:190:create_tristate$953
end
attribute \liberty_cell 1
attribute \area "1.064000"
attribute \whitebox 1
module \TINV_X1
  wire $auto$liberty.cc:190:create_tristate$963
  wire $auto$rtlil.cc:3016:NotGate$959
  wire $auto$rtlil.cc:3016:NotGate$962
  attribute \capacitance "1.752043"
  wire input 1 \EN
  attribute \capacitance "1.444645"
  wire input 2 \I
  attribute \capacitance "0.799043"
  wire output 3 \ZN
  cell $tribuf $auto$liberty.cc:186:create_tristate$960
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:3016:NotGate$959
    connect \EN $auto$rtlil.cc:3016:NotGate$962
    connect \Y $auto$liberty.cc:190:create_tristate$963
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$961
    connect \A \EN
    connect \Y $auto$rtlil.cc:3016:NotGate$962
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$958
    connect \A \I
    connect \Y $auto$rtlil.cc:3016:NotGate$959
  end
  connect \ZN $auto$liberty.cc:190:create_tristate$963
end
attribute \liberty_cell 1
attribute \area "3.458000"
attribute \whitebox 1
module \TLAT_X1
  wire $auto$liberty.cc:190:create_tristate$971
  wire $auto$rtlil.cc:3016:NotGate$967
  wire $auto$rtlil.cc:3016:NotGate$970
  attribute \capacitance "1.139798"
  wire input 1 \D
  attribute \capacitance "1.016017"
  wire input 2 \G
  wire \IQ
  wire \IQN
  attribute \capacitance "1.497228"
  wire input 4 \OE
  attribute \capacitance "0.791880"
  wire output 3 \Q
  cell $tribuf $auto$liberty.cc:186:create_tristate$968
    parameter \WIDTH 1
    connect \A \IQ
    connect \EN $auto$rtlil.cc:3016:NotGate$970
    connect \Y $auto$liberty.cc:190:create_tristate$971
  end
  cell $_NOT_ $auto$liberty.cc:189:create_tristate$969
    connect \A $auto$rtlil.cc:3016:NotGate$967
    connect \Y $auto$rtlil.cc:3016:NotGate$970
  end
  cell $_NOT_ $auto$liberty.cc:322:create_latch$964
    connect \A \IQ
    connect \Y \IQN
  end
  cell $_DLATCH_P_ $auto$liberty.cc:382:create_latch$965
    connect \D \D
    connect \E \G
    connect \Q \IQ
  end
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$966
    connect \A \OE
    connect \Y $auto$rtlil.cc:3016:NotGate$967
  end
  connect \Q $auto$liberty.cc:190:create_tristate$971
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \XNOR2_X1
  wire $auto$rtlil.cc:3016:NotGate$975
  wire $auto$rtlil.cc:3021:XorGate$973
  attribute \capacitance "2.232754"
  wire input 1 \A
  attribute \capacitance "2.573608"
  wire input 2 \B
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$974
    connect \A $auto$rtlil.cc:3021:XorGate$973
    connect \Y $auto$rtlil.cc:3016:NotGate$975
  end
  cell $specify2 $auto$liberty.cc:737:execute$976
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$977
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$972
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$973
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$975
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.660000"
attribute \whitebox 1
module \XNOR2_X2
  wire $auto$rtlil.cc:3016:NotGate$981
  wire $auto$rtlil.cc:3021:XorGate$979
  attribute \capacitance "4.003783"
  wire input 1 \A
  attribute \capacitance "4.836936"
  wire input 2 \B
  wire output 3 \ZN
  cell $_NOT_ $auto$liberty.cc:61:parse_func_reduce$980
    connect \A $auto$rtlil.cc:3021:XorGate$979
    connect \Y $auto$rtlil.cc:3016:NotGate$981
  end
  cell $specify2 $auto$liberty.cc:737:execute$982
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$983
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \ZN
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$978
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$979
  end
  connect \ZN $auto$rtlil.cc:3016:NotGate$981
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "1.596000"
attribute \whitebox 1
module \XOR2_X1
  wire $auto$rtlil.cc:3021:XorGate$985
  attribute \capacitance "2.232144"
  wire input 1 \A
  attribute \capacitance "2.411453"
  wire input 2 \B
  wire output 3 \Z
  cell $specify2 $auto$liberty.cc:737:execute$986
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$987
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$984
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$985
  end
  connect \Z $auto$rtlil.cc:3021:XorGate$985
end
attribute \abc9_box 1
attribute \liberty_cell 1
attribute \area "2.394000"
attribute \whitebox 1
module \XOR2_X2
  wire $auto$rtlil.cc:3021:XorGate$989
  attribute \capacitance "4.330455"
  wire input 1 \A
  attribute \capacitance "4.500935"
  wire input 2 \B
  wire output 3 \Z
  cell $specify2 $auto$liberty.cc:737:execute$990
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \B
  end
  cell $specify2 $auto$liberty.cc:737:execute$991
    parameter \DST_WIDTH 1
    parameter \FULL 1
    parameter \SRC_DST_PEN 0
    parameter \SRC_DST_POL 0
    parameter \SRC_WIDTH 1
    parameter \T_FALL_MAX 1000
    parameter \T_FALL_MIN 1000
    parameter \T_FALL_TYP 1000
    parameter \T_RISE_MAX 1000
    parameter \T_RISE_MIN 1000
    parameter \T_RISE_TYP 1000
    connect \DST \Z
    connect \EN 1'1
    connect \SRC \A
  end
  cell $_XOR_ $auto$liberty.cc:84:parse_func_reduce$988
    connect \A \A
    connect \B \B
    connect \Y $auto$rtlil.cc:3021:XorGate$989
  end
  connect \Z $auto$rtlil.cc:3021:XorGate$989
end
attribute \src "designs/src/ibex_sv/ibex_alu.sv:9.8"
module \ibex_alu$ibex_core.ex_block_i.alu_i
  wire $auto$builder.cc:338:Biop$3662
  wire $auto$builder.cc:338:Biop$3668
  wire $auto$builder.cc:338:Biop$3670
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$builder.cc:338:Biop$3685
  wire $auto$builder.cc:338:Biop$3725
  wire $auto$builder.cc:338:Biop$3781
  wire $auto$builder.cc:338:Biop$3783
  wire $auto$builder.cc:338:Biop$3787
  wire $auto$builder.cc:338:Biop$3789
  wire $auto$builder.cc:364:Unop$3674
  wire $auto$builder.cc:364:Unop$3676
  wire width 8 $procmux$4746_CMP
  wire $procmux$4746_CTRL
  wire width 5 $procmux$4747_CMP
  wire $procmux$4747_CTRL
  wire width 2 $procmux$4748_CMP
  wire $procmux$4748_CTRL
  wire width 6 $procmux$4749_CMP
  wire $procmux$4749_CTRL
  wire $procmux$4767_CMP
  wire width 6 $procmux$4773_CMP
  wire $procmux$4773_CTRL
  wire width 4 $procmux$4774_CMP
  wire $procmux$4774_CTRL
  wire $procmux$4775_CMP
  wire width 5 $procmux$4781_CMP
  wire $procmux$4781_CTRL
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:49.16"
  wire width 33 \adder_in_a
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:49.28"
  wire width 33 \adder_in_b
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:48.16"
  wire \adder_op_b_negate
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:28.31"
  wire width 34 output 12 \adder_result_ext_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:27.31"
  wire width 32 output 11 \adder_result_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:342.9"
  wire \bwlogic_and
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:345.16"
  wire width 32 \bwlogic_and_result
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:341.9"
  wire \bwlogic_or
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:344.16"
  wire width 32 \bwlogic_or_result
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:347.16"
  wire width 32 \bwlogic_result
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:346.16"
  wire width 32 \bwlogic_xor_result
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:98.9"
  wire \cmp_signed
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:31.31"
  wire output 14 \comparison_result_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:24.31"
  wire width 64 output 4 \imd_val_d_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:23.31"
  wire width 64 input 5 \imd_val_q_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:25.31"
  wire width 2 output 3 \imd_val_we_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:16.31"
  wire input 6 \instr_first_cycle_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:32.31"
  wire output 15 \is_equal_result_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:97.9"
  wire \is_greater_equal
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:18.31"
  wire width 33 input 1 \multdiv_operand_a_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:19.31"
  wire width 33 input 2 \multdiv_operand_b_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:21.31"
  wire input 10 \multdiv_sel_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:13.31"
  wire width 32 input 8 \operand_a_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:14.31"
  wire width 32 input 9 \operand_b_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:37.16"
  wire width 33 \operand_b_neg
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:12.31"
  wire width 6 input 7 \operator_i
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:30.31"
  wire width 32 output 13 \result_o
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:228.15"
  wire width 6 \shift_amt
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:229.15"
  attribute \unused_bits "5"
  wire width 6 \shift_amt_compl
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:225.15"
  wire \shift_arith
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:223.15"
  wire \shift_left
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:231.16"
  wire width 32 \shift_operand
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:234.16"
  wire width 32 \shift_result
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:232.16"
  attribute \unused_bits "32"
  wire width 33 \shift_result_ext
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:54.5-69.12"
  memory size 64 $auto$proc_rom.cc:155:do_switch$4372
  cell $add $auto$builder.cc:330:Biop$3654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A { 1'0 \adder_in_a }
    connect \B { 1'0 \adder_in_b }
    connect \Y \adder_result_ext_o
  end
  cell $logic_not $auto$builder.cc:330:Biop$3658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \adder_result_ext_o [32:1]
    connect \Y \is_equal_result_o
  end
  cell $xor $auto$builder.cc:330:Biop$3661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_a_i [31]
    connect \B \operand_b_i [31]
    connect \Y $auto$builder.cc:338:Biop$3662
  end
  cell $not $auto$builder.cc:330:Biop$3667
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \adder_result_ext_o [32]
    connect \Y $auto$builder.cc:338:Biop$3668
  end
  cell $xor $auto$builder.cc:330:Biop$3669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \operand_a_i [31]
    connect \B \cmp_signed
    connect \Y $auto$builder.cc:338:Biop$3670
  end
  cell $sub $auto$builder.cc:330:Biop$3684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32
    connect \B { 27'000000000000000000000000000 \operand_b_i [4:0] }
    connect \Y { $auto$builder.cc:338:Biop$3685 [31:6] \shift_amt_compl }
  end
  cell $eq $auto$builder.cc:330:Biop$3711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001000
    connect \Y \shift_arith
  end
  cell $and $auto$builder.cc:330:Biop$3724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \shift_arith
    connect \B \shift_operand [31]
    connect \Y $auto$builder.cc:338:Biop$3725
  end
  cell $sshr $auto$builder.cc:330:Biop$3728
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 33
    connect \A { $auto$builder.cc:338:Biop$3725 \shift_operand }
    connect \B \shift_amt [4:0]
    connect \Y \shift_result_ext
  end
  cell $or $auto$builder.cc:330:Biop$3774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \operand_a_i
    connect \B \operand_b_i
    connect \Y \bwlogic_or_result
  end
  cell $and $auto$builder.cc:330:Biop$3776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \operand_a_i
    connect \B \operand_b_i
    connect \Y \bwlogic_and_result
  end
  cell $xor $auto$builder.cc:330:Biop$3778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \operand_a_i
    connect \B \operand_b_i
    connect \Y \bwlogic_xor_result
  end
  cell $eq $auto$builder.cc:330:Biop$3780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000011
    connect \Y $auto$builder.cc:338:Biop$3781
  end
  cell $eq $auto$builder.cc:330:Biop$3782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000110
    connect \Y $auto$builder.cc:338:Biop$3783
  end
  cell $or $auto$builder.cc:330:Biop$3784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3781
    connect \B $auto$builder.cc:338:Biop$3783
    connect \Y \bwlogic_or
  end
  cell $eq $auto$builder.cc:330:Biop$3786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000100
    connect \Y $auto$builder.cc:338:Biop$3787
  end
  cell $eq $auto$builder.cc:330:Biop$3788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000111
    connect \Y $auto$builder.cc:338:Biop$3789
  end
  cell $or $auto$builder.cc:330:Biop$3790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3787
    connect \B $auto$builder.cc:338:Biop$3789
    connect \Y \bwlogic_and
  end
  cell $not $auto$builder.cc:359:Unop$3673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_equal_result_o
    connect \Y $auto$builder.cc:364:Unop$3674
  end
  cell $not $auto$builder.cc:359:Unop$3675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \is_greater_equal
    connect \Y $auto$builder.cc:364:Unop$3676
  end
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:54.5-69.12"
  cell $memrd_v2 $auto$mem.cc:282:emit$4373
    parameter \ABITS 6
    parameter \ARST_VALUE 1'x
    parameter \CE_OVER_SRST 0
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \COLLISION_X_MASK 0'x
    parameter \INIT_VALUE 1'x
    parameter \MEMID "$auto$proc_rom.cc:155:do_switch$4372"
    parameter \SRST_VALUE 1'x
    parameter \TRANSPARENCY_MASK 0'x
    parameter \WIDTH 1
    connect \ADDR \operator_i
    connect \ARST 1'0
    connect \CLK 1'x
    connect \DATA \adder_op_b_negate
    connect \EN 1'1
    connect \SRST 1'0
  end
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:54.5-69.12"
  cell $meminit $auto$mem.cc:328:emit$4374
    parameter \ABITS 32
    parameter \MEMID "$auto$proc_rom.cc:155:do_switch$4372"
    parameter \PRIORITY 0
    parameter \WIDTH 1
    parameter \WORDS 64
    connect \ADDR 0
    connect \DATA 64'0000000000000000000000000110000000011111111110000000000000000010
  end
  cell $not $auto$opt_expr.cc:716:replace_const_cells$11839
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { \operand_b_i 1'0 }
    connect \Y \operand_b_neg
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3646
    parameter \WIDTH 33
    connect \A { \operand_a_i 1'1 }
    connect \B \multdiv_operand_a_i
    connect \S \multdiv_sel_i
    connect \Y \adder_in_a
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3689
    parameter \WIDTH 5
    connect \A \shift_amt_compl [4:0]
    connect \B \operand_b_i [4:0]
    connect \S \instr_first_cycle_i
    connect \Y \shift_amt [4:0]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3714
    parameter \WIDTH 32
    connect \A \operand_a_i
    connect \B { \operand_a_i [0] \operand_a_i [1] \operand_a_i [2] \operand_a_i [3] \operand_a_i [4] \operand_a_i [5] \operand_a_i [6] \operand_a_i [7] \operand_a_i [8] \operand_a_i [9] \operand_a_i [10] \operand_a_i [11] \operand_a_i [12] \operand_a_i [13] \operand_a_i [14] \operand_a_i [15] \operand_a_i [16] \operand_a_i [17] \operand_a_i [18] \operand_a_i [19] \operand_a_i [20] \operand_a_i [21] \operand_a_i [22] \operand_a_i [23] \operand_a_i [24] \operand_a_i [25] \operand_a_i [26] \operand_a_i [27] \operand_a_i [28] \operand_a_i [29] \operand_a_i [30] \operand_a_i [31] }
    connect \S \shift_left
    connect \Y \shift_operand
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3764
    parameter \WIDTH 32
    connect \A \shift_result_ext [31:0]
    connect \B { \shift_result_ext [0] \shift_result_ext [1] \shift_result_ext [2] \shift_result_ext [3] \shift_result_ext [4] \shift_result_ext [5] \shift_result_ext [6] \shift_result_ext [7] \shift_result_ext [8] \shift_result_ext [9] \shift_result_ext [10] \shift_result_ext [11] \shift_result_ext [12] \shift_result_ext [13] \shift_result_ext [14] \shift_result_ext [15] \shift_result_ext [16] \shift_result_ext [17] \shift_result_ext [18] \shift_result_ext [19] \shift_result_ext [20] \shift_result_ext [21] \shift_result_ext [22] \shift_result_ext [23] \shift_result_ext [24] \shift_result_ext [25] \shift_result_ext [26] \shift_result_ext [27] \shift_result_ext [28] \shift_result_ext [29] \shift_result_ext [30] \shift_result_ext [31] }
    connect \S \shift_left
    connect \Y \shift_result
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $pmux $procmux$4745
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 0
    connect \B { \bwlogic_result \adder_result_ext_o [32:1] \shift_result 31'0000000000000000000000000000000 \comparison_result_o }
    connect \S { $procmux$4749_CTRL $procmux$4748_CTRL $procmux$4747_CTRL $procmux$4746_CTRL }
    connect \Y \result_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $reduce_or $procmux$4746_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $procmux$4746_CMP
    connect \Y $procmux$4746_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010111
    connect \Y $procmux$4746_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011000
    connect \Y $procmux$4746_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010101
    connect \Y $procmux$4746_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010110
    connect \Y $procmux$4746_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010011
    connect \Y $procmux$4746_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010100
    connect \Y $procmux$4746_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'100101
    connect \Y $procmux$4746_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1221.27-1221.57|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4746_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'100110
    connect \Y $procmux$4746_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1212.26-1212.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $reduce_or $procmux$4747_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$4747_CMP
    connect \Y $procmux$4747_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1212.26-1212.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4747_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001010
    connect \Y $procmux$4747_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1212.26-1212.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4747_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001001
    connect \Y $procmux$4747_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1212.26-1212.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4747_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001000
    connect \Y $procmux$4747_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1212.26-1212.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4747_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001100
    connect \Y $procmux$4747_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1212.26-1212.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4747_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001011
    connect \Y $procmux$4747_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1206.26-1206.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $reduce_or $procmux$4748_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$4748_CMP
    connect \Y $procmux$4748_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1206.26-1206.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $logic_not $procmux$4748_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \Y $procmux$4748_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1206.26-1206.50|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4748_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000001
    connect \Y $procmux$4748_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $reduce_or $procmux$4749_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $procmux$4749_CMP
    connect \Y $procmux$4749_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4749_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000010
    connect \Y $procmux$4749_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4749_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000101
    connect \Y $procmux$4749_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4749_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000011
    connect \Y $procmux$4749_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4749_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000110
    connect \Y $procmux$4749_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4749_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000100
    connect \Y $procmux$4749_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:1203.27-1203.53|designs/src/ibex_sv/ibex_alu.sv:1199.5-1265.12"
  cell $eq $procmux$4749_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'000111
    connect \Y $procmux$4749_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:374.20-374.56|designs/src/ibex_sv/ibex_alu.sv:372.5-376.12"
  cell $pmux $procmux$4751
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \bwlogic_xor_result
    connect \B { \bwlogic_or_result \bwlogic_and_result }
    connect \S { \bwlogic_or \bwlogic_and }
    connect \Y \bwlogic_result
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:286.16-286.34|designs/src/ibex_sv/ibex_alu.sv:285.5-296.12"
  cell $mux $procmux$4766
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$4767_CMP
    connect \Y \shift_left
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:286.16-286.34|designs/src/ibex_sv/ibex_alu.sv:285.5-296.12"
  cell $eq $procmux$4767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'001010
    connect \Y $procmux$4767_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $pmux $procmux$4772
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A \is_equal_result_o
    connect \B { $auto$builder.cc:364:Unop$3674 \is_greater_equal $auto$builder.cc:364:Unop$3676 }
    connect \S { $procmux$4775_CMP $procmux$4774_CTRL $procmux$4773_CTRL }
    connect \Y \comparison_result_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $reduce_or $procmux$4773_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $procmux$4773_CMP
    connect \Y $procmux$4773_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010011
    connect \Y $procmux$4773_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4773_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010100
    connect \Y $procmux$4773_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4773_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011001
    connect \Y $procmux$4773_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4773_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011010
    connect \Y $procmux$4773_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4773_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'100101
    connect \Y $procmux$4773_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:148.27-148.58|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4773_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'100110
    connect \Y $procmux$4773_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:145.27-145.57|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $reduce_or $procmux$4774_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $procmux$4774_CMP
    connect \Y $procmux$4774_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:145.27-145.57|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010101
    connect \Y $procmux$4774_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:145.27-145.57|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4774_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010110
    connect \Y $procmux$4774_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:145.27-145.57|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4774_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011011
    connect \Y $procmux$4774_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:145.27-145.57|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4774_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011100
    connect \Y $procmux$4774_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:143.27-143.50|designs/src/ibex_sv/ibex_alu.sv:141.5-151.12"
  cell $eq $procmux$4775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011000
    connect \Y $procmux$4775_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:119.7-119.53|designs/src/ibex_sv/ibex_alu.sv:118.5-122.8"
  cell $mux $procmux$4777
    parameter \WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3668
    connect \B $auto$builder.cc:338:Biop$3670
    connect \S $auto$builder.cc:338:Biop$3662
    connect \Y \is_greater_equal
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $mux $procmux$4780
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$4781_CTRL
    connect \Y \cmp_signed
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $reduce_or $procmux$4781_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$4781_CMP
    connect \Y $procmux$4781_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $eq $procmux$4781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010101
    connect \Y $procmux$4781_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $eq $procmux$4781_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'010011
    connect \Y $procmux$4781_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $eq $procmux$4781_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'100101
    connect \Y $procmux$4781_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $eq $procmux$4781_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011001
    connect \Y $procmux$4781_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:107.16-107.34|designs/src/ibex_sv/ibex_alu.sv:101.5-110.12"
  cell $eq $procmux$4781_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 6'011011
    connect \Y $procmux$4781_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_alu.sv:80.26-80.53|designs/src/ibex_sv/ibex_alu.sv:78.5-82.12"
  cell $pmux $procmux$4783
    parameter \S_WIDTH 2
    parameter \WIDTH 33
    connect \A { \operand_b_i 1'0 }
    connect \B { \multdiv_operand_b_i \operand_b_neg }
    connect \S { \multdiv_sel_i \adder_op_b_negate }
    connect \Y \adder_in_b
  end
  connect $auto$builder.cc:338:Biop$3685 [5:0] \shift_amt_compl
  connect \shift_amt [5] 1'0
  connect \adder_result_o \adder_result_ext_o [32:1]
  connect \imd_val_we_o 2'00
  connect \imd_val_d_o 64'0000000000000000000000000000000000000000000000000000000000000000
end
attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:16.8"
module \ibex_compressed_decoder$ibex_core.if_stage_i.compressed_decoder_i
  wire $auto$builder.cc:338:Biop$2713
  wire $auto$builder.cc:338:Biop$2722
  wire $auto$builder.cc:338:Biop$2727
  wire $auto$builder.cc:338:Biop$2748
  wire $auto$builder.cc:338:Biop$2757
  wire $auto$builder.cc:338:Biop$2761
  wire $auto$builder.cc:338:Biop$2768
  wire $auto$builder.cc:338:Biop$2772
  wire $auto$builder.cc:364:Unop$2720
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:50.13-50.64"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2716
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2718
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:120.13-120.77"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2730
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:132.17-132.66"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2735
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2737
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2739
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2741
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:213.13-213.62"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2746
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:220.13-220.64"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2751
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:232.17-232.68"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2764
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2766
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2778
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2780
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2717
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:114.13-118.16"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2725
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2736
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2738
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2740
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2765
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:240.17-246.20"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2775
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:235.15-247.18"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2776
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2777
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_o$2779
  wire width 32 $procmux$9665_Y
  wire width 32 $procmux$9668_Y
  wire width 32 $procmux$9671_Y
  wire width 32 $procmux$9673_Y
  wire $procmux$9674_CMP
  wire $procmux$9676_CMP
  wire width 32 $procmux$9682_Y
  wire width 32 $procmux$9685_Y
  wire width 32 $procmux$9687_Y
  wire $procmux$9688_CMP
  wire $procmux$9690_CMP
  wire $procmux$9697_Y
  wire $procmux$9699_Y
  wire $procmux$9700_CMP
  wire $procmux$9702_CMP
  wire width 32 $procmux$9709_Y
  wire width 32 $procmux$9711_Y
  wire $procmux$9712_CMP
  wire $procmux$9714_CMP
  wire $procmux$9719_Y
  wire $procmux$9722_Y
  wire $procmux$9724_Y
  wire $procmux$9726_Y
  wire $procmux$9727_CMP
  wire $procmux$9729_CMP
  wire width 32 $procmux$9736_Y
  wire width 32 $procmux$9738_Y
  wire width 32 $procmux$9740_Y
  wire $procmux$9741_CMP
  wire $procmux$9743_CMP
  wire $procmux$9750_Y
  wire $procmux$9752_Y
  wire $procmux$9754_Y
  wire $procmux$9755_CMP
  wire $procmux$9757_CMP
  wire $procmux$9762_Y
  wire $procmux$9764_Y
  wire $procmux$9765_CMP
  wire $procmux$9767_CMP
  wire $procmux$9769_Y
  wire width 4 $procmux$9770_CMP
  wire $procmux$9770_CTRL
  wire $procmux$9771_CMP
  wire $procmux$9773_CMP
  wire $procmux$9775_CMP
  wire $procmux$9777_CMP
  wire $procmux$9779_CMP
  wire width 32 $procmux$9781_Y
  wire width 4 $procmux$9782_CMP
  wire $procmux$9782_CTRL
  wire $procmux$9783_CMP
  wire $procmux$9785_CMP
  wire $procmux$9787_CMP
  wire $procmux$9789_CMP
  wire $procmux$9791_CMP
  wire $procmux$9797_Y
  wire $procmux$9799_Y
  wire $procmux$9800_CMP
  wire $procmux$9802_CMP
  wire width 32 $procmux$9806_Y
  wire width 4 $procmux$9807_CMP
  wire $procmux$9807_CTRL
  wire $procmux$9808_CMP
  wire $procmux$9809_CMP
  wire $procmux$9810_CMP
  wire $procmux$9811_CMP
  wire width 32 $procmux$9812_Y
  wire $procmux$9813_CMP
  wire width 32 $procmux$9814_Y
  wire $procmux$9815_CMP
  wire $procmux$9817_CMP
  wire $procmux$9821_Y
  wire width 4 $procmux$9822_CMP
  wire $procmux$9822_CTRL
  wire $procmux$9823_Y
  wire $procmux$9824_CMP
  wire $procmux$9825_Y
  wire $procmux$9826_CMP
  wire $procmux$9828_CMP
  wire $procmux$9833_Y
  wire $procmux$9834_CMP
  wire $procmux$9835_CMP
  wire width 2 $procmux$9837_CMP
  wire $procmux$9837_CTRL
  wire $procmux$9838_Y
  wire $procmux$9839_CMP
  wire $procmux$9841_CMP
  wire width 32 $procmux$9846_Y
  wire $procmux$9847_CMP
  wire $procmux$9848_CMP
  wire width 2 $procmux$9850_CMP
  wire $procmux$9850_CTRL
  wire width 32 $procmux$9851_Y
  wire $procmux$9852_CMP
  wire $procmux$9854_CMP
  wire $procmux$9860_Y
  wire $procmux$9862_Y
  wire width 2 $procmux$9863_CMP
  wire $procmux$9863_CTRL
  wire $procmux$9864_Y
  wire $procmux$9865_CMP
  wire $procmux$9867_CMP
  wire $procmux$9872_Y
  wire $procmux$9875_Y
  wire $procmux$9876_CMP
  wire $procmux$9878_CMP
  wire width 32 $procmux$9883_Y
  wire width 32 $procmux$9885_Y
  wire $procmux$9886_CMP
  wire $procmux$9888_CMP
  wire width 32 $procmux$9891_Y
  wire width 2 $procmux$9892_CMP
  wire $procmux$9892_CTRL
  wire $procmux$9894_CMP
  wire $procmux$9897_CMP
  wire $procmux$9898_CMP
  wire width 2 $procmux$9899_CMP
  wire $procmux$9899_CTRL
  wire $procmux$9900_CMP
  wire $procmux$9902_CMP
  wire $procmux$9907_Y
  wire $procmux$9908_CMP
  wire $procmux$9911_CMP
  wire $procmux$9913_CMP
  wire $procmux$9915_CMP
  wire $procmux$9917_CMP
  wire $procmux$9919_CMP
  wire $procmux$9921_CMP
  wire $procmux$9923_CMP
  wire $procmux$9925_CMP
  wire $procmux$9927_CMP
  wire $procmux$9929_CMP
  wire $procmux$9933_Y
  wire width 5 $procmux$9934_CMP
  wire $procmux$9934_CTRL
  wire $procmux$9935_CMP
  wire $procmux$9936_CMP
  wire $procmux$9938_CMP
  wire $procmux$9940_CMP
  wire width 32 $procmux$9944_Y
  wire width 5 $procmux$9945_CMP
  wire $procmux$9945_CTRL
  wire $procmux$9946_CMP
  wire $procmux$9947_CMP
  wire $procmux$9949_CMP
  wire $procmux$9951_CMP
  wire $procmux$9958_Y
  wire $procmux$9960_Y
  wire $procmux$9961_CMP
  wire $procmux$9963_CMP
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:17.25"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:23.25"
  wire output 7 \illegal_instr_o
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:20.25"
  wire width 32 input 4 \instr_i
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:21.25"
  wire width 32 output 5 \instr_o
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:22.25"
  wire output 6 \is_compressed_o
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:18.25"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:19.25"
  wire input 3 \valid_i
  cell $logic_not $auto$builder.cc:330:Biop$2712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \instr_i [12:5]
    connect \Y $auto$builder.cc:338:Biop$2713
  end
  cell $eq $auto$builder.cc:330:Biop$2721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'00010
    connect \Y $auto$builder.cc:338:Biop$2722
  end
  cell $logic_not $auto$builder.cc:330:Biop$2726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:2] }
    connect \Y $auto$builder.cc:338:Biop$2727
  end
  cell $logic_not $auto$builder.cc:330:Biop$2747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $auto$builder.cc:338:Biop$2748
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:2]
    connect \Y $auto$builder.cc:338:Biop$2757
  end
  cell $logic_not $auto$builder.cc:330:Biop$2760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $auto$builder.cc:338:Biop$2761
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:2]
    connect \Y $auto$builder.cc:338:Biop$2768
  end
  cell $logic_not $auto$builder.cc:330:Biop$2771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $auto$builder.cc:338:Biop$2772
  end
  cell $ne $auto$builder.cc:330:Biop$2783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'11
    connect \Y \is_compressed_o
  end
  cell $not $auto$builder.cc:359:Unop$2719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [15]
    connect \Y $auto$builder.cc:364:Unop$2720
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:242.19-242.47|designs/src/ibex_sv/ibex_compressed_decoder.sv:240.17-246.20"
  cell $mux $procmux$9665
    parameter \WIDTH 32
    connect \A { 12'000000000000 \instr_i [11:7] 15'000000011100111 }
    connect \B 1048691
    connect \S $auto$builder.cc:338:Biop$2772
    connect \Y $procmux$9665_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:238.17-238.97|designs/src/ibex_sv/ibex_compressed_decoder.sv:235.15-247.18"
  cell $mux $procmux$9668
    parameter \WIDTH 32
    connect \A $procmux$9665_Y
    connect \B 32'x
    connect \S $auto$builder.cc:338:Biop$2768
    connect \Y $procmux$9668_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9671
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9668_Y
    connect \S \instr_i [12]
    connect \Y $procmux$9671_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9673
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9671_Y
    connect \S $procmux$9674_CMP
    connect \Y $procmux$9673_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9674_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9674_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9675
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9673_Y
    connect \S $procmux$9676_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2775
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9676_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9676_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:238.17-238.97|designs/src/ibex_sv/ibex_compressed_decoder.sv:235.15-247.18"
  cell $mux $procmux$9682
    parameter \WIDTH 32
    connect \A $auto$slang_frontend.cc:696:finish$\instr_o$2775
    connect \B { 7'0000000 \instr_i [6:2] \instr_i [11:7] 3'000 \instr_i [11:7] 7'0110011 }
    connect \S $auto$builder.cc:338:Biop$2768
    connect \Y $procmux$9682_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9685
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9682_Y
    connect \S \instr_i [12]
    connect \Y $procmux$9685_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9687
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9685_Y
    connect \S $procmux$9688_CMP
    connect \Y $procmux$9687_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9688_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9688_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9689
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9687_Y
    connect \S $procmux$9690_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2776
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9690_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9690_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9697
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2766
    connect \B 1'0
    connect \S \instr_i [12]
    connect \Y $procmux$9697_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9699
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9697_Y
    connect \S $procmux$9700_CMP
    connect \Y $procmux$9699_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9700_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9700_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9701
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9699_Y
    connect \S $procmux$9702_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2778
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9702_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9702_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9709
    parameter \WIDTH 32
    connect \A $auto$slang_frontend.cc:696:finish$\instr_o$2765
    connect \B $auto$slang_frontend.cc:696:finish$\instr_o$2776
    connect \S \instr_i [12]
    connect \Y $procmux$9709_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9711
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9709_Y
    connect \S $procmux$9712_CMP
    connect \Y $procmux$9711_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9712_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9712_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9713
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9711_Y
    connect \S $procmux$9714_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2777
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9714_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9714_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:232.45-232.68|designs/src/ibex_sv/ibex_compressed_decoder.sv:232.17-232.68"
  cell $mux $procmux$9719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2761
    connect \Y $procmux$9719_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:228.17-228.88|designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18"
  cell $mux $procmux$9722
    parameter \WIDTH 1
    connect \A $procmux$9719_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$2757
    connect \Y $procmux$9722_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9724
    parameter \WIDTH 1
    connect \A $procmux$9722_Y
    connect \B 1'x
    connect \S \instr_i [12]
    connect \Y $procmux$9724_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9726
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9724_Y
    connect \S $procmux$9727_CMP
    connect \Y $procmux$9726_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9727_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9727_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9728
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9726_Y
    connect \S $procmux$9729_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2764
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9729_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9729_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:228.17-228.88|designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18"
  cell $mux $procmux$9736
    parameter \WIDTH 32
    connect \A { 12'000000000000 \instr_i [11:7] 15'000000001100111 }
    connect \B { 7'0000000 \instr_i [6:2] 8'00000000 \instr_i [11:7] 7'0110011 }
    connect \S $auto$builder.cc:338:Biop$2757
    connect \Y $procmux$9736_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9738
    parameter \WIDTH 32
    connect \A $procmux$9736_Y
    connect \B 32'x
    connect \S \instr_i [12]
    connect \Y $procmux$9738_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9740
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9738_Y
    connect \S $procmux$9741_CMP
    connect \Y $procmux$9740_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9741_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9741_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9742
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9740_Y
    connect \S $procmux$9743_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2765
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9743_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9743_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:228.17-228.88|designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18"
  cell $mux $procmux$9750
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2764
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2757
    connect \Y $procmux$9750_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:225.15-233.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16"
  cell $mux $procmux$9752
    parameter \WIDTH 1
    connect \A $procmux$9750_Y
    connect \B 1'x
    connect \S \instr_i [12]
    connect \Y $procmux$9752_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9754
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9752_Y
    connect \S $procmux$9755_CMP
    connect \Y $procmux$9754_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9755_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9755_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9756
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9754_Y
    connect \S $procmux$9757_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2766
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9757_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9757_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:220.41-220.64|designs/src/ibex_sv/ibex_compressed_decoder.sv:220.13-220.64"
  cell $mux $procmux$9762
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2748
    connect \Y $procmux$9762_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:216.19-221.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9764
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9762_Y
    connect \S $procmux$9765_CMP
    connect \Y $procmux$9764_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:216.19-221.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9765_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'010
    connect \Y $procmux$9765_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9766
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9764_Y
    connect \S $procmux$9767_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2751
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9767_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $pmux $procmux$9769
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2746 $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2751 $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2778 2'01 }
    connect \S { $procmux$9777_CMP $procmux$9775_CMP $procmux$9773_CMP $procmux$9771_CMP $procmux$9770_CTRL }
    connect \Y $procmux$9769_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $reduce_or $procmux$9770_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $procmux$9770_CMP
    connect \Y $procmux$9770_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'001
    connect \Y $procmux$9770_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9770_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9770_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9770_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'101
    connect \Y $procmux$9770_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9770_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'111
    connect \Y $procmux$9770_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:253.13-254.62|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'110
    connect \Y $procmux$9771_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9773_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:216.19-221.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'010
    connect \Y $procmux$9775_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:209.19-214.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $logic_not $procmux$9777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9777_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9778
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9769_Y
    connect \S $procmux$9779_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2780
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9779_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $pmux $procmux$9781
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 7'0000000 \instr_i [6:2] \instr_i [11:7] 3'001 \instr_i [11:7] 11'00100110000 \instr_i [3:2] \instr_i [12] \instr_i [6:4] 10'0000010010 \instr_i [11:7] 7'0000011 $auto$slang_frontend.cc:696:finish$\instr_o$2777 4'0000 \instr_i [8:7] \instr_i [12] \instr_i [6:2] 8'00010010 \instr_i [11:9] 9'000100011 \instr_i }
    connect \S { $procmux$9789_CMP $procmux$9787_CMP $procmux$9785_CMP $procmux$9783_CMP $procmux$9782_CTRL }
    connect \Y $procmux$9781_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $reduce_or $procmux$9782_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $procmux$9782_CMP
    connect \Y $procmux$9782_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'001
    connect \Y $procmux$9782_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9782_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9782_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9782_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'101
    connect \Y $procmux$9782_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:261.13-261.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9782_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'111
    connect \Y $procmux$9782_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:253.13-254.62|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'110
    connect \Y $procmux$9783_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:224.13-248.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9785_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:216.19-221.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $eq $procmux$9787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'010
    connect \Y $procmux$9787_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:209.19-214.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $logic_not $procmux$9789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9789_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9790
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9781_Y
    connect \S $procmux$9791_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2779
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9791_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:213.39-213.62|designs/src/ibex_sv/ibex_compressed_decoder.sv:213.13-213.62"
  cell $mux $procmux$9797
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_i [12]
    connect \Y $procmux$9797_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:209.19-214.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $mux $procmux$9799
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9797_Y
    connect \S $procmux$9800_CMP
    connect \Y $procmux$9799_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:209.19-214.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16"
  cell $logic_not $procmux$9800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9800_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9801
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9799_Y
    connect \S $procmux$9802_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2746
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9802_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9802_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $pmux $procmux$9806
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 9'010000001 \instr_i [4:2] 2'01 \instr_i [9:7] 5'00001 \instr_i [9:7] 16'0110011000000001 \instr_i [4:2] 2'01 \instr_i [9:7] 5'10001 \instr_i [9:7] 16'0110011000000001 \instr_i [4:2] 2'01 \instr_i [9:7] 5'11001 \instr_i [9:7] 16'0110011000000001 \instr_i [4:2] 2'01 \instr_i [9:7] 5'11101 \instr_i [9:7] 7'0110011 \instr_i }
    connect \S { $procmux$9811_CMP $procmux$9810_CMP $procmux$9809_CMP $procmux$9808_CMP $procmux$9807_CTRL }
    connect \Y $procmux$9806_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $reduce_or $procmux$9807_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $procmux$9807_CMP
    connect \Y $procmux$9807_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9807_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'100
    connect \Y $procmux$9807_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9807_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'101
    connect \Y $procmux$9807_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9807_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'110
    connect \Y $procmux$9807_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9807_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'111
    connect \Y $procmux$9807_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:163.21-164.66|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9808_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'011
    connect \Y $procmux$9808_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:157.21-158.66|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9809_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'010
    connect \Y $procmux$9809_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:151.21-152.66|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9810_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'001
    connect \Y $procmux$9810_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:145.21-146.74|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $logic_not $procmux$9811_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \Y $procmux$9811_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $mux $procmux$9812
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9806_Y
    connect \S $procmux$9813_CMP
    connect \Y $procmux$9812_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9813_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'11
    connect \Y $procmux$9813_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9814
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9812_Y
    connect \S $procmux$9815_CMP
    connect \Y $procmux$9814_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9815_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9815_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9816
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9814_Y
    connect \S $procmux$9817_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2736
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9817_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9817_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $mux $procmux$9821
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$9822_CTRL
    connect \Y $procmux$9821_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $reduce_or $procmux$9822_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $procmux$9822_CMP
    connect \Y $procmux$9822_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9822_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'100
    connect \Y $procmux$9822_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9822_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'101
    connect \Y $procmux$9822_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9822_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'110
    connect \Y $procmux$9822_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:173.21-173.44|designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24"
  cell $eq $procmux$9822_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_i [12] \instr_i [6:5] }
    connect \B 3'111
    connect \Y $procmux$9822_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $mux $procmux$9823
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9821_Y
    connect \S $procmux$9824_CMP
    connect \Y $procmux$9823_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9824_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'11
    connect \Y $procmux$9824_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9825
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9823_Y
    connect \S $procmux$9826_CMP
    connect \Y $procmux$9825_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9826_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9826_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9827
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9825_Y
    connect \S $procmux$9828_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2737
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9828_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9828_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $pmux $procmux$9833
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2735 1'0 $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2737 }
    connect \S { $procmux$9837_CTRL $procmux$9835_CMP $procmux$9834_CMP }
    connect \Y $procmux$9833_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9834_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'11
    connect \Y $procmux$9834_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:137.17-138.74|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9835_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'10
    connect \Y $procmux$9835_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $reduce_or $procmux$9837_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$9837_CMP
    connect \Y $procmux$9837_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $logic_not $procmux$9837_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \Y $procmux$9837_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9837_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'01
    connect \Y $procmux$9837_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9838
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9833_Y
    connect \S $procmux$9839_CMP
    connect \Y $procmux$9838_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9839_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9839_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9840
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9838_Y
    connect \S $procmux$9841_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2739
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9841_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9841_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $pmux $procmux$9846
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 1'0 \instr_i [10] 5'00000 \instr_i [6:2] 2'01 \instr_i [9:7] 5'10101 \instr_i [9:7] 7'0010011 \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [6:2] 2'01 \instr_i [9:7] 5'11101 \instr_i [9:7] 7'0010011 $auto$slang_frontend.cc:696:finish$\instr_o$2736 }
    connect \S { $procmux$9850_CTRL $procmux$9848_CMP $procmux$9847_CMP }
    connect \Y $procmux$9846_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:142.17-179.24|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9847_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'11
    connect \Y $procmux$9847_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:137.17-138.74|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9848_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'10
    connect \Y $procmux$9848_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $reduce_or $procmux$9850_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$9850_CMP
    connect \Y $procmux$9850_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $logic_not $procmux$9850_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \Y $procmux$9850_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9850_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'01
    connect \Y $procmux$9850_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9851
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9846_Y
    connect \S $procmux$9852_CMP
    connect \Y $procmux$9851_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9852_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9852_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9853
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9851_Y
    connect \S $procmux$9854_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2738
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9854_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9854_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:132.43-132.66|designs/src/ibex_sv/ibex_compressed_decoder.sv:132.17-132.66"
  cell $mux $procmux$9860
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_i [12]
    connect \Y $procmux$9860_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $mux $procmux$9862
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9860_Y
    connect \S $procmux$9863_CTRL
    connect \Y $procmux$9862_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $reduce_or $procmux$9863_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$9863_CMP
    connect \Y $procmux$9863_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $logic_not $procmux$9863_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \Y $procmux$9863_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:126.22-133.18|designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20"
  cell $eq $procmux$9863_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:10]
    connect \B 2'01
    connect \Y $procmux$9863_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9864
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9862_Y
    connect \S $procmux$9865_CMP
    connect \Y $procmux$9864_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9865_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9865_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9866
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9864_Y
    connect \S $procmux$9867_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2735
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9867_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9867_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:120.54-120.77|designs/src/ibex_sv/ibex_compressed_decoder.sv:120.13-120.77"
  cell $mux $procmux$9872
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2727
    connect \Y $procmux$9872_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:109.19-121.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9875
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9872_Y
    connect \S $procmux$9876_CMP
    connect \Y $procmux$9875_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:109.19-121.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9876_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9876_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9877
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9875_Y
    connect \S $procmux$9878_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2730
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9878_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9878_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:116.15-117.83|designs/src/ibex_sv/ibex_compressed_decoder.sv:114.13-118.16"
  cell $mux $procmux$9883
    parameter \WIDTH 32
    connect \A { \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [6:2] \instr_i [11:7] 7'0110111 }
    connect \B { \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [4:3] \instr_i [5] \instr_i [2] \instr_i [6] 24'000000010000000100010011 }
    connect \S $auto$builder.cc:338:Biop$2722
    connect \Y $procmux$9883_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:109.19-121.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $mux $procmux$9885
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9883_Y
    connect \S $procmux$9886_CMP
    connect \Y $procmux$9885_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:109.19-121.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9886_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9886_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9887
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9885_Y
    connect \S $procmux$9888_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2725
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9888_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9888_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:191.13-193.54|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $pmux $procmux$9891
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [6:2] \instr_i [11:7] 3'000 \instr_i [11:7] 7'0010011 \instr_i [12] \instr_i [8] \instr_i [10:9] \instr_i [6] \instr_i [7] \instr_i [2] \instr_i [11] \instr_i [5:3] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] 4'0000 $auto$builder.cc:364:Unop$2720 7'1101111 \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [6:2] 8'00000000 \instr_i [11:7] 7'0010011 $auto$slang_frontend.cc:696:finish$\instr_o$2725 $auto$slang_frontend.cc:696:finish$\instr_o$2738 \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [12] \instr_i [6:5] \instr_i [2] 7'0000001 \instr_i [9:7] 2'00 \instr_i [13] \instr_i [11:10] \instr_i [4:3] \instr_i [12] 7'1100011 }
    connect \S { $procmux$9900_CMP $procmux$9899_CTRL $procmux$9898_CMP $procmux$9897_CMP $procmux$9894_CMP $procmux$9892_CTRL }
    connect \Y $procmux$9891_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:191.13-193.54|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $reduce_or $procmux$9892_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$9892_CMP
    connect \Y $procmux$9892_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:191.13-193.54|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9892_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'110
    connect \Y $procmux$9892_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:191.13-193.54|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9892_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'111
    connect \Y $procmux$9892_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9894_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9894_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:109.19-121.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9897_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9897_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:105.13-106.62|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9898_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'010
    connect \Y $procmux$9898_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:97.13-99.77|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $reduce_or $procmux$9899_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$9899_CMP
    connect \Y $procmux$9899_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:97.13-99.77|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9899_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'001
    connect \Y $procmux$9899_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:97.13-99.77|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9899_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'101
    connect \Y $procmux$9899_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:90.13-91.77|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $logic_not $procmux$9900_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9900_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9901
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9891_Y
    connect \S $procmux$9902_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2740
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9902_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9902_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $pmux $procmux$9907
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2730 $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2739 }
    connect \S { $procmux$9911_CMP $procmux$9908_CMP }
    connect \Y $procmux$9907_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:124.13-185.20|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9908_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9908_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:109.19-121.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16"
  cell $eq $procmux$9911_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9911_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9912
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9907_Y
    connect \S $procmux$9913_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2741
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9913_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9913_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:271.13-271.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $pmux $procmux$9914
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2718 $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2741 $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2780 1'0 }
    connect \S { $procmux$9921_CMP $procmux$9919_CMP $procmux$9917_CMP $procmux$9915_CMP }
    connect \Y \illegal_instr_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:271.13-271.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9915_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$9915_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9917_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9917_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9919_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9919_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $logic_not $procmux$9921_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \Y $procmux$9921_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:271.13-271.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $pmux $procmux$9922
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $auto$slang_frontend.cc:696:finish$\instr_o$2717 $auto$slang_frontend.cc:696:finish$\instr_o$2740 $auto$slang_frontend.cc:696:finish$\instr_o$2779 \instr_i }
    connect \S { $procmux$9929_CMP $procmux$9927_CMP $procmux$9925_CMP $procmux$9923_CMP }
    connect \Y \instr_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:271.13-271.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9923_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$9923_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:208.9-267.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9925_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$9925_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:86.9-199.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $eq $procmux$9927_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \B 2'01
    connect \Y $procmux$9927_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $logic_not $procmux$9929_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \Y $procmux$9929_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $pmux $procmux$9933
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2716 3'001 }
    connect \S { $procmux$9938_CMP $procmux$9936_CMP $procmux$9935_CMP $procmux$9934_CTRL }
    connect \Y $procmux$9933_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $reduce_or $procmux$9934_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$9934_CMP
    connect \Y $procmux$9934_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9934_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'001
    connect \Y $procmux$9934_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9934_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9934_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9934_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9934_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9934_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'101
    connect \Y $procmux$9934_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9934_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'111
    connect \Y $procmux$9934_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:61.13-63.47|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9935_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'110
    connect \Y $procmux$9935_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:55.13-56.96|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9936_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'010
    connect \Y $procmux$9936_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:46.19-51.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $logic_not $procmux$9938_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9938_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9939
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9933_Y
    connect \S $procmux$9940_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2718
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $logic_not $procmux$9940_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \Y $procmux$9940_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $pmux $procmux$9944
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { 2'00 \instr_i [10:7] \instr_i [12:11] \instr_i [5] \instr_i [6] 12'000001000001 \instr_i [4:2] 12'001001100000 \instr_i [5] \instr_i [12:10] \instr_i [6] 4'0001 \instr_i [9:7] 5'01001 \instr_i [4:2] 12'000001100000 \instr_i [5] \instr_i [12] 2'01 \instr_i [4:2] 2'01 \instr_i [9:7] 3'010 \instr_i [11:10] \instr_i [6] 9'000100011 \instr_i }
    connect \S { $procmux$9949_CMP $procmux$9947_CMP $procmux$9946_CMP $procmux$9945_CTRL }
    connect \Y $procmux$9944_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $reduce_or $procmux$9945_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$9945_CMP
    connect \Y $procmux$9945_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9945_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'001
    connect \Y $procmux$9945_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9945_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'011
    connect \Y $procmux$9945_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9945_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'100
    connect \Y $procmux$9945_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9945_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'101
    connect \Y $procmux$9945_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:71.13-71.36|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9945_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'111
    connect \Y $procmux$9945_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:61.13-63.47|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9946_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'110
    connect \Y $procmux$9946_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:55.13-56.96|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $eq $procmux$9947_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \B 3'010
    connect \Y $procmux$9947_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:46.19-51.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $logic_not $procmux$9949_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9949_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9950
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9944_Y
    connect \S $procmux$9951_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_o$2717
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $logic_not $procmux$9951_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \Y $procmux$9951_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:50.41-50.64|designs/src/ibex_sv/ibex_compressed_decoder.sv:50.13-50.64"
  cell $mux $procmux$9958
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2713
    connect \Y $procmux$9958_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:46.19-51.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $mux $procmux$9960
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9958_Y
    connect \S $procmux$9961_CMP
    connect \Y $procmux$9960_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:46.19-51.14|designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16"
  cell $logic_not $procmux$9961_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [15:13]
    connect \Y $procmux$9961_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $mux $procmux$9962
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9960_Y
    connect \S $procmux$9963_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_instr_o$2716
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_compressed_decoder.sv:45.9-77.16|designs/src/ibex_sv/ibex_compressed_decoder.sv:42.5-276.12"
  cell $logic_not $procmux$9963_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [1:0]
    connect \Y $procmux$9963_CMP
  end
end
attribute \src "designs/src/ibex_sv/ibex_controller.sv:12.8"
module \ibex_controller$ibex_core.id_stage_i.controller_i
  wire $auto$builder.cc:338:Biop$3192
  wire $auto$builder.cc:338:Biop$3194
  wire $auto$builder.cc:338:Biop$3196
  wire $auto$builder.cc:338:Biop$3200
  wire $auto$builder.cc:338:Biop$3202
  wire $auto$builder.cc:338:Biop$3204
  wire $auto$builder.cc:338:Biop$3208
  wire $auto$builder.cc:338:Biop$3210
  wire $auto$builder.cc:338:Biop$3212
  wire $auto$builder.cc:338:Biop$3214
  wire $auto$builder.cc:338:Biop$3220
  wire $auto$builder.cc:338:Biop$3222
  wire $auto$builder.cc:338:Biop$3224
  wire $auto$builder.cc:338:Biop$3226
  wire $auto$builder.cc:338:Biop$3230
  wire $auto$builder.cc:338:Biop$3268
  wire $auto$builder.cc:338:Biop$3270
  wire $auto$builder.cc:338:Biop$3272
  wire $auto$builder.cc:338:Biop$3281
  wire $auto$builder.cc:338:Biop$3286
  wire $auto$builder.cc:338:Biop$3294
  wire $auto$builder.cc:338:Biop$3296
  wire $auto$builder.cc:338:Biop$3298
  wire $auto$builder.cc:338:Biop$3346
  wire $auto$builder.cc:338:Biop$3348
  wire $auto$builder.cc:338:Biop$3350
  wire $auto$builder.cc:338:Biop$3352
  wire $auto$builder.cc:338:Biop$3382
  wire $auto$builder.cc:338:Biop$3399
  wire $auto$builder.cc:338:Biop$3403
  wire $auto$builder.cc:338:Biop$3408
  wire $auto$builder.cc:338:Biop$3410
  wire $auto$builder.cc:338:Biop$3419
  wire $auto$builder.cc:338:Biop$3437
  wire $auto$builder.cc:338:Biop$3441
  wire $auto$builder.cc:338:Biop$3460
  wire $auto$builder.cc:338:Biop$3462
  wire $auto$builder.cc:338:Biop$3482
  wire $auto$builder.cc:338:Biop$3490
  wire $auto$builder.cc:338:Biop$3492
  wire width 32 $auto$builder.cc:338:Biop$3509
  wire $auto$builder.cc:338:Biop$3520
  wire $auto$builder.cc:338:Biop$3524
  wire $auto$builder.cc:338:Biop$3552
  wire $auto$builder.cc:338:Biop$3587
  wire $auto$builder.cc:338:Biop$3591
  wire $auto$builder.cc:338:Biop$3628
  wire $auto$builder.cc:338:Biop$3634
  wire $auto$builder.cc:364:Unop$3188
  wire $auto$builder.cc:364:Unop$3274
  wire $auto$builder.cc:364:Unop$3290
  wire $auto$builder.cc:364:Unop$3292
  wire $auto$builder.cc:364:Unop$3401
  wire $auto$builder.cc:364:Unop$3415
  wire $auto$builder.cc:364:Unop$3417
  wire $auto$builder.cc:364:Unop$3435
  wire $auto$builder.cc:364:Unop$3480
  wire $auto$builder.cc:364:Unop$3589
  wire $auto$builder.cc:364:Unop$3624
  wire $auto$builder.cc:364:Unop$3626
  wire $auto$builder.cc:364:Unop$3630
  wire $auto$builder.cc:364:Unop$3636
  wire $auto$rtlil.cc:2914:Mux$3283
  wire width 2 $auto$rtlil.cc:2914:Mux$3498
  wire width 32 $auto$rtlil.cc:2914:Mux$3512
  wire width 32 $auto$rtlil.cc:2914:Mux$3516
  wire width 6 $auto$rtlil.cc:2914:Mux$3522
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire width 32 $auto$slang_frontend.cc:696:finish$\csr_mtval_o$3539
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\csr_mtval_o$3581
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  wire $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3560
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3567
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3579
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire $auto$slang_frontend.cc:696:finish$\csr_restore_mret_id_o$3566
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_restore_mret_id_o$3578
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3457
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3474
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3486
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3531
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3538
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3580
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3485
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:669.11-677.14"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3505
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3530
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3537
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3576
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_if_o$3456
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_if_o$3473
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:669.11-677.14"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_wb_o$3506
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_save_wb_o$3577
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:438.9-443.12"
  wire $auto$slang_frontend.cc:696:finish$\ctrl_busy_o$3355
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:438.9-443.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3356
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:448.9-450.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3359
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:453.9-460.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3362
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:463.9-468.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3366
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:499.11-501.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3374
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:487.9-502.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3375
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:543.20-552.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3426
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3428
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3430
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3533
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3541
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:757.20-760.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3555
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:755.20-760.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3556
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3561
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3568
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3583
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:772.9-774.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3594
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:607.20-611.14"
  wire width 3 $auto$slang_frontend.cc:696:finish$\debug_cause_o$3469
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:605.11-611.14"
  wire width 3 $auto$slang_frontend.cc:696:finish$\debug_cause_o$3470
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\debug_cause_o$3475
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\debug_cause_o$3487
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\debug_csr_save_o$3476
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  wire $auto$slang_frontend.cc:696:finish$\debug_csr_save_o$3488
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\debug_mode_d$3478
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  wire $auto$slang_frontend.cc:696:finish$\debug_mode_d$3562
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire $auto$slang_frontend.cc:696:finish$\debug_mode_d$3570
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\debug_mode_d$3585
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3249
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3253
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3258
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\ecall_insn_prio$3252
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\ecall_insn_prio$3257
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:580.20-584.14"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3448
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:578.20-584.14"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3449
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:572.20-584.14"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3450
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3451
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3455
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3529
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3536
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3575
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\exc_pc_mux_o$3574
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\flush_id$3477
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire $auto$slang_frontend.cc:696:finish$\flush_id$3532
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire $auto$slang_frontend.cc:696:finish$\flush_id$3540
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\flush_id$3582
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:453.9-460.12"
  wire $auto$slang_frontend.cc:696:finish$\halt_if$3363
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:463.9-468.12"
  wire $auto$slang_frontend.cc:696:finish$\halt_if$3367
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:532.9-534.12"
  wire $auto$slang_frontend.cc:696:finish$\halt_if$3413
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:543.20-552.14"
  wire $auto$slang_frontend.cc:696:finish$\halt_if$3427
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14"
  wire $auto$slang_frontend.cc:696:finish$\halt_if$3429
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  wire $auto$slang_frontend.cc:696:finish$\halt_if$3431
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn_prio$3256
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:293.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\load_err_prio$3246
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:291.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\load_err_prio$3248
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\load_err_prio$3251
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\load_err_prio$3255
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\load_err_prio$3260
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:350.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3330
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:349.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3331
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:348.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3332
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:347.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3333
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:346.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3334
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3335
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3336
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3337
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3338
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3339
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3340
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3341
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mfip_id$3342
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  wire $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3452
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  wire $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3458
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:746.13-748.16"
  wire $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3546
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3569
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3584
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:513.11-519.14"
  wire $auto$slang_frontend.cc:696:finish$\nt_branch_mispredict_o$3393
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  wire $auto$slang_frontend.cc:696:finish$\nt_branch_mispredict_o$3395
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  wire width 3 $auto$slang_frontend.cc:696:finish$\pc_mux_o$3559
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire width 3 $auto$slang_frontend.cc:696:finish$\pc_mux_o$3565
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\pc_mux_o$3573
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:505.11-511.14"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3385
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3394
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3453
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3471
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3527
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3534
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3557
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3563
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_o$3571
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:523.9-527.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3406
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3454
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3472
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3528
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3535
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3558
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3564
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  wire $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3572
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:505.11-511.14"
  wire $auto$slang_frontend.cc:696:finish$\perf_jump_o$3386
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  wire $auto$slang_frontend.cc:696:finish$\perf_jump_o$3396
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:505.11-511.14"
  wire $auto$slang_frontend.cc:696:finish$\perf_tbranch_o$3387
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  wire $auto$slang_frontend.cc:696:finish$\perf_tbranch_o$3397
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:487.9-502.12"
  wire $auto$slang_frontend.cc:696:finish$\retain_id$3376
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:291.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\store_err_prio$3247
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\store_err_prio$3250
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\store_err_prio$3254
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  wire $auto$slang_frontend.cc:696:finish$\store_err_prio$3259
  wire width 4 $procmux$4788_Y
  wire $procmux$4792_CMP
  wire width 4 $procmux$4794_Y
  wire width 4 $procmux$4797_Y
  wire width 4 $procmux$4800_Y
  wire width 4 $procmux$4803_Y
  wire width 4 $procmux$4806_Y
  wire $procmux$4809_CMP
  wire width 4 $procmux$4813_Y
  wire width 4 $procmux$4816_Y
  wire width 4 $procmux$4819_Y
  wire width 4 $procmux$4822_Y
  wire $procmux$4825_CMP
  wire $procmux$4829_Y
  wire $procmux$4832_Y
  wire $procmux$4835_Y
  wire $procmux$4838_CMP
  wire $procmux$4842_Y
  wire $procmux$4845_Y
  wire $procmux$4848_Y
  wire $procmux$4851_CMP
  wire width 3 $procmux$4855_Y
  wire width 3 $procmux$4858_Y
  wire width 3 $procmux$4861_Y
  wire $procmux$4864_CMP
  wire $procmux$4868_Y
  wire $procmux$4871_Y
  wire $procmux$4874_Y
  wire $procmux$4877_CMP
  wire $procmux$4881_Y
  wire $procmux$4884_Y
  wire $procmux$4887_Y
  wire $procmux$4890_CMP
  wire width 4 $procmux$4894_Y
  wire width 4 $procmux$4897_Y
  wire width 4 $procmux$4900_Y
  wire $procmux$4903_CMP
  wire $procmux$4908_Y
  wire $procmux$4911_Y
  wire $procmux$4914_CMP
  wire $procmux$4919_Y
  wire $procmux$4922_Y
  wire $procmux$4925_CMP
  wire width 3 $procmux$4930_Y
  wire width 3 $procmux$4933_Y
  wire $procmux$4936_CMP
  wire $procmux$4941_Y
  wire $procmux$4944_Y
  wire $procmux$4947_CMP
  wire $procmux$4952_Y
  wire $procmux$4955_Y
  wire $procmux$4958_CMP
  wire $procmux$4961_Y
  wire $procmux$4963_Y
  wire $procmux$4966_Y
  wire $procmux$4969_CMP
  wire $procmux$4973_Y
  wire $procmux$4976_Y
  wire $procmux$4979_CMP
  wire width 4 $procmux$4983_Y
  wire width 4 $procmux$4986_Y
  wire $procmux$4989_CMP
  wire $procmux$4993_Y
  wire $procmux$4996_Y
  wire $procmux$4999_CMP
  wire width 4 $procmux$5004_Y
  wire $procmux$5007_CMP
  wire $procmux$5012_Y
  wire $procmux$5015_CMP
  wire width 32 $procmux$5020_Y
  wire $procmux$5023_CMP
  wire $procmux$5028_Y
  wire $procmux$5031_CMP
  wire $procmux$5036_Y
  wire $procmux$5039_CMP
  wire $procmux$5044_Y
  wire $procmux$5047_CMP
  wire width 6 $procmux$5052_Y
  wire $procmux$5055_CMP
  wire width 2 $procmux$5060_Y
  wire $procmux$5063_CMP
  wire width 3 $procmux$5068_Y
  wire $procmux$5071_CMP
  wire $procmux$5076_Y
  wire $procmux$5079_CMP
  wire $procmux$5084_Y
  wire $procmux$5087_CMP
  wire width 4 $procmux$5094_Y
  wire width 4 $procmux$5096_Y
  wire width 4 $procmux$5098_Y
  wire $procmux$5101_CMP
  wire $procmux$5108_Y
  wire $procmux$5110_Y
  wire $procmux$5112_Y
  wire $procmux$5115_CMP
  wire $procmux$5122_Y
  wire $procmux$5124_Y
  wire $procmux$5126_Y
  wire $procmux$5129_CMP
  wire $procmux$5136_Y
  wire $procmux$5138_Y
  wire $procmux$5140_Y
  wire $procmux$5143_CMP
  wire $procmux$5150_Y
  wire $procmux$5152_Y
  wire $procmux$5154_Y
  wire $procmux$5157_CMP
  wire $procmux$5164_Y
  wire $procmux$5166_Y
  wire $procmux$5168_Y
  wire $procmux$5171_CMP
  wire width 6 $procmux$5178_Y
  wire width 6 $procmux$5180_Y
  wire width 6 $procmux$5182_Y
  wire $procmux$5185_CMP
  wire width 32 $procmux$5189_Y
  wire width 32 $procmux$5195_Y
  wire $procmux$5198_CMP
  wire width 6 $procmux$5202_Y
  wire width 6 $procmux$5210_Y
  wire $procmux$5213_CMP
  wire width 4 $procmux$5220_Y
  wire width 4 $procmux$5222_Y
  wire $procmux$5225_CMP
  wire $procmux$5232_Y
  wire $procmux$5234_Y
  wire $procmux$5237_CMP
  wire $procmux$5244_Y
  wire $procmux$5246_Y
  wire $procmux$5249_CMP
  wire $procmux$5256_Y
  wire $procmux$5258_Y
  wire $procmux$5261_CMP
  wire $procmux$5268_Y
  wire $procmux$5270_Y
  wire $procmux$5273_CMP
  wire $procmux$5280_Y
  wire $procmux$5282_Y
  wire $procmux$5285_CMP
  wire $procmux$5288_Y
  wire $procmux$5291_CMP
  wire $procmux$5294_Y
  wire $procmux$5297_CMP
  wire $procmux$5301_Y
  wire $procmux$5304_CMP
  wire $procmux$5308_Y
  wire $procmux$5311_CMP
  wire $procmux$5315_Y
  wire $procmux$5318_CMP
  wire $procmux$5322_Y
  wire $procmux$5325_CMP
  wire $procmux$5328_Y
  wire $procmux$5331_CMP
  wire $procmux$5336_CMP
  wire $procmux$5339_Y
  wire $procmux$5342_CMP
  wire $procmux$5345_Y
  wire $procmux$5348_CMP
  wire width 3 $procmux$5353_Y
  wire width 3 $procmux$5356_Y
  wire width 3 $procmux$5358_Y
  wire $procmux$5361_CMP
  wire width 3 $procmux$5367_Y
  wire width 3 $procmux$5369_Y
  wire $procmux$5372_CMP
  wire $procmux$5377_Y
  wire $procmux$5380_CMP
  wire $procmux$5385_Y
  wire $procmux$5388_CMP
  wire $procmux$5393_Y
  wire $procmux$5396_CMP
  wire width 3 $procmux$5401_Y
  wire $procmux$5404_CMP
  wire $procmux$5409_Y
  wire $procmux$5412_CMP
  wire $procmux$5417_Y
  wire $procmux$5420_CMP
  wire $procmux$5425_Y
  wire $procmux$5428_CMP
  wire $procmux$5433_Y
  wire $procmux$5436_CMP
  wire width 6 $procmux$5442_Y
  wire width 6 $procmux$5445_Y
  wire width 6 $procmux$5448_Y
  wire width 6 $procmux$5451_Y
  wire width 6 $procmux$5453_Y
  wire $procmux$5456_CMP
  wire width 6 $procmux$5463_Y
  wire width 6 $procmux$5466_Y
  wire width 6 $procmux$5469_Y
  wire width 6 $procmux$5471_Y
  wire $procmux$5474_CMP
  wire width 6 $procmux$5481_Y
  wire width 6 $procmux$5484_Y
  wire width 6 $procmux$5486_Y
  wire $procmux$5489_CMP
  wire $procmux$5496_Y
  wire $procmux$5498_Y
  wire $procmux$5501_CMP
  wire width 6 $procmux$5508_Y
  wire width 6 $procmux$5510_Y
  wire $procmux$5513_CMP
  wire $procmux$5519_Y
  wire $procmux$5522_CMP
  wire $procmux$5528_Y
  wire $procmux$5531_CMP
  wire $procmux$5537_Y
  wire $procmux$5540_CMP
  wire width 6 $procmux$5546_Y
  wire $procmux$5549_CMP
  wire $procmux$5555_Y
  wire $procmux$5558_CMP
  wire $procmux$5564_Y
  wire $procmux$5567_CMP
  wire $procmux$5573_Y
  wire $procmux$5576_Y
  wire $procmux$5578_Y
  wire $procmux$5585_CMP
  wire width 4 $procmux$5591_Y
  wire width 4 $procmux$5594_Y
  wire width 4 $procmux$5596_Y
  wire $procmux$5603_CMP
  wire $procmux$5611_Y
  wire $procmux$5613_Y
  wire $procmux$5620_CMP
  wire width 4 $procmux$5628_Y
  wire width 4 $procmux$5630_Y
  wire $procmux$5637_CMP
  wire $procmux$5644_Y
  wire $procmux$5651_CMP
  wire width 4 $procmux$5658_Y
  wire $procmux$5665_CMP
  wire $procmux$5671_Y
  wire $procmux$5677_CMP
  wire $procmux$5683_Y
  wire $procmux$5688_CMP
  wire $procmux$5695_Y
  wire $procmux$5699_CMP
  wire $procmux$5705_Y
  wire $procmux$5707_Y
  wire $procmux$5711_CMP
  wire $procmux$5717_Y
  wire $procmux$5719_Y
  wire $procmux$5723_CMP
  wire $procmux$5729_Y
  wire $procmux$5731_Y
  wire $procmux$5735_CMP
  wire $procmux$5742_Y
  wire $procmux$5746_CMP
  wire $procmux$5753_Y
  wire $procmux$5757_CMP
  wire $procmux$5764_Y
  wire $procmux$5768_CMP
  wire $procmux$5775_Y
  wire $procmux$5779_CMP
  wire width 4 $procmux$5785_Y
  wire width 4 $procmux$5787_Y
  wire $procmux$5790_CMP
  wire $procmux$5797_Y
  wire $procmux$5800_CMP
  wire width 4 $procmux$5807_Y
  wire $procmux$5810_CMP
  wire $procmux$5817_Y
  wire $procmux$5822_CMP
  wire width 4 $procmux$5829_Y
  wire $procmux$5834_CMP
  wire $procmux$5841_Y
  wire $procmux$5845_CMP
  wire width 4 $procmux$5852_Y
  wire $procmux$5856_CMP
  wire width 4 $procmux$5863_Y
  wire $procmux$5866_CMP
  wire width 4 $procmux$5875_Y
  wire $procmux$5878_CMP
  wire $procmux$5887_Y
  wire $procmux$5890_CMP
  wire $procmux$5895_CMP
  wire $procmux$5897_CMP
  wire $procmux$5899_CMP
  wire $procmux$5901_CMP
  wire $procmux$5907_CMP
  wire $procmux$5911_CMP
  wire $procmux$5913_CMP
  wire $procmux$5914_CMP
  wire $procmux$5915_CMP
  wire $procmux$5916_CMP
  wire $procmux$5921_CMP
  wire $procmux$5923_CMP
  wire $procmux$5925_CMP
  wire $procmux$5927_CMP
  wire $procmux$5933_CMP
  wire $procmux$5942_CMP
  wire $procmux$5944_CMP
  wire $procmux$5946_CMP
  wire $procmux$5948_CMP
  wire $procmux$5954_CMP
  wire $procmux$5959_CMP
  wire $procmux$5960_CMP
  wire $procmux$5965_CMP
  wire $procmux$5967_CMP
  wire $procmux$5969_CMP
  wire $procmux$5971_CMP
  wire $procmux$5977_CMP
  wire $procmux$5982_CMP
  wire $procmux$5983_CMP
  wire $procmux$5988_CMP
  wire $procmux$5990_CMP
  wire $procmux$5992_CMP
  wire $procmux$5994_CMP
  wire $procmux$6000_CMP
  wire $procmux$6004_CMP
  wire $procmux$6006_CMP
  wire $procmux$6023_CMP
  wire $procmux$6028_CMP
  wire $procmux$6037_CMP
  wire $procmux$6041_CMP
  wire $procmux$6043_CMP
  wire $procmux$6044_CMP
  wire $procmux$6049_CMP
  wire $procmux$6051_CMP
  wire $procmux$6053_CMP
  wire $procmux$6058_CMP
  wire $procmux$6062_CMP
  wire $procmux$6079_CMP
  wire $procmux$6084_CMP
  wire $procmux$6086_CMP
  wire $procmux$6088_CMP
  wire $procmux$6099_CMP
  wire $procmux$6100_CMP
  wire $procmux$6117_CMP
  wire $procmux$6134_CMP
  wire $procmux$6141_CMP
  wire $procmux$6143_CMP
  wire $procmux$6150_CMP
  wire $procmux$6152_CMP
  wire $procmux$6157_CMP
  wire $procmux$6162_CMP
  wire $procmux$6164_CMP
  wire $procmux$6166_CMP
  wire $procmux$6168_CMP
  wire $procmux$6173_CMP
  wire $procmux$6178_CMP
  wire $procmux$6183_CMP
  wire $procmux$6188_CMP
  wire $procmux$6190_CMP
  wire $procmux$6199_CMP
  wire $procmux$6201_CMP
  wire $procmux$6206_CMP
  wire $procmux$6210_CMP
  wire $procmux$6215_CMP
  wire $procmux$6217_CMP
  wire $procmux$6219_CMP
  wire $procmux$6237_CMP
  wire $procmux$6260_CMP
  wire $procmux$6261_CMP
  wire width 4 $procmux$6263_Y
  wire width 4 $procmux$6266_Y
  wire width 4 $procmux$6269_Y
  wire width 4 $procmux$6272_Y
  wire width 4 $procmux$6275_Y
  wire width 4 $procmux$6278_Y
  wire width 4 $procmux$6281_Y
  wire width 4 $procmux$6284_Y
  wire width 4 $procmux$6287_Y
  wire width 4 $procmux$6290_Y
  wire width 4 $procmux$6293_Y
  wire width 4 $procmux$6296_Y
  wire width 4 $procmux$6299_Y
  wire width 4 $procmux$6306_Y
  wire width 4 $procmux$6309_Y
  wire width 4 $procmux$6312_Y
  wire width 4 $procmux$6315_Y
  wire width 4 $procmux$6318_Y
  wire width 4 $procmux$6321_Y
  wire width 4 $procmux$6324_Y
  wire width 4 $procmux$6327_Y
  wire width 4 $procmux$6330_Y
  wire width 4 $procmux$6333_Y
  wire width 4 $procmux$6336_Y
  wire width 4 $procmux$6339_Y
  wire width 4 $procmux$6346_Y
  wire width 4 $procmux$6349_Y
  wire width 4 $procmux$6352_Y
  wire width 4 $procmux$6355_Y
  wire width 4 $procmux$6358_Y
  wire width 4 $procmux$6361_Y
  wire width 4 $procmux$6364_Y
  wire width 4 $procmux$6367_Y
  wire width 4 $procmux$6370_Y
  wire width 4 $procmux$6373_Y
  wire width 4 $procmux$6376_Y
  wire width 4 $procmux$6383_Y
  wire width 4 $procmux$6386_Y
  wire width 4 $procmux$6389_Y
  wire width 4 $procmux$6392_Y
  wire width 4 $procmux$6395_Y
  wire width 4 $procmux$6398_Y
  wire width 4 $procmux$6401_Y
  wire width 4 $procmux$6404_Y
  wire width 4 $procmux$6407_Y
  wire width 4 $procmux$6410_Y
  wire width 4 $procmux$6417_Y
  wire width 4 $procmux$6420_Y
  wire width 4 $procmux$6423_Y
  wire width 4 $procmux$6426_Y
  wire width 4 $procmux$6429_Y
  wire width 4 $procmux$6432_Y
  wire width 4 $procmux$6435_Y
  wire width 4 $procmux$6438_Y
  wire width 4 $procmux$6441_Y
  wire width 4 $procmux$6448_Y
  wire width 4 $procmux$6451_Y
  wire width 4 $procmux$6454_Y
  wire width 4 $procmux$6457_Y
  wire width 4 $procmux$6460_Y
  wire width 4 $procmux$6463_Y
  wire width 4 $procmux$6466_Y
  wire width 4 $procmux$6469_Y
  wire width 4 $procmux$6476_Y
  wire width 4 $procmux$6479_Y
  wire width 4 $procmux$6482_Y
  wire width 4 $procmux$6485_Y
  wire width 4 $procmux$6488_Y
  wire width 4 $procmux$6491_Y
  wire width 4 $procmux$6494_Y
  wire width 4 $procmux$6501_Y
  wire width 4 $procmux$6504_Y
  wire width 4 $procmux$6507_Y
  wire width 4 $procmux$6510_Y
  wire width 4 $procmux$6513_Y
  wire width 4 $procmux$6516_Y
  wire width 4 $procmux$6523_Y
  wire width 4 $procmux$6526_Y
  wire width 4 $procmux$6529_Y
  wire width 4 $procmux$6532_Y
  wire width 4 $procmux$6535_Y
  wire width 4 $procmux$6542_Y
  wire width 4 $procmux$6545_Y
  wire width 4 $procmux$6548_Y
  wire width 4 $procmux$6551_Y
  wire width 4 $procmux$6558_Y
  wire width 4 $procmux$6561_Y
  wire width 4 $procmux$6564_Y
  wire width 4 $procmux$6571_Y
  wire width 4 $procmux$6574_Y
  wire width 4 $procmux$6581_Y
  wire $procmux$6590_Y
  wire $procmux$6593_Y
  wire $procmux$6596_Y
  wire $procmux$6599_Y
  wire $procmux$6602_Y
  wire $procmux$6609_Y
  wire $procmux$6612_Y
  wire $procmux$6615_Y
  wire $procmux$6618_Y
  wire $procmux$6625_Y
  wire $procmux$6628_Y
  wire $procmux$6631_Y
  wire $procmux$6634_Y
  wire $procmux$6641_Y
  wire $procmux$6644_Y
  wire $procmux$6647_Y
  wire $procmux$6654_Y
  wire $procmux$6657_Y
  wire $procmux$6660_Y
  wire $procmux$6667_Y
  wire $procmux$6670_Y
  wire $procmux$6673_Y
  wire $procmux$6680_Y
  wire $procmux$6683_Y
  wire $procmux$6690_Y
  wire $procmux$6693_Y
  wire $procmux$6700_Y
  wire $procmux$6703_Y
  wire $procmux$6710_Y
  wire $procmux$6713_Y
  wire $procmux$6720_Y
  wire $procmux$6727_Y
  wire $procmux$6734_Y
  wire $procmux$6741_Y
  wire $procmux$6748_Y
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:68.35"
  wire input 60 \branch_not_set_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:64.35"
  wire input 58 \branch_set_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:66.35"
  wire input 59 \branch_set_spec_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:16.35"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:43.35"
  wire output 54 \controller_run_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:72.35"
  wire input 31 \csr_mstatus_mie_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:97.35"
  wire input 29 \csr_mstatus_tw_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:95.35"
  wire width 32 output 27 \csr_mtval_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:158.9"
  wire \csr_pipe_flush
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:28.35"
  wire input 52 \csr_pipe_flush_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:93.35"
  wire output 25 \csr_restore_dret_id_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:92.35"
  wire output 24 \csr_restore_mret_id_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:94.35"
  wire output 26 \csr_save_cause_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:90.35"
  wire output 22 \csr_save_id_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:89.35"
  wire output 21 \csr_save_if_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:91.35"
  wire output 23 \csr_save_wb_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:19.35"
  wire output 6 \ctrl_busy_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:119.14"
  wire width 4 \ctrl_fsm_cs
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:119.27"
  wire width 4 \ctrl_fsm_ns
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:81.35"
  wire width 3 output 36 \debug_cause_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:82.35"
  wire output 37 \debug_csr_save_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:85.35"
  wire input 39 \debug_ebreakm_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:86.35"
  wire input 40 \debug_ebreaku_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:122.23"
  wire \debug_mode_d
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:83.35"
  wire output 35 \debug_mode_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:80.35"
  wire input 5 \debug_req_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:84.35"
  wire input 38 \debug_single_step_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:155.9"
  wire \dret_insn
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:25.35"
  wire input 49 \dret_insn_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:147.9"
  wire \ebreak_into_debug
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:157.9"
  wire \ebrk_insn
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:27.35"
  wire input 51 \ebrk_insn_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:133.9"
  wire \ebrk_insn_prio
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:153.9"
  wire \ecall_insn
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:23.35"
  wire input 47 \ecall_insn_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:132.9"
  wire \ecall_insn_prio
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:146.9"
  wire \enter_debug_mode
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:55.35"
  wire width 6 output 17 \exc_cause_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:54.35"
  wire width 2 output 16 \exc_pc_mux_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:125.20"
  wire \exc_req_d
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:143.9"
  wire \exc_req_lsu
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:125.9"
  wire \exc_req_q
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:102.35"
  wire output 64 \flush_id_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:138.9"
  wire \halt_if
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:148.9"
  wire \handle_irq
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:42.35"
  wire output 11 \id_in_ready_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:141.9"
  wire \illegal_dret
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:126.25"
  wire \illegal_insn_d
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:22.35"
  wire input 46 \illegal_insn_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:131.9"
  wire \illegal_insn_prio
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:126.9"
  wire \illegal_insn_q
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:142.9"
  wire \illegal_umode
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:35.35"
  wire input 9 \instr_bp_taken_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:33.35"
  wire width 16 input 53 \instr_compressed_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:159.9"
  wire \instr_fetch_err
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:36.35"
  wire input 18 \instr_fetch_err_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:37.35"
  wire input 19 \instr_fetch_err_plus2_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:130.9"
  wire \instr_fetch_err_prio
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:32.35"
  wire width 32 input 45 \instr_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:34.35"
  wire input 8 \instr_is_compressed_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:47.35"
  wire output 3 \instr_req_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:41.35"
  wire output 10 \instr_valid_clear_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:31.35"
  wire input 7 \instr_valid_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:76.35"
  wire input 4 \irq_nm_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:73.35"
  wire input 32 \irq_pending_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:74.35"
  wire width 18 input 33 \irqs_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:69.35"
  wire input 61 \jump_set_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:59.35"
  wire input 55 \load_err_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:135.9"
  wire \load_err_prio
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:123.9"
  wire \load_err_q
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:58.35"
  wire width 32 input 30 \lsu_addr_last_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:150.15"
  wire width 4 \mfip_id
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:154.9"
  wire \mret_insn
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:24.35"
  wire input 48 \mret_insn_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:121.21"
  wire \nmi_mode_d
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:77.35"
  wire output 34 \nmi_mode_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:52.35"
  wire output 15 \nt_branch_mispredict_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:38.35"
  wire width 32 input 20 \pc_id_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:50.35"
  wire width 3 output 14 \pc_mux_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:48.35"
  wire output 12 \pc_set_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:49.35"
  wire output 13 \pc_set_spec_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:106.35"
  wire output 43 \perf_jump_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:108.35"
  wire output 44 \perf_tbranch_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:96.35"
  wire width 2 input 28 \priv_mode_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:103.35"
  wire input 42 \ready_wb_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:139.9"
  wire \retain_id
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:17.35"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:144.9"
  wire \special_req_all
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:145.9"
  wire \special_req_branch
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:137.9"
  wire \stall
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:100.35"
  wire input 62 \stall_id_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:101.35"
  wire input 63 \stall_wb_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:60.35"
  wire input 56 \store_err_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:134.9"
  wire \store_err_prio
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:124.9"
  wire \store_err_q
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:87.35"
  wire input 41 \trigger_match_i
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:61.35"
  wire output 57 \wb_exception_o
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:156.9"
  wire \wfi_insn
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:26.35"
  wire input 50 \wfi_insn_i
  cell $and $auto$builder.cc:330:Biop$3173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecall_insn_i
    connect \B \instr_valid_i
    connect \Y \ecall_insn
  end
  cell $and $auto$builder.cc:330:Biop$3175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mret_insn_i
    connect \B \instr_valid_i
    connect \Y \mret_insn
  end
  cell $and $auto$builder.cc:330:Biop$3177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dret_insn_i
    connect \B \instr_valid_i
    connect \Y \dret_insn
  end
  cell $and $auto$builder.cc:330:Biop$3179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wfi_insn_i
    connect \B \instr_valid_i
    connect \Y \wfi_insn
  end
  cell $and $auto$builder.cc:330:Biop$3181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebrk_insn_i
    connect \B \instr_valid_i
    connect \Y \ebrk_insn
  end
  cell $and $auto$builder.cc:330:Biop$3183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_pipe_flush_i
    connect \B \instr_valid_i
    connect \Y \csr_pipe_flush
  end
  cell $and $auto$builder.cc:330:Biop$3185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err_i
    connect \B \instr_valid_i
    connect \Y \instr_fetch_err
  end
  cell $and $auto$builder.cc:330:Biop$3189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dret_insn
    connect \B $auto$builder.cc:364:Unop$3188
    connect \Y \illegal_dret
  end
  cell $ne $auto$builder.cc:330:Biop$3191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$3192
  end
  cell $and $auto$builder.cc:330:Biop$3193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_mstatus_tw_i
    connect \B \wfi_insn
    connect \Y $auto$builder.cc:338:Biop$3194
  end
  cell $or $auto$builder.cc:330:Biop$3195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mret_insn
    connect \B $auto$builder.cc:338:Biop$3194
    connect \Y $auto$builder.cc:338:Biop$3196
  end
  cell $and $auto$builder.cc:330:Biop$3197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3192
    connect \B $auto$builder.cc:338:Biop$3196
    connect \Y \illegal_umode
  end
  cell $or $auto$builder.cc:330:Biop$3199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn_i
    connect \B \illegal_dret
    connect \Y $auto$builder.cc:338:Biop$3200
  end
  cell $or $auto$builder.cc:330:Biop$3201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3200
    connect \B \illegal_umode
    connect \Y $auto$builder.cc:338:Biop$3202
  end
  cell $ne $auto$builder.cc:330:Biop$3203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $auto$builder.cc:338:Biop$3204
  end
  cell $and $auto$builder.cc:330:Biop$3205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3202
    connect \B $auto$builder.cc:338:Biop$3204
    connect \Y \illegal_insn_d
  end
  cell $or $auto$builder.cc:330:Biop$3207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecall_insn
    connect \B \ebrk_insn
    connect \Y $auto$builder.cc:338:Biop$3208
  end
  cell $or $auto$builder.cc:330:Biop$3209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3208
    connect \B \illegal_insn_d
    connect \Y $auto$builder.cc:338:Biop$3210
  end
  cell $or $auto$builder.cc:330:Biop$3211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3210
    connect \B \instr_fetch_err
    connect \Y $auto$builder.cc:338:Biop$3212
  end
  cell $ne $auto$builder.cc:330:Biop$3213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $auto$builder.cc:338:Biop$3214
  end
  cell $and $auto$builder.cc:330:Biop$3215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3212
    connect \B $auto$builder.cc:338:Biop$3214
    connect \Y \exc_req_d
  end
  cell $or $auto$builder.cc:330:Biop$3217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_err_i
    connect \B \load_err_i
    connect \Y \exc_req_lsu
  end
  cell $or $auto$builder.cc:330:Biop$3219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mret_insn
    connect \B \dret_insn
    connect \Y $auto$builder.cc:338:Biop$3220
  end
  cell $or $auto$builder.cc:330:Biop$3221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3220
    connect \B \wfi_insn
    connect \Y $auto$builder.cc:338:Biop$3222
  end
  cell $or $auto$builder.cc:330:Biop$3223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3222
    connect \B \csr_pipe_flush
    connect \Y $auto$builder.cc:338:Biop$3224
  end
  cell $or $auto$builder.cc:330:Biop$3225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3224
    connect \B \exc_req_d
    connect \Y $auto$builder.cc:338:Biop$3226
  end
  cell $or $auto$builder.cc:330:Biop$3227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3226
    connect \B \exc_req_lsu
    connect \Y \special_req_all
  end
  cell $ne $auto$builder.cc:330:Biop$3229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $auto$builder.cc:338:Biop$3230
  end
  cell $and $auto$builder.cc:330:Biop$3231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err
    connect \B $auto$builder.cc:338:Biop$3230
    connect \Y \special_req_branch
  end
  cell $and $auto$builder.cc:330:Biop$3267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_single_step_i
    connect \B \instr_valid_i
    connect \Y $auto$builder.cc:338:Biop$3268
  end
  cell $or $auto$builder.cc:330:Biop$3269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_req_i
    connect \B $auto$builder.cc:338:Biop$3268
    connect \Y $auto$builder.cc:338:Biop$3270
  end
  cell $or $auto$builder.cc:330:Biop$3271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3270
    connect \B \trigger_match_i
    connect \Y $auto$builder.cc:338:Biop$3272
  end
  cell $and $auto$builder.cc:330:Biop$3275
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3272
    connect \B $auto$builder.cc:364:Unop$3274
    connect \Y \enter_debug_mode
  end
  cell $logic_not $auto$builder.cc:330:Biop$3280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \Y $auto$builder.cc:338:Biop$3281
  end
  cell $eq $auto$builder.cc:330:Biop$3285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$3286
  end
  cell $and $auto$builder.cc:330:Biop$3293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$3290
    connect \B $auto$builder.cc:364:Unop$3292
    connect \Y $auto$builder.cc:338:Biop$3294
  end
  cell $and $auto$builder.cc:330:Biop$3295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_pending_i
    connect \B \csr_mstatus_mie_i
    connect \Y $auto$builder.cc:338:Biop$3296
  end
  cell $or $auto$builder.cc:330:Biop$3297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_nm_i
    connect \B $auto$builder.cc:338:Biop$3296
    connect \Y $auto$builder.cc:338:Biop$3298
  end
  cell $and $auto$builder.cc:330:Biop$3299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3294
    connect \B $auto$builder.cc:338:Biop$3298
    connect \Y \handle_irq
  end
  cell $logic_or $auto$builder.cc:330:Biop$3345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_nm_i
    connect \B \irq_pending_i
    connect \Y $auto$builder.cc:338:Biop$3346
  end
  cell $logic_or $auto$builder.cc:330:Biop$3347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3346
    connect \B \debug_req_i
    connect \Y $auto$builder.cc:338:Biop$3348
  end
  cell $logic_or $auto$builder.cc:330:Biop$3349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3348
    connect \B \debug_mode_o
    connect \Y $auto$builder.cc:338:Biop$3350
  end
  cell $logic_or $auto$builder.cc:330:Biop$3351
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3350
    connect \B \debug_single_step_i
    connect \Y $auto$builder.cc:338:Biop$3352
  end
  cell $logic_or $auto$builder.cc:330:Biop$3381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_set_i
    connect \B \jump_set_i
    connect \Y $auto$builder.cc:338:Biop$3382
  end
  cell $logic_or $auto$builder.cc:330:Biop$3398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_set_spec_i
    connect \B \jump_set_i
    connect \Y $auto$builder.cc:338:Biop$3399
  end
  cell $logic_and $auto$builder.cc:330:Biop$3402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3399
    connect \B $auto$builder.cc:364:Unop$3401
    connect \Y $auto$builder.cc:338:Biop$3403
  end
  cell $logic_or $auto$builder.cc:330:Biop$3407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enter_debug_mode
    connect \B \handle_irq
    connect \Y $auto$builder.cc:338:Biop$3408
  end
  cell $logic_and $auto$builder.cc:330:Biop$3409
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3408
    connect \B \stall
    connect \Y $auto$builder.cc:338:Biop$3410
  end
  cell $logic_and $auto$builder.cc:330:Biop$3418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$3415
    connect \B $auto$builder.cc:364:Unop$3417
    connect \Y $auto$builder.cc:338:Biop$3419
  end
  cell $logic_and $auto$builder.cc:330:Biop$3436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \irq_nm_i
    connect \B $auto$builder.cc:364:Unop$3435
    connect \Y $auto$builder.cc:338:Biop$3437
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$3440
    parameter \A_SIGNED 0
    parameter \A_WIDTH 15
    parameter \Y_WIDTH 1
    connect \A \irqs_i [14:0]
    connect \Y $auto$builder.cc:338:Biop$3441
  end
  cell $logic_or $auto$builder.cc:330:Biop$3459
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_single_step_i
    connect \B \debug_req_i
    connect \Y $auto$builder.cc:338:Biop$3460
  end
  cell $logic_or $auto$builder.cc:330:Biop$3461
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3460
    connect \B \trigger_match_i
    connect \Y $auto$builder.cc:338:Biop$3462
  end
  cell $logic_and $auto$builder.cc:330:Biop$3481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebreak_into_debug
    connect \B $auto$builder.cc:364:Unop$3480
    connect \Y $auto$builder.cc:338:Biop$3482
  end
  cell $logic_or $auto$builder.cc:330:Biop$3489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \exc_req_q
    connect \B \store_err_q
    connect \Y $auto$builder.cc:338:Biop$3490
  end
  cell $logic_or $auto$builder.cc:330:Biop$3491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3490
    connect \B \load_err_q
    connect \Y $auto$builder.cc:338:Biop$3492
  end
  cell $add $auto$builder.cc:330:Biop$3508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \pc_id_i
    connect \B 2
    connect \Y $auto$builder.cc:338:Biop$3509
  end
  cell $eq $auto$builder.cc:330:Biop$3519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \priv_mode_i
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$3520
  end
  cell $or $auto$builder.cc:330:Biop$3523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_o
    connect \B \ebreak_into_debug
    connect \Y $auto$builder.cc:338:Biop$3524
  end
  cell $logic_and $auto$builder.cc:330:Biop$3551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_pipe_flush
    connect \B \handle_irq
    connect \Y $auto$builder.cc:338:Biop$3552
  end
  cell $logic_and $auto$builder.cc:330:Biop$3586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebrk_insn_prio
    connect \B \ebreak_into_debug
    connect \Y $auto$builder.cc:338:Biop$3587
  end
  cell $logic_and $auto$builder.cc:330:Biop$3590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enter_debug_mode
    connect \B $auto$builder.cc:364:Unop$3589
    connect \Y $auto$builder.cc:338:Biop$3591
  end
  cell $or $auto$builder.cc:330:Biop$3621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_id_i
    connect \B \stall_wb_i
    connect \Y \stall
  end
  cell $and $auto$builder.cc:330:Biop$3627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$3624
    connect \B $auto$builder.cc:364:Unop$3626
    connect \Y $auto$builder.cc:338:Biop$3628
  end
  cell $and $auto$builder.cc:330:Biop$3631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3628
    connect \B $auto$builder.cc:364:Unop$3630
    connect \Y \id_in_ready_o
  end
  cell $or $auto$builder.cc:330:Biop$3633
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \B \retain_id
    connect \Y $auto$builder.cc:338:Biop$3634
  end
  cell $or $auto$builder.cc:330:Biop$3637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$3636
    connect \B \flush_id_o
    connect \Y \instr_valid_clear_o
  end
  cell $not $auto$builder.cc:359:Unop$3187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_o
    connect \Y $auto$builder.cc:364:Unop$3188
  end
  cell $not $auto$builder.cc:359:Unop$3273
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_o
    connect \Y $auto$builder.cc:364:Unop$3274
  end
  cell $not $auto$builder.cc:359:Unop$3289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_o
    connect \Y $auto$builder.cc:364:Unop$3290
  end
  cell $not $auto$builder.cc:359:Unop$3291
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nmi_mode_o
    connect \Y $auto$builder.cc:364:Unop$3292
  end
  cell $logic_not $auto$builder.cc:359:Unop$3400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \special_req_branch
    connect \Y $auto$builder.cc:364:Unop$3401
  end
  cell $logic_not $auto$builder.cc:359:Unop$3414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \Y $auto$builder.cc:364:Unop$3415
  end
  cell $logic_not $auto$builder.cc:359:Unop$3416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \special_req_all
    connect \Y $auto$builder.cc:364:Unop$3417
  end
  cell $logic_not $auto$builder.cc:359:Unop$3434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \nmi_mode_o
    connect \Y $auto$builder.cc:364:Unop$3435
  end
  cell $logic_not $auto$builder.cc:359:Unop$3479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_o
    connect \Y $auto$builder.cc:364:Unop$3480
  end
  cell $logic_not $auto$builder.cc:359:Unop$3588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3587
    connect \Y $auto$builder.cc:364:Unop$3589
  end
  cell $not $auto$builder.cc:359:Unop$3623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall
    connect \Y $auto$builder.cc:364:Unop$3624
  end
  cell $not $auto$builder.cc:359:Unop$3625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \halt_if
    connect \Y $auto$builder.cc:364:Unop$3626
  end
  cell $not $auto$builder.cc:359:Unop$3629
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \retain_id
    connect \Y $auto$builder.cc:364:Unop$3630
  end
  cell $not $auto$builder.cc:359:Unop$3635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3634
    connect \Y $auto$builder.cc:364:Unop$3636
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3277
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2914:Mux$3283
    connect \B \debug_ebreakm_i
    connect \S $auto$builder.cc:338:Biop$3286
    connect \Y \ebreak_into_debug
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3278
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \debug_ebreaku_i
    connect \S $auto$builder.cc:338:Biop$3281
    connect \Y $auto$rtlil.cc:2914:Mux$3283
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3495
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S \debug_mode_o
    connect \Y $auto$rtlil.cc:2914:Mux$3498
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3507
    parameter \WIDTH 32
    connect \A \pc_id_i
    connect \B $auto$builder.cc:338:Biop$3509
    connect \S \instr_fetch_err_plus2_i
    connect \Y $auto$rtlil.cc:2914:Mux$3512
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3513
    parameter \WIDTH 32
    connect \A \instr_i
    connect \B { 16'0000000000000000 \instr_compressed_i }
    connect \S \instr_is_compressed_i
    connect \Y $auto$rtlil.cc:2914:Mux$3516
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3517
    parameter \WIDTH 6
    connect \A 6'001000
    connect \B 6'001011
    connect \S $auto$builder.cc:338:Biop$3520
    connect \Y $auto$rtlil.cc:2914:Mux$3522
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$ctrl_fsm_cs
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 4
    connect \AD 4'0000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \ctrl_fsm_ns
    connect \Q \ctrl_fsm_cs
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$debug_mode_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \debug_mode_d
    connect \Q \debug_mode_o
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$exc_req_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \exc_req_d
    connect \Q \exc_req_q
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$illegal_insn_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \illegal_insn_d
    connect \Q \illegal_insn_q
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$load_err_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \load_err_i
    connect \Q \load_err_q
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$nmi_mode_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \nmi_mode_d
    connect \Q \nmi_mode_o
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:812.3"
  cell $aldff $driver$store_err_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \store_err_i
    connect \Q \store_err_q
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:773.11-773.38|designs/src/ibex_sv/ibex_controller.sv:772.9-774.12"
  cell $mux $procmux$4788
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3583
    connect \B 4'1000
    connect \S $auto$builder.cc:338:Biop$3591
    connect \Y $procmux$4788_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4791
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$4788_Y
    connect \S $procmux$4792_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3594
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4792_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:759.13-759.47|designs/src/ibex_sv/ibex_controller.sv:757.20-760.14"
  cell $mux $procmux$4794
    parameter \WIDTH 4
    connect \A 4'0101
    connect \B 4'0111
    connect \S $auto$builder.cc:338:Biop$3552
    connect \Y $procmux$4794_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:756.13-756.48|designs/src/ibex_sv/ibex_controller.sv:755.20-760.14"
  cell $mux $procmux$4797
    parameter \WIDTH 4
    connect \A $procmux$4794_Y
    connect \B 4'x
    connect \S \wfi_insn
    connect \Y $procmux$4797_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4800
    parameter \WIDTH 4
    connect \A $procmux$4797_Y
    connect \B 4'x
    connect \S \dret_insn
    connect \Y $procmux$4800_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4803
    parameter \WIDTH 4
    connect \A $procmux$4800_Y
    connect \B 4'x
    connect \S \mret_insn
    connect \Y $procmux$4803_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4806
    parameter \WIDTH 4
    connect \A $procmux$4803_Y
    connect \B 4'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4806_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4808
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$4806_Y
    connect \S $procmux$4809_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3555
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4809_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4809_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:756.13-756.48|designs/src/ibex_sv/ibex_controller.sv:755.20-760.14"
  cell $mux $procmux$4813
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3555
    connect \B 4'0010
    connect \S \wfi_insn
    connect \Y $procmux$4813_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4816
    parameter \WIDTH 4
    connect \A $procmux$4813_Y
    connect \B 4'x
    connect \S \dret_insn
    connect \Y $procmux$4816_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4819
    parameter \WIDTH 4
    connect \A $procmux$4816_Y
    connect \B 4'x
    connect \S \mret_insn
    connect \Y $procmux$4819_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4822
    parameter \WIDTH 4
    connect \A $procmux$4819_Y
    connect \B 4'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4822_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4824
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$4822_Y
    connect \S $procmux$4825_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3556
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4825_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4825_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4829
    parameter \WIDTH 1
    connect \A \debug_mode_o
    connect \B 1'0
    connect \S \dret_insn
    connect \Y $procmux$4829_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4832
    parameter \WIDTH 1
    connect \A $procmux$4829_Y
    connect \B 1'x
    connect \S \mret_insn
    connect \Y $procmux$4832_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4835
    parameter \WIDTH 1
    connect \A $procmux$4832_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4835_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4837
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4835_Y
    connect \S $procmux$4838_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_mode_d$3562
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4838_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4838_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4842
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dret_insn
    connect \Y $procmux$4842_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4845
    parameter \WIDTH 1
    connect \A $procmux$4842_Y
    connect \B 1'x
    connect \S \mret_insn
    connect \Y $procmux$4845_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4848
    parameter \WIDTH 1
    connect \A $procmux$4845_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4848_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4850
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4848_Y
    connect \S $procmux$4851_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3560
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4851_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4851_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4855
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'100
    connect \S \dret_insn
    connect \Y $procmux$4855_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4858
    parameter \WIDTH 3
    connect \A $procmux$4855_Y
    connect \B 3'x
    connect \S \mret_insn
    connect \Y $procmux$4858_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4861
    parameter \WIDTH 3
    connect \A $procmux$4858_Y
    connect \B 3'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4861_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4863
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$4861_Y
    connect \S $procmux$4864_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_mux_o$3559
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4864_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4864_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4868
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dret_insn
    connect \Y $procmux$4868_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4871
    parameter \WIDTH 1
    connect \A $procmux$4868_Y
    connect \B 1'x
    connect \S \mret_insn
    connect \Y $procmux$4871_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4874
    parameter \WIDTH 1
    connect \A $procmux$4871_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4874_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4876
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4874_Y
    connect \S $procmux$4877_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3558
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4877_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4877_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4881
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dret_insn
    connect \Y $procmux$4881_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4884
    parameter \WIDTH 1
    connect \A $procmux$4881_Y
    connect \B 1'x
    connect \S \mret_insn
    connect \Y $procmux$4884_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4887
    parameter \WIDTH 1
    connect \A $procmux$4884_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4887_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4889
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4887_Y
    connect \S $procmux$4890_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3557
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4890_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4890_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:749.35-755.14|designs/src/ibex_sv/ibex_controller.sv:749.20-760.14"
  cell $mux $procmux$4894
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3556
    connect \B 4'0101
    connect \S \dret_insn
    connect \Y $procmux$4894_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4897
    parameter \WIDTH 4
    connect \A $procmux$4894_Y
    connect \B 4'x
    connect \S \mret_insn
    connect \Y $procmux$4897_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4900
    parameter \WIDTH 4
    connect \A $procmux$4897_Y
    connect \B 4'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4900_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4902
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$4900_Y
    connect \S $procmux$4903_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3561
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4903_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4903_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4908
    parameter \WIDTH 1
    connect \A \nmi_mode_o
    connect \B $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3546
    connect \S \mret_insn
    connect \Y $procmux$4908_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4911
    parameter \WIDTH 1
    connect \A $procmux$4908_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4911_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4913
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4911_Y
    connect \S $procmux$4914_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3569
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4914_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4914_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4919
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \mret_insn
    connect \Y $procmux$4919_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4922
    parameter \WIDTH 1
    connect \A $procmux$4919_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4922_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4924
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4922_Y
    connect \S $procmux$4925_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_restore_mret_id_o$3566
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4925_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4925_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4930
    parameter \WIDTH 3
    connect \A $auto$slang_frontend.cc:696:finish$\pc_mux_o$3559
    connect \B 3'011
    connect \S \mret_insn
    connect \Y $procmux$4930_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4933
    parameter \WIDTH 3
    connect \A $procmux$4930_Y
    connect \B 3'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4933_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4935
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$4933_Y
    connect \S $procmux$4936_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_mux_o$3565
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4936_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4936_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4941
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3558
    connect \B 1'1
    connect \S \mret_insn
    connect \Y $procmux$4941_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4944
    parameter \WIDTH 1
    connect \A $procmux$4941_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4944_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4946
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4944_Y
    connect \S $procmux$4947_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3564
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4947_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4947_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4952
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\pc_set_o$3557
    connect \B 1'1
    connect \S \mret_insn
    connect \Y $procmux$4952_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4955
    parameter \WIDTH 1
    connect \A $procmux$4952_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4955_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4957
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4955_Y
    connect \S $procmux$4958_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3563
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4958_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4958_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:747.15-747.42|designs/src/ibex_sv/ibex_controller.sv:746.13-748.16"
  cell $mux $procmux$4961
    parameter \WIDTH 1
    connect \A \nmi_mode_o
    connect \B 1'0
    connect \S \nmi_mode_o
    connect \Y $procmux$4961_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4963
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4961_Y
    connect \S \mret_insn
    connect \Y $procmux$4963_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4966
    parameter \WIDTH 1
    connect \A $procmux$4963_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4966_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4968
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4966_Y
    connect \S $procmux$4969_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3546
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4969_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4969_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4973
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\debug_mode_d$3562
    connect \B \debug_mode_o
    connect \S \mret_insn
    connect \Y $procmux$4973_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4976
    parameter \WIDTH 1
    connect \A $procmux$4973_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4976_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4978
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4976_Y
    connect \S $procmux$4979_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_mode_d$3570
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4979_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4979_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4983
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3561
    connect \B 4'0101
    connect \S \mret_insn
    connect \Y $procmux$4983_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4986
    parameter \WIDTH 4
    connect \A $procmux$4983_Y
    connect \B 4'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4986_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4988
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$4986_Y
    connect \S $procmux$4989_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3568
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4989_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4989_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:741.26-749.14|designs/src/ibex_sv/ibex_controller.sv:741.11-760.14"
  cell $mux $procmux$4993
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3560
    connect \B 1'0
    connect \S \mret_insn
    connect \Y $procmux$4993_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$4996
    parameter \WIDTH 1
    connect \A $procmux$4993_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$4996_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$4998
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4996_Y
    connect \S $procmux$4999_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3567
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$4999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$4999_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5004
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3568
    connect \B $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3541
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5004_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5006
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5004_Y
    connect \S $procmux$5007_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3583
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5007_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5012
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\flush_id$3540
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5012_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5014
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5012_Y
    connect \S $procmux$5015_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\flush_id$3582
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5015_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5020
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_mtval_o$3539
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5020_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5022
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$5020_Y
    connect \S $procmux$5023_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_mtval_o$3581
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5023_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5028
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3538
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5028_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5030
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5028_Y
    connect \S $procmux$5031_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3580
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5031_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5031_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5036
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_save_wb_o$3506
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5036_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5038
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5036_Y
    connect \S $procmux$5039_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_wb_o$3577
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5039_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5044
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3537
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5044_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5046
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5044_Y
    connect \S $procmux$5047_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3576
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5047_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5047_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5052
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $auto$slang_frontend.cc:696:finish$\exc_cause_o$3536
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5052_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5054
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5052_Y
    connect \S $procmux$5055_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3575
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5055_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5055_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5060
    parameter \WIDTH 2
    connect \A 2'01
    connect \B $auto$rtlil.cc:2914:Mux$3498
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5060_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5062
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$5060_Y
    connect \S $procmux$5063_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_pc_mux_o$3574
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5063_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5068
    parameter \WIDTH 3
    connect \A $auto$slang_frontend.cc:696:finish$\pc_mux_o$3565
    connect \B 3'010
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5068_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5070
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$5068_Y
    connect \S $procmux$5071_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_mux_o$3573
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5071_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5076
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3564
    connect \B $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3535
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5076_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5078
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5076_Y
    connect \S $procmux$5079_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3572
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5079_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5084
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\pc_set_o$3563
    connect \B $auto$slang_frontend.cc:696:finish$\pc_set_o$3534
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5084_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5086
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5084_Y
    connect \S $procmux$5087_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3571
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5087_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5087_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5094
    parameter \WIDTH 4
    connect \A 4'0101
    connect \B 4'1001
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5094_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5096
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5094_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5096_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5098
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5096_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5098_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5100
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5098_Y
    connect \S $procmux$5101_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3533
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5101_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5101_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5108
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5108_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5110
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5108_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5110_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5112
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5110_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5112_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5114
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5112_Y
    connect \S $procmux$5115_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\flush_id$3532
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5115_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5115_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5122
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5122_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5124
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5122_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5124_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5126
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5124_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5126_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5128
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5126_Y
    connect \S $procmux$5129_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3531
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5129_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5129_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5136
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3505
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5136_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5138
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5136_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5138_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5140
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5138_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5140_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5142
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5140_Y
    connect \S $procmux$5143_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3530
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5143_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5143_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5150
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5150_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5152
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5150_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5152_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5154
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5152_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5154_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5156
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5154_Y
    connect \S $procmux$5157_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3528
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5157_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5157_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5164
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5164_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5166
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5164_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5166_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5168
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5166_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5168_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5170
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5168_Y
    connect \S $procmux$5171_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3527
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5171_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5171_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.53-716.18|designs/src/ibex_sv/ibex_controller.sv:696.15-727.18"
  cell $mux $procmux$5178
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B 6'000000
    connect \S $auto$builder.cc:338:Biop$3524
    connect \Y $procmux$5178_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5180
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5178_Y
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5180_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5182
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5180_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5182_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5184
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5182_Y
    connect \S $procmux$5185_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3529
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5185_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5185_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:733.28-736.16|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $pmux $procmux$5189
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 0
    connect \B { $auto$rtlil.cc:2914:Mux$3512 $auto$rtlil.cc:2914:Mux$3516 \lsu_addr_last_i \lsu_addr_last_i }
    connect \S { \instr_fetch_err_prio \illegal_insn_prio \store_err_prio \load_err_prio }
    connect \Y $procmux$5189_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5195
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$5189_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5195_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5197
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$5195_Y
    connect \S $procmux$5198_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_mtval_o$3539
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5198_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5198_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:733.28-736.16|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $pmux $procmux$5202
    parameter \S_WIDTH 6
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B { 12'000001000010 $auto$rtlil.cc:2914:Mux$3522 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3529 12'000111000101 }
    connect \S { \instr_fetch_err_prio \illegal_insn_prio \ecall_insn_prio \ebrk_insn_prio \store_err_prio \load_err_prio }
    connect \Y $procmux$5202_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5210
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5202_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5210_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5212
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5210_Y
    connect \S $procmux$5213_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3536
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5213_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5220
    parameter \WIDTH 4
    connect \A 4'0101
    connect \B $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3533
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5220_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5222
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5220_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5222_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5224
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5222_Y
    connect \S $procmux$5225_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3541
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5225_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5225_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5232
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\flush_id$3532
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5232_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5234
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5232_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5234_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5236
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5234_Y
    connect \S $procmux$5237_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\flush_id$3540
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5237_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5237_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5244
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3531
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5244_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5246
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5244_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5246_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5248
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5246_Y
    connect \S $procmux$5249_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3538
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5249_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5249_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5256
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3505
    connect \B $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3530
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5256_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5258
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5256_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5258_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5260
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5258_Y
    connect \S $procmux$5261_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3537
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5261_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5261_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5268
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3528
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5268_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5270
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5268_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5270_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5272
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5270_Y
    connect \S $procmux$5273_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3535
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5273_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5273_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:696.15-727.18|designs/src/ibex_sv/ibex_controller.sv:682.11-738.18"
  cell $mux $procmux$5280
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\pc_set_o$3527
    connect \S \ebrk_insn_prio
    connect \Y $procmux$5280_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5282
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5280_Y
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5282_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5284
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5282_Y
    connect \S $procmux$5285_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3534
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5285_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5285_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5288
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5288_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5290
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5288_Y
    connect \S $procmux$5291_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_wb_o$3506
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5291_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5291_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5294
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5294_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5296
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5294_Y
    connect \S $procmux$5297_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3505
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5297_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5297_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5301
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\debug_mode_d$3570
    connect \B \debug_mode_o
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5301_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5303
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5301_Y
    connect \S $procmux$5304_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_mode_d$3585
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5304_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5304_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5308
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3569
    connect \B \nmi_mode_o
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5308_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5310
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5308_Y
    connect \S $procmux$5311_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3584
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5311_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5311_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5315
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3567
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5315_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5317
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5315_Y
    connect \S $procmux$5318_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3579
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5318_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5318_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:663.53-739.12|designs/src/ibex_sv/ibex_controller.sv:663.9-761.12"
  cell $mux $procmux$5322
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_restore_mret_id_o$3566
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$3492
    connect \Y $procmux$5322_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5324
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5322_Y
    connect \S $procmux$5325_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_restore_mret_id_o$3578
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5325_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5325_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.49-644.12|designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  cell $mux $procmux$5328
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3482
    connect \Y $procmux$5328_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5330
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5328_Y
    connect \S $procmux$5331_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_csr_save_o$3488
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5331_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5331_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5335
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'001
    connect \S $procmux$5336_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_cause_o$3487
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5336_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5336_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.49-644.12|designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  cell $mux $procmux$5339
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3482
    connect \Y $procmux$5339_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5341
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5339_Y
    connect \S $procmux$5342_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3486
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5342_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5342_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:635.49-644.12|designs/src/ibex_sv/ibex_controller.sv:635.9-644.12"
  cell $mux $procmux$5345
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3482
    connect \Y $procmux$5345_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5347
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5345_Y
    connect \S $procmux$5348_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3485
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5348_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5348_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:608.13-608.44|designs/src/ibex_sv/ibex_controller.sv:607.20-611.14"
  cell $mux $procmux$5353
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \debug_single_step_i
    connect \Y $procmux$5353_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:606.13-606.47|designs/src/ibex_sv/ibex_controller.sv:605.11-611.14"
  cell $mux $procmux$5356
    parameter \WIDTH 3
    connect \A $procmux$5353_Y
    connect \B 3'x
    connect \S \trigger_match_i
    connect \Y $procmux$5356_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5358
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$5356_Y
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5358_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5360
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$5358_Y
    connect \S $procmux$5361_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_cause_o$3469
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5361_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5361_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:606.13-606.47|designs/src/ibex_sv/ibex_controller.sv:605.11-611.14"
  cell $mux $procmux$5367
    parameter \WIDTH 3
    connect \A $auto$slang_frontend.cc:696:finish$\debug_cause_o$3469
    connect \B 3'010
    connect \S \trigger_match_i
    connect \Y $procmux$5367_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5369
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$5367_Y
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5369_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5371
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$5369_Y
    connect \S $procmux$5372_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_cause_o$3470
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5372_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5372_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5377
    parameter \WIDTH 1
    connect \A \debug_mode_o
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5377_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5379
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5377_Y
    connect \S $procmux$5380_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_mode_d$3478
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5380_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5380_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5385
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5385_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5387
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5385_Y
    connect \S $procmux$5388_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\flush_id$3477
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5388_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5388_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5393
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5393_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5395
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5393_Y
    connect \S $procmux$5396_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_csr_save_o$3476
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5396_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5396_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5401
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $auto$slang_frontend.cc:696:finish$\debug_cause_o$3470
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5401_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5403
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$5401_Y
    connect \S $procmux$5404_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\debug_cause_o$3475
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5404_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5404_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5409
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5409_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5411
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5409_Y
    connect \S $procmux$5412_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3474
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5412_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5412_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5417_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5419
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5417_Y
    connect \S $procmux$5420_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_if_o$3473
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5420_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5420_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5425
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5425_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5427
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5425_Y
    connect \S $procmux$5428_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3472
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5428_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5428_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:596.68-615.12|designs/src/ibex_sv/ibex_controller.sv:596.9-615.12"
  cell $mux $procmux$5433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3462
    connect \Y $procmux$5433_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5435
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5433_Y
    connect \S $procmux$5436_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3471
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5436_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5436_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:581.13-581.52|designs/src/ibex_sv/ibex_controller.sv:580.20-584.14"
  cell $mux $procmux$5442
    parameter \WIDTH 6
    connect \A 6'100111
    connect \B 6'100011
    connect \S \irqs_i [17]
    connect \Y $procmux$5442_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:579.13-579.52|designs/src/ibex_sv/ibex_controller.sv:578.20-584.14"
  cell $mux $procmux$5445
    parameter \WIDTH 6
    connect \A $procmux$5442_Y
    connect \B 6'x
    connect \S \irqs_i [15]
    connect \Y $procmux$5445_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:577.13-577.58|designs/src/ibex_sv/ibex_controller.sv:572.20-584.14"
  cell $mux $procmux$5448
    parameter \WIDTH 6
    connect \A $procmux$5445_Y
    connect \B 6'x
    connect \S $auto$builder.cc:338:Biop$3441
    connect \Y $procmux$5448_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.40-572.14|designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  cell $mux $procmux$5451
    parameter \WIDTH 6
    connect \A $procmux$5448_Y
    connect \B 6'x
    connect \S $auto$builder.cc:338:Biop$3437
    connect \Y $procmux$5451_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5453
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5451_Y
    connect \S \handle_irq
    connect \Y $procmux$5453_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5455
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5453_Y
    connect \S $procmux$5456_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3448
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5456_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5456_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:579.13-579.52|designs/src/ibex_sv/ibex_controller.sv:578.20-584.14"
  cell $mux $procmux$5463
    parameter \WIDTH 6
    connect \A $auto$slang_frontend.cc:696:finish$\exc_cause_o$3448
    connect \B 6'101011
    connect \S \irqs_i [15]
    connect \Y $procmux$5463_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:577.13-577.58|designs/src/ibex_sv/ibex_controller.sv:572.20-584.14"
  cell $mux $procmux$5466
    parameter \WIDTH 6
    connect \A $procmux$5463_Y
    connect \B 6'x
    connect \S $auto$builder.cc:338:Biop$3441
    connect \Y $procmux$5466_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.40-572.14|designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  cell $mux $procmux$5469
    parameter \WIDTH 6
    connect \A $procmux$5466_Y
    connect \B 6'x
    connect \S $auto$builder.cc:338:Biop$3437
    connect \Y $procmux$5469_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5471
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5469_Y
    connect \S \handle_irq
    connect \Y $procmux$5471_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5473
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5471_Y
    connect \S $procmux$5474_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3449
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5474_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:577.13-577.58|designs/src/ibex_sv/ibex_controller.sv:572.20-584.14"
  cell $mux $procmux$5481
    parameter \WIDTH 6
    connect \A $auto$slang_frontend.cc:696:finish$\exc_cause_o$3449
    connect \B { 2'11 \mfip_id }
    connect \S $auto$builder.cc:338:Biop$3441
    connect \Y $procmux$5481_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.40-572.14|designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  cell $mux $procmux$5484
    parameter \WIDTH 6
    connect \A $procmux$5481_Y
    connect \B 6'x
    connect \S $auto$builder.cc:338:Biop$3437
    connect \Y $procmux$5484_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5486
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5484_Y
    connect \S \handle_irq
    connect \Y $procmux$5486_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5488
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5486_Y
    connect \S $procmux$5489_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3450
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5489_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5489_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.40-572.14|designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  cell $mux $procmux$5496
    parameter \WIDTH 1
    connect \A \nmi_mode_o
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3437
    connect \Y $procmux$5496_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5498
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5496_Y
    connect \S \handle_irq
    connect \Y $procmux$5498_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5500
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5498_Y
    connect \S $procmux$5501_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3452
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5501_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5501_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:569.40-572.14|designs/src/ibex_sv/ibex_controller.sv:569.11-584.14"
  cell $mux $procmux$5508
    parameter \WIDTH 6
    connect \A $auto$slang_frontend.cc:696:finish$\exc_cause_o$3450
    connect \B 6'111111
    connect \S $auto$builder.cc:338:Biop$3437
    connect \Y $procmux$5508_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5510
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5508_Y
    connect \S \handle_irq
    connect \Y $procmux$5510_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5512
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5510_Y
    connect \S $procmux$5513_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3451
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5513_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5513_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5519
    parameter \WIDTH 1
    connect \A \nmi_mode_o
    connect \B $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3452
    connect \S \handle_irq
    connect \Y $procmux$5519_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5521
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5519_Y
    connect \S $procmux$5522_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3458
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5522_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5522_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5528
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \handle_irq
    connect \Y $procmux$5528_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5530
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5528_Y
    connect \S $procmux$5531_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3457
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5531_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5531_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5537
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \handle_irq
    connect \Y $procmux$5537_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5539
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5537_Y
    connect \S $procmux$5540_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_save_if_o$3456
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5540_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5540_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5546
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $auto$slang_frontend.cc:696:finish$\exc_cause_o$3451
    connect \S \handle_irq
    connect \Y $procmux$5546_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5548
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$5546_Y
    connect \S $procmux$5549_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\exc_cause_o$3455
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5549_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5549_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5555
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \handle_irq
    connect \Y $procmux$5555_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5557
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5555_Y
    connect \S $procmux$5558_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3454
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5558_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5558_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:561.25-585.12|designs/src/ibex_sv/ibex_controller.sv:561.9-585.12"
  cell $mux $procmux$5564
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \handle_irq
    connect \Y $procmux$5564_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5566
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5564_Y
    connect \S $procmux$5567_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3453
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5567_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:543.36-552.14|designs/src/ibex_sv/ibex_controller.sv:543.20-552.14"
  cell $mux $procmux$5573
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\halt_if$3413
    connect \B 1'1
    connect \S \handle_irq
    connect \Y $procmux$5573_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.33-543.14|designs/src/ibex_sv/ibex_controller.sv:537.11-552.14"
  cell $mux $procmux$5576
    parameter \WIDTH 1
    connect \A $procmux$5573_Y
    connect \B 1'x
    connect \S \enter_debug_mode
    connect \Y $procmux$5576_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14|designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  cell $mux $procmux$5578
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5576_Y
    connect \S $auto$builder.cc:338:Biop$3419
    connect \Y $procmux$5578_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5584
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5578_Y
    connect \S $procmux$5585_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\halt_if$3427
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5585_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:543.36-552.14|designs/src/ibex_sv/ibex_controller.sv:543.20-552.14"
  cell $mux $procmux$5591
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3375
    connect \B 4'0111
    connect \S \handle_irq
    connect \Y $procmux$5591_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.33-543.14|designs/src/ibex_sv/ibex_controller.sv:537.11-552.14"
  cell $mux $procmux$5594
    parameter \WIDTH 4
    connect \A $procmux$5591_Y
    connect \B 4'x
    connect \S \enter_debug_mode
    connect \Y $procmux$5594_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14|designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  cell $mux $procmux$5596
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5594_Y
    connect \S $auto$builder.cc:338:Biop$3419
    connect \Y $procmux$5596_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5602
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5596_Y
    connect \S $procmux$5603_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3426
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5603_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5603_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.33-543.14|designs/src/ibex_sv/ibex_controller.sv:537.11-552.14"
  cell $mux $procmux$5611
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\halt_if$3427
    connect \B 1'1
    connect \S \enter_debug_mode
    connect \Y $procmux$5611_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14|designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  cell $mux $procmux$5613
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5611_Y
    connect \S $auto$builder.cc:338:Biop$3419
    connect \Y $procmux$5613_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5619
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5613_Y
    connect \S $procmux$5620_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\halt_if$3429
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5620_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.33-543.14|designs/src/ibex_sv/ibex_controller.sv:537.11-552.14"
  cell $mux $procmux$5628
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3426
    connect \B 4'1000
    connect \S \enter_debug_mode
    connect \Y $procmux$5628_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14|designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  cell $mux $procmux$5630
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5628_Y
    connect \S $auto$builder.cc:338:Biop$3419
    connect \Y $procmux$5630_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5636
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5630_Y
    connect \S $procmux$5637_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3428
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5637_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5637_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14|designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  cell $mux $procmux$5644
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\halt_if$3413
    connect \B $auto$slang_frontend.cc:696:finish$\halt_if$3429
    connect \S $auto$builder.cc:338:Biop$3419
    connect \Y $procmux$5644_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5650
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5644_Y
    connect \S $procmux$5651_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\halt_if$3431
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5651_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5651_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:537.11-552.14|designs/src/ibex_sv/ibex_controller.sv:536.9-553.12"
  cell $mux $procmux$5658
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3375
    connect \B $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3428
    connect \S $auto$builder.cc:338:Biop$3419
    connect \Y $procmux$5658_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5664
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5658_Y
    connect \S $procmux$5665_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3430
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5665_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5665_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:533.11-533.26|designs/src/ibex_sv/ibex_controller.sv:532.9-534.12"
  cell $mux $procmux$5671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3410
    connect \Y $procmux$5671_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5676
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5671_Y
    connect \S $procmux$5677_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\halt_if$3413
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5677_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5677_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:526.11-526.70|designs/src/ibex_sv/ibex_controller.sv:523.9-527.12"
  cell $mux $procmux$5683
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3403
    connect \Y $procmux$5683_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5687
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5683_Y
    connect \S $procmux$5688_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3406
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5688_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5688_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5695
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'x
    connect \S \special_req_branch
    connect \Y $procmux$5695_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5698
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5695_Y
    connect \S $procmux$5699_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nt_branch_mispredict_o$3393
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5699_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5699_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:505.43-511.14|designs/src/ibex_sv/ibex_controller.sv:505.11-511.14"
  cell $mux $procmux$5705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \branch_set_i
    connect \S $auto$builder.cc:338:Biop$3382
    connect \Y $procmux$5705_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5707
    parameter \WIDTH 1
    connect \A $procmux$5705_Y
    connect \B 1'x
    connect \S \special_req_branch
    connect \Y $procmux$5707_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5710
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5707_Y
    connect \S $procmux$5711_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_tbranch_o$3387
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5711_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5711_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:505.43-511.14|designs/src/ibex_sv/ibex_controller.sv:505.11-511.14"
  cell $mux $procmux$5717
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \jump_set_i
    connect \S $auto$builder.cc:338:Biop$3382
    connect \Y $procmux$5717_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5719
    parameter \WIDTH 1
    connect \A $procmux$5717_Y
    connect \B 1'x
    connect \S \special_req_branch
    connect \Y $procmux$5719_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5722
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5719_Y
    connect \S $procmux$5723_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_jump_o$3386
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5723_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5723_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:505.43-511.14|designs/src/ibex_sv/ibex_controller.sv:505.11-511.14"
  cell $mux $procmux$5729
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3382
    connect \Y $procmux$5729_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5731
    parameter \WIDTH 1
    connect \A $procmux$5729_Y
    connect \B 1'x
    connect \S \special_req_branch
    connect \Y $procmux$5731_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5734
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5731_Y
    connect \S $procmux$5735_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3385
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5735_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5735_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5742
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\perf_tbranch_o$3387
    connect \B 1'0
    connect \S \special_req_branch
    connect \Y $procmux$5742_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5745
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5742_Y
    connect \S $procmux$5746_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_tbranch_o$3397
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5746_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5746_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5753
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\perf_jump_o$3386
    connect \B 1'0
    connect \S \special_req_branch
    connect \Y $procmux$5753_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5756
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5753_Y
    connect \S $procmux$5757_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_jump_o$3396
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5757_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5757_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5764
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\nt_branch_mispredict_o$3393
    connect \B 1'0
    connect \S \special_req_branch
    connect \Y $procmux$5764_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5767
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5764_Y
    connect \S $procmux$5768_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\nt_branch_mispredict_o$3395
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5768_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5768_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:504.34-520.12|designs/src/ibex_sv/ibex_controller.sv:504.9-520.12"
  cell $mux $procmux$5775
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\pc_set_o$3385
    connect \B 1'0
    connect \S \special_req_branch
    connect \Y $procmux$5775_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5778
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5775_Y
    connect \S $procmux$5779_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_set_o$3394
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5779_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:500.13-500.33|designs/src/ibex_sv/ibex_controller.sv:499.11-501.14"
  cell $mux $procmux$5785
    parameter \WIDTH 4
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \S \ready_wb_i
    connect \Y $procmux$5785_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:487.30-502.12|designs/src/ibex_sv/ibex_controller.sv:487.9-502.12"
  cell $mux $procmux$5787
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5785_Y
    connect \S \special_req_all
    connect \Y $procmux$5787_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5789
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5787_Y
    connect \S $procmux$5790_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3374
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5790_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:487.30-502.12|designs/src/ibex_sv/ibex_controller.sv:487.9-502.12"
  cell $mux $procmux$5797
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \special_req_all
    connect \Y $procmux$5797_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5799
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5797_Y
    connect \S $procmux$5800_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\retain_id$3376
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5800_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:487.30-502.12|designs/src/ibex_sv/ibex_controller.sv:487.9-502.12"
  cell $mux $procmux$5807
    parameter \WIDTH 4
    connect \A \ctrl_fsm_cs
    connect \B $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3374
    connect \S \special_req_all
    connect \Y $procmux$5807_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5809
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5807_Y
    connect \S $procmux$5810_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3375
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5810_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5810_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:463.31-468.12|designs/src/ibex_sv/ibex_controller.sv:463.9-468.12"
  cell $mux $procmux$5817
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\halt_if$3363
    connect \B 1'1
    connect \S \enter_debug_mode
    connect \Y $procmux$5817_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5821
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5817_Y
    connect \S $procmux$5822_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\halt_if$3367
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5822_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$5822_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:463.31-468.12|designs/src/ibex_sv/ibex_controller.sv:463.9-468.12"
  cell $mux $procmux$5829
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3362
    connect \B 4'1000
    connect \S \enter_debug_mode
    connect \Y $procmux$5829_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5833
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5829_Y
    connect \S $procmux$5834_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3366
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5834_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$5834_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:453.25-460.12|designs/src/ibex_sv/ibex_controller.sv:453.9-460.12"
  cell $mux $procmux$5841
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \handle_irq
    connect \Y $procmux$5841_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5844
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5841_Y
    connect \S $procmux$5845_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\halt_if$3363
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5845_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$5845_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:453.25-460.12|designs/src/ibex_sv/ibex_controller.sv:453.9-460.12"
  cell $mux $procmux$5852
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3359
    connect \B 4'0111
    connect \S \handle_irq
    connect \Y $procmux$5852_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5855
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5852_Y
    connect \S $procmux$5856_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3362
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5856_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$5856_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:449.11-449.32|designs/src/ibex_sv/ibex_controller.sv:448.9-450.12"
  cell $mux $procmux$5863
    parameter \WIDTH 4
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \S \id_in_ready_o
    connect \Y $procmux$5863_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5865
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5863_Y
    connect \S $procmux$5866_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3359
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5866_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$5866_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:439.11-439.37|designs/src/ibex_sv/ibex_controller.sv:438.9-443.12"
  cell $mux $procmux$5875
    parameter \WIDTH 4
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \S $auto$builder.cc:338:Biop$3352
    connect \Y $procmux$5875_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5877
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$5875_Y
    connect \S $procmux$5878_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3356
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5878_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0011
    connect \Y $procmux$5878_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:439.11-439.37|designs/src/ibex_sv/ibex_controller.sv:438.9-443.12"
  cell $mux $procmux$5887
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3352
    connect \Y $procmux$5887_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$5889
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$5887_Y
    connect \S $procmux$5890_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_busy_o$3355
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5890_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0011
    connect \Y $procmux$5890_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$5894
    parameter \S_WIDTH 10
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { 12'000101000011 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3356 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3366 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3430 12'010101010101 $auto$slang_frontend.cc:696:finish$\ctrl_fsm_ns$3594 }
    connect \S { $procmux$5916_CMP $procmux$5915_CMP $procmux$5914_CMP $procmux$5913_CMP $procmux$5911_CMP $procmux$5907_CMP $procmux$5901_CMP $procmux$5899_CMP $procmux$5897_CMP $procmux$5895_CMP }
    connect \Y \ctrl_fsm_ns
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5895_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5895_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5897_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5897_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5899_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5899_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5901_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5901_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5907_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5907_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5911_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$5911_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5913_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0011
    connect \Y $procmux$5913_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:421.19-427.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5914_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0010
    connect \Y $procmux$5914_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:411.17-419.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5915_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0001
    connect \Y $procmux$5915_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:403.14-409.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $logic_not $procmux$5916_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \Y $procmux$5916_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$5920
    parameter \S_WIDTH 5
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { 12'001010010010 $auto$slang_frontend.cc:696:finish$\pc_mux_o$3573 }
    connect \S { $procmux$5933_CMP $procmux$5927_CMP $procmux$5925_CMP $procmux$5923_CMP $procmux$5921_CMP }
    connect \Y \pc_mux_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5921_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5921_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5923_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5923_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5925_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5925_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5927_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5927_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5933_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5933_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$5941
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 2'11 $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3406 $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3454 $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3472 1'1 $auto$slang_frontend.cc:696:finish$\pc_set_spec_o$3572 }
    connect \S { $procmux$5960_CMP $procmux$5959_CMP $procmux$5954_CMP $procmux$5948_CMP $procmux$5946_CMP $procmux$5944_CMP $procmux$5942_CMP }
    connect \Y \pc_set_spec_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5942_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5942_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5944_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5944_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5946_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5946_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5948_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5948_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5954_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5954_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:411.17-419.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5959_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0001
    connect \Y $procmux$5959_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:403.14-409.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $logic_not $procmux$5960_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \Y $procmux$5960_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$5964
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 2'11 $auto$slang_frontend.cc:696:finish$\pc_set_o$3394 $auto$slang_frontend.cc:696:finish$\pc_set_o$3453 $auto$slang_frontend.cc:696:finish$\pc_set_o$3471 1'1 $auto$slang_frontend.cc:696:finish$\pc_set_o$3571 }
    connect \S { $procmux$5983_CMP $procmux$5982_CMP $procmux$5977_CMP $procmux$5971_CMP $procmux$5969_CMP $procmux$5967_CMP $procmux$5965_CMP }
    connect \Y \pc_set_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5965_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5965_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5967_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5967_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5969_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5969_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5971_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5971_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5977_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$5977_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:411.17-419.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5982_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0001
    connect \Y $procmux$5982_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:403.14-409.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $logic_not $procmux$5983_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \Y $procmux$5983_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$5987
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 7'1111111
    connect \S { $procmux$6006_CMP $procmux$6004_CMP $procmux$6000_CMP $procmux$5994_CMP $procmux$5992_CMP $procmux$5990_CMP $procmux$5988_CMP }
    connect \Y \instr_req_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5988_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$5988_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5990_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$5990_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$5992_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$5994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$5994_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6000_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6004_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$6004_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:411.17-419.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6006_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0001
    connect \Y $procmux$6006_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6022
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\retain_id$3376
    connect \S $procmux$6023_CMP
    connect \Y \retain_id
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6023_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6027
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 2'11 $auto$slang_frontend.cc:696:finish$\halt_if$3367 $auto$slang_frontend.cc:696:finish$\halt_if$3431 1'1 }
    connect \S { $procmux$6044_CMP $procmux$6043_CMP $procmux$6041_CMP $procmux$6037_CMP $procmux$6028_CMP }
    connect \Y \halt_if
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6028_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6028_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6037_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:446.20-469.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6041_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0100
    connect \Y $procmux$6041_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6043_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0011
    connect \Y $procmux$6043_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:421.19-427.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6044_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0010
    connect \Y $procmux$6044_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6048
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A \debug_mode_o
    connect \B { $auto$slang_frontend.cc:696:finish$\debug_mode_d$3478 1'1 $auto$slang_frontend.cc:696:finish$\debug_mode_d$3585 }
    connect \S { $procmux$6053_CMP $procmux$6051_CMP $procmux$6049_CMP }
    connect \Y \debug_mode_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6049_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6049_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6051_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6053_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6053_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6057
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \nmi_mode_o
    connect \B { $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3458 $auto$slang_frontend.cc:696:finish$\nmi_mode_d$3584 }
    connect \S { $procmux$6062_CMP $procmux$6058_CMP }
    connect \Y \nmi_mode_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6058_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6062_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$6062_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6078
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$6079_CMP
    connect \Y \controller_run_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6079_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6079_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6083
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 2'11 $auto$slang_frontend.cc:696:finish$\flush_id$3477 1'1 $auto$slang_frontend.cc:696:finish$\flush_id$3582 }
    connect \S { $procmux$6100_CMP $procmux$6099_CMP $procmux$6088_CMP $procmux$6086_CMP $procmux$6084_CMP }
    connect \Y \flush_id_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6084_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6084_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6086_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6086_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6088_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6088_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6099_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0011
    connect \Y $procmux$6099_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:421.19-427.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6100_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0010
    connect \Y $procmux$6100_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6116
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\perf_tbranch_o$3397
    connect \S $procmux$6117_CMP
    connect \Y \perf_tbranch_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6117_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6117_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6133
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\perf_jump_o$3396
    connect \S $procmux$6134_CMP
    connect \Y \perf_jump_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6134_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6134_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6140
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\debug_csr_save_o$3476 $auto$slang_frontend.cc:696:finish$\debug_csr_save_o$3488 }
    connect \S { $procmux$6143_CMP $procmux$6141_CMP }
    connect \Y \debug_csr_save_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6141_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6141_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6143_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6143_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6149
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A 3'001
    connect \B { $auto$slang_frontend.cc:696:finish$\debug_cause_o$3475 $auto$slang_frontend.cc:696:finish$\debug_cause_o$3487 }
    connect \S { $procmux$6152_CMP $procmux$6150_CMP }
    connect \Y \debug_cause_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6150_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6150_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6152_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6152_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6156
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_mtval_o$3581
    connect \S $procmux$6157_CMP
    connect \Y \csr_mtval_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6157_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6157_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6161
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3457 $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3474 $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3486 $auto$slang_frontend.cc:696:finish$\csr_save_cause_o$3580 }
    connect \S { $procmux$6168_CMP $procmux$6166_CMP $procmux$6164_CMP $procmux$6162_CMP }
    connect \Y \csr_save_cause_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6162_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6162_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6164_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6164_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6166_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6166_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6168_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$6168_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6172
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_restore_dret_id_o$3579
    connect \S $procmux$6173_CMP
    connect \Y \csr_restore_dret_id_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6173_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6173_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6177
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_restore_mret_id_o$3578
    connect \S $procmux$6178_CMP
    connect \Y \csr_restore_mret_id_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6178_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6178_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6182
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_save_wb_o$3577
    connect \S $procmux$6183_CMP
    connect \Y \csr_save_wb_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6183_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6183_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6187
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3485 $auto$slang_frontend.cc:696:finish$\csr_save_id_o$3576 }
    connect \S { $procmux$6190_CMP $procmux$6188_CMP }
    connect \Y \csr_save_id_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6188_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6190_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6190_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6198
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\csr_save_if_o$3456 $auto$slang_frontend.cc:696:finish$\csr_save_if_o$3473 }
    connect \S { $procmux$6201_CMP $procmux$6199_CMP }
    connect \Y \csr_save_if_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6199_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6199_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6201_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$6201_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6205
    parameter \S_WIDTH 2
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B { $auto$slang_frontend.cc:696:finish$\exc_cause_o$3455 $auto$slang_frontend.cc:696:finish$\exc_cause_o$3575 }
    connect \S { $procmux$6210_CMP $procmux$6206_CMP }
    connect \Y \exc_cause_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6206_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:557.18-588.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0111
    connect \Y $procmux$6210_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6214
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'01
    connect \B { 4'1010 $auto$slang_frontend.cc:696:finish$\exc_pc_mux_o$3574 }
    connect \S { $procmux$6219_CMP $procmux$6217_CMP $procmux$6215_CMP }
    connect \Y \exc_pc_mux_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:652.14-775.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6215_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0110
    connect \Y $procmux$6215_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:620.21-650.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6217_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1001
    connect \Y $procmux$6217_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:590.21-618.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6219_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'1000
    connect \Y $procmux$6219_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $mux $procmux$6236
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\nt_branch_mispredict_o$3395
    connect \S $procmux$6237_CMP
    connect \Y \nt_branch_mispredict_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:471.15-555.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6237_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0101
    connect \Y $procmux$6237_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $pmux $procmux$6259
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { 1'0 $auto$slang_frontend.cc:696:finish$\ctrl_busy_o$3355 }
    connect \S { $procmux$6261_CMP $procmux$6260_CMP }
    connect \Y \ctrl_busy_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:429.14-444.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6260_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0011
    connect \Y $procmux$6260_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:421.19-427.10|designs/src/ibex_sv/ibex_controller.sv:402.5-781.12"
  cell $eq $procmux$6261_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \ctrl_fsm_cs
    connect \B 4'0010
    connect \Y $procmux$6261_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:350.35-350.50|designs/src/ibex_sv/ibex_controller.sv:350.10-351.50"
  cell $mux $procmux$6263
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 4'0001
    connect \S \irqs_i [1]
    connect \Y $procmux$6263_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:349.35-349.50|designs/src/ibex_sv/ibex_controller.sv:349.10-351.50"
  cell $mux $procmux$6266
    parameter \WIDTH 4
    connect \A $procmux$6263_Y
    connect \B 4'x
    connect \S \irqs_i [2]
    connect \Y $procmux$6266_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:348.35-348.50|designs/src/ibex_sv/ibex_controller.sv:348.10-351.50"
  cell $mux $procmux$6269
    parameter \WIDTH 4
    connect \A $procmux$6266_Y
    connect \B 4'x
    connect \S \irqs_i [3]
    connect \Y $procmux$6269_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:347.35-347.50|designs/src/ibex_sv/ibex_controller.sv:347.10-351.50"
  cell $mux $procmux$6272
    parameter \WIDTH 4
    connect \A $procmux$6269_Y
    connect \B 4'x
    connect \S \irqs_i [4]
    connect \Y $procmux$6272_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:346.35-346.50|designs/src/ibex_sv/ibex_controller.sv:346.10-351.50"
  cell $mux $procmux$6275
    parameter \WIDTH 4
    connect \A $procmux$6272_Y
    connect \B 4'x
    connect \S \irqs_i [5]
    connect \Y $procmux$6275_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.35-345.50|designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  cell $mux $procmux$6278
    parameter \WIDTH 4
    connect \A $procmux$6275_Y
    connect \B 4'x
    connect \S \irqs_i [6]
    connect \Y $procmux$6278_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6281
    parameter \WIDTH 4
    connect \A $procmux$6278_Y
    connect \B 4'x
    connect \S \irqs_i [7]
    connect \Y $procmux$6281_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6284
    parameter \WIDTH 4
    connect \A $procmux$6281_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6284_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6287
    parameter \WIDTH 4
    connect \A $procmux$6284_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6287_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6290
    parameter \WIDTH 4
    connect \A $procmux$6287_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6290_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6293
    parameter \WIDTH 4
    connect \A $procmux$6290_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6293_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6296
    parameter \WIDTH 4
    connect \A $procmux$6293_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6296_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6299
    parameter \WIDTH 4
    connect \A $procmux$6296_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6299_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6302
    parameter \WIDTH 4
    connect \A $procmux$6299_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3330
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:349.35-349.50|designs/src/ibex_sv/ibex_controller.sv:349.10-351.50"
  cell $mux $procmux$6306
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3330
    connect \B 4'0010
    connect \S \irqs_i [2]
    connect \Y $procmux$6306_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:348.35-348.50|designs/src/ibex_sv/ibex_controller.sv:348.10-351.50"
  cell $mux $procmux$6309
    parameter \WIDTH 4
    connect \A $procmux$6306_Y
    connect \B 4'x
    connect \S \irqs_i [3]
    connect \Y $procmux$6309_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:347.35-347.50|designs/src/ibex_sv/ibex_controller.sv:347.10-351.50"
  cell $mux $procmux$6312
    parameter \WIDTH 4
    connect \A $procmux$6309_Y
    connect \B 4'x
    connect \S \irqs_i [4]
    connect \Y $procmux$6312_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:346.35-346.50|designs/src/ibex_sv/ibex_controller.sv:346.10-351.50"
  cell $mux $procmux$6315
    parameter \WIDTH 4
    connect \A $procmux$6312_Y
    connect \B 4'x
    connect \S \irqs_i [5]
    connect \Y $procmux$6315_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.35-345.50|designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  cell $mux $procmux$6318
    parameter \WIDTH 4
    connect \A $procmux$6315_Y
    connect \B 4'x
    connect \S \irqs_i [6]
    connect \Y $procmux$6318_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6321
    parameter \WIDTH 4
    connect \A $procmux$6318_Y
    connect \B 4'x
    connect \S \irqs_i [7]
    connect \Y $procmux$6321_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6324
    parameter \WIDTH 4
    connect \A $procmux$6321_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6324_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6327
    parameter \WIDTH 4
    connect \A $procmux$6324_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6327_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6330
    parameter \WIDTH 4
    connect \A $procmux$6327_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6330_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6333
    parameter \WIDTH 4
    connect \A $procmux$6330_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6333_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6336
    parameter \WIDTH 4
    connect \A $procmux$6333_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6336_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6339
    parameter \WIDTH 4
    connect \A $procmux$6336_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6339_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6342
    parameter \WIDTH 4
    connect \A $procmux$6339_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3331
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:348.35-348.50|designs/src/ibex_sv/ibex_controller.sv:348.10-351.50"
  cell $mux $procmux$6346
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3331
    connect \B 4'0011
    connect \S \irqs_i [3]
    connect \Y $procmux$6346_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:347.35-347.50|designs/src/ibex_sv/ibex_controller.sv:347.10-351.50"
  cell $mux $procmux$6349
    parameter \WIDTH 4
    connect \A $procmux$6346_Y
    connect \B 4'x
    connect \S \irqs_i [4]
    connect \Y $procmux$6349_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:346.35-346.50|designs/src/ibex_sv/ibex_controller.sv:346.10-351.50"
  cell $mux $procmux$6352
    parameter \WIDTH 4
    connect \A $procmux$6349_Y
    connect \B 4'x
    connect \S \irqs_i [5]
    connect \Y $procmux$6352_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.35-345.50|designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  cell $mux $procmux$6355
    parameter \WIDTH 4
    connect \A $procmux$6352_Y
    connect \B 4'x
    connect \S \irqs_i [6]
    connect \Y $procmux$6355_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6358
    parameter \WIDTH 4
    connect \A $procmux$6355_Y
    connect \B 4'x
    connect \S \irqs_i [7]
    connect \Y $procmux$6358_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6361
    parameter \WIDTH 4
    connect \A $procmux$6358_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6361_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6364
    parameter \WIDTH 4
    connect \A $procmux$6361_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6364_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6367
    parameter \WIDTH 4
    connect \A $procmux$6364_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6367_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6370
    parameter \WIDTH 4
    connect \A $procmux$6367_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6370_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6373
    parameter \WIDTH 4
    connect \A $procmux$6370_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6373_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6376
    parameter \WIDTH 4
    connect \A $procmux$6373_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6376_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6379
    parameter \WIDTH 4
    connect \A $procmux$6376_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3332
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:347.35-347.50|designs/src/ibex_sv/ibex_controller.sv:347.10-351.50"
  cell $mux $procmux$6383
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3332
    connect \B 4'0100
    connect \S \irqs_i [4]
    connect \Y $procmux$6383_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:346.35-346.50|designs/src/ibex_sv/ibex_controller.sv:346.10-351.50"
  cell $mux $procmux$6386
    parameter \WIDTH 4
    connect \A $procmux$6383_Y
    connect \B 4'x
    connect \S \irqs_i [5]
    connect \Y $procmux$6386_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.35-345.50|designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  cell $mux $procmux$6389
    parameter \WIDTH 4
    connect \A $procmux$6386_Y
    connect \B 4'x
    connect \S \irqs_i [6]
    connect \Y $procmux$6389_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6392
    parameter \WIDTH 4
    connect \A $procmux$6389_Y
    connect \B 4'x
    connect \S \irqs_i [7]
    connect \Y $procmux$6392_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6395
    parameter \WIDTH 4
    connect \A $procmux$6392_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6395_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6398
    parameter \WIDTH 4
    connect \A $procmux$6395_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6398_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6401
    parameter \WIDTH 4
    connect \A $procmux$6398_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6401_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6404
    parameter \WIDTH 4
    connect \A $procmux$6401_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6404_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6407
    parameter \WIDTH 4
    connect \A $procmux$6404_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6407_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6410
    parameter \WIDTH 4
    connect \A $procmux$6407_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6410_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6413
    parameter \WIDTH 4
    connect \A $procmux$6410_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3333
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:346.35-346.50|designs/src/ibex_sv/ibex_controller.sv:346.10-351.50"
  cell $mux $procmux$6417
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3333
    connect \B 4'0101
    connect \S \irqs_i [5]
    connect \Y $procmux$6417_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.35-345.50|designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  cell $mux $procmux$6420
    parameter \WIDTH 4
    connect \A $procmux$6417_Y
    connect \B 4'x
    connect \S \irqs_i [6]
    connect \Y $procmux$6420_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6423
    parameter \WIDTH 4
    connect \A $procmux$6420_Y
    connect \B 4'x
    connect \S \irqs_i [7]
    connect \Y $procmux$6423_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6426
    parameter \WIDTH 4
    connect \A $procmux$6423_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6426_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6429
    parameter \WIDTH 4
    connect \A $procmux$6426_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6429_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6432
    parameter \WIDTH 4
    connect \A $procmux$6429_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6432_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6435
    parameter \WIDTH 4
    connect \A $procmux$6432_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6435_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6438
    parameter \WIDTH 4
    connect \A $procmux$6435_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6438_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6441
    parameter \WIDTH 4
    connect \A $procmux$6438_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6441_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6444
    parameter \WIDTH 4
    connect \A $procmux$6441_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3334
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:345.35-345.50|designs/src/ibex_sv/ibex_controller.sv:345.10-351.50"
  cell $mux $procmux$6448
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3334
    connect \B 4'0110
    connect \S \irqs_i [6]
    connect \Y $procmux$6448_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6451
    parameter \WIDTH 4
    connect \A $procmux$6448_Y
    connect \B 4'x
    connect \S \irqs_i [7]
    connect \Y $procmux$6451_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6454
    parameter \WIDTH 4
    connect \A $procmux$6451_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6454_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6457
    parameter \WIDTH 4
    connect \A $procmux$6454_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6457_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6460
    parameter \WIDTH 4
    connect \A $procmux$6457_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6460_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6463
    parameter \WIDTH 4
    connect \A $procmux$6460_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6463_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6466
    parameter \WIDTH 4
    connect \A $procmux$6463_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6466_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6469
    parameter \WIDTH 4
    connect \A $procmux$6466_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6469_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6472
    parameter \WIDTH 4
    connect \A $procmux$6469_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3335
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:344.35-344.50|designs/src/ibex_sv/ibex_controller.sv:344.10-351.50"
  cell $mux $procmux$6476
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3335
    connect \B 4'0111
    connect \S \irqs_i [7]
    connect \Y $procmux$6476_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6479
    parameter \WIDTH 4
    connect \A $procmux$6476_Y
    connect \B 4'x
    connect \S \irqs_i [8]
    connect \Y $procmux$6479_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6482
    parameter \WIDTH 4
    connect \A $procmux$6479_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6482_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6485
    parameter \WIDTH 4
    connect \A $procmux$6482_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6485_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6488
    parameter \WIDTH 4
    connect \A $procmux$6485_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6488_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6491
    parameter \WIDTH 4
    connect \A $procmux$6488_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6491_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6494
    parameter \WIDTH 4
    connect \A $procmux$6491_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6494_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6497
    parameter \WIDTH 4
    connect \A $procmux$6494_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3336
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:343.35-343.50|designs/src/ibex_sv/ibex_controller.sv:343.10-351.50"
  cell $mux $procmux$6501
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3336
    connect \B 4'1000
    connect \S \irqs_i [8]
    connect \Y $procmux$6501_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6504
    parameter \WIDTH 4
    connect \A $procmux$6501_Y
    connect \B 4'x
    connect \S \irqs_i [9]
    connect \Y $procmux$6504_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6507
    parameter \WIDTH 4
    connect \A $procmux$6504_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6507_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6510
    parameter \WIDTH 4
    connect \A $procmux$6507_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6510_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6513
    parameter \WIDTH 4
    connect \A $procmux$6510_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6513_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6516
    parameter \WIDTH 4
    connect \A $procmux$6513_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6516_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6519
    parameter \WIDTH 4
    connect \A $procmux$6516_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3337
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:342.35-342.50|designs/src/ibex_sv/ibex_controller.sv:342.10-351.50"
  cell $mux $procmux$6523
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3337
    connect \B 4'1001
    connect \S \irqs_i [9]
    connect \Y $procmux$6523_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6526
    parameter \WIDTH 4
    connect \A $procmux$6523_Y
    connect \B 4'x
    connect \S \irqs_i [10]
    connect \Y $procmux$6526_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6529
    parameter \WIDTH 4
    connect \A $procmux$6526_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6529_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6532
    parameter \WIDTH 4
    connect \A $procmux$6529_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6532_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6535
    parameter \WIDTH 4
    connect \A $procmux$6532_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6535_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6538
    parameter \WIDTH 4
    connect \A $procmux$6535_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3338
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:341.35-341.51|designs/src/ibex_sv/ibex_controller.sv:341.10-351.50"
  cell $mux $procmux$6542
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3338
    connect \B 4'1010
    connect \S \irqs_i [10]
    connect \Y $procmux$6542_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6545
    parameter \WIDTH 4
    connect \A $procmux$6542_Y
    connect \B 4'x
    connect \S \irqs_i [11]
    connect \Y $procmux$6545_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6548
    parameter \WIDTH 4
    connect \A $procmux$6545_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6548_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6551
    parameter \WIDTH 4
    connect \A $procmux$6548_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6551_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6554
    parameter \WIDTH 4
    connect \A $procmux$6551_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3339
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:340.35-340.51|designs/src/ibex_sv/ibex_controller.sv:340.10-351.50"
  cell $mux $procmux$6558
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3339
    connect \B 4'1011
    connect \S \irqs_i [11]
    connect \Y $procmux$6558_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6561
    parameter \WIDTH 4
    connect \A $procmux$6558_Y
    connect \B 4'x
    connect \S \irqs_i [12]
    connect \Y $procmux$6561_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6564
    parameter \WIDTH 4
    connect \A $procmux$6561_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6564_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6567
    parameter \WIDTH 4
    connect \A $procmux$6564_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3340
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:339.35-339.51|designs/src/ibex_sv/ibex_controller.sv:339.10-351.50"
  cell $mux $procmux$6571
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3340
    connect \B 4'1100
    connect \S \irqs_i [12]
    connect \Y $procmux$6571_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6574
    parameter \WIDTH 4
    connect \A $procmux$6571_Y
    connect \B 4'x
    connect \S \irqs_i [13]
    connect \Y $procmux$6574_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6577
    parameter \WIDTH 4
    connect \A $procmux$6574_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3341
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:338.35-338.51|designs/src/ibex_sv/ibex_controller.sv:338.10-351.50"
  cell $mux $procmux$6581
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3341
    connect \B 4'1101
    connect \S \irqs_i [13]
    connect \Y $procmux$6581_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6584
    parameter \WIDTH 4
    connect \A $procmux$6581_Y
    connect \B 4'x
    connect \S \irqs_i [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\mfip_id$3342
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:337.35-337.51|designs/src/ibex_sv/ibex_controller.sv:337.5-351.50"
  cell $mux $procmux$6588
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mfip_id$3342
    connect \B 4'1110
    connect \S \irqs_i [14]
    connect \Y \mfip_id
  end
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:294.9-294.31|designs/src/ibex_sv/ibex_controller.sv:293.16-295.10"
  cell $mux $procmux$6590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \load_err_q
    connect \Y $procmux$6590_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:292.9-292.31|designs/src/ibex_sv/ibex_controller.sv:291.16-295.10"
  cell $mux $procmux$6593
    parameter \WIDTH 1
    connect \A $procmux$6590_Y
    connect \B 1'x
    connect \S \store_err_q
    connect \Y $procmux$6593_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:290.9-290.31|designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  cell $mux $procmux$6596
    parameter \WIDTH 1
    connect \A $procmux$6593_Y
    connect \B 1'x
    connect \S \ebrk_insn
    connect \Y $procmux$6596_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6599
    parameter \WIDTH 1
    connect \A $procmux$6596_Y
    connect \B 1'x
    connect \S \ecall_insn
    connect \Y $procmux$6599_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6602
    parameter \WIDTH 1
    connect \A $procmux$6599_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6602_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6605
    parameter \WIDTH 1
    connect \A $procmux$6602_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\load_err_prio$3246
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:292.9-292.31|designs/src/ibex_sv/ibex_controller.sv:291.16-295.10"
  cell $mux $procmux$6609
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \store_err_q
    connect \Y $procmux$6609_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:290.9-290.31|designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  cell $mux $procmux$6612
    parameter \WIDTH 1
    connect \A $procmux$6609_Y
    connect \B 1'x
    connect \S \ebrk_insn
    connect \Y $procmux$6612_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6615
    parameter \WIDTH 1
    connect \A $procmux$6612_Y
    connect \B 1'x
    connect \S \ecall_insn
    connect \Y $procmux$6615_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6618
    parameter \WIDTH 1
    connect \A $procmux$6615_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6618_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6621
    parameter \WIDTH 1
    connect \A $procmux$6618_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\store_err_prio$3247
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:292.9-292.31|designs/src/ibex_sv/ibex_controller.sv:291.16-295.10"
  cell $mux $procmux$6625
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\load_err_prio$3246
    connect \B 1'0
    connect \S \store_err_q
    connect \Y $procmux$6625_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:290.9-290.31|designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  cell $mux $procmux$6628
    parameter \WIDTH 1
    connect \A $procmux$6625_Y
    connect \B 1'x
    connect \S \ebrk_insn
    connect \Y $procmux$6628_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6631
    parameter \WIDTH 1
    connect \A $procmux$6628_Y
    connect \B 1'x
    connect \S \ecall_insn
    connect \Y $procmux$6631_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6634
    parameter \WIDTH 1
    connect \A $procmux$6631_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6634_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6637
    parameter \WIDTH 1
    connect \A $procmux$6634_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\load_err_prio$3248
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:290.9-290.31|designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  cell $mux $procmux$6641
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ebrk_insn
    connect \Y $procmux$6641_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6644
    parameter \WIDTH 1
    connect \A $procmux$6641_Y
    connect \B 1'x
    connect \S \ecall_insn
    connect \Y $procmux$6644_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6647
    parameter \WIDTH 1
    connect \A $procmux$6644_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6647_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6650
    parameter \WIDTH 1
    connect \A $procmux$6647_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3249
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:290.9-290.31|designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  cell $mux $procmux$6654
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\load_err_prio$3248
    connect \B 1'0
    connect \S \ebrk_insn
    connect \Y $procmux$6654_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6657
    parameter \WIDTH 1
    connect \A $procmux$6654_Y
    connect \B 1'x
    connect \S \ecall_insn
    connect \Y $procmux$6657_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6660
    parameter \WIDTH 1
    connect \A $procmux$6657_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6660_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6663
    parameter \WIDTH 1
    connect \A $procmux$6660_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\load_err_prio$3251
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:290.9-290.31|designs/src/ibex_sv/ibex_controller.sv:289.16-295.10"
  cell $mux $procmux$6667
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\store_err_prio$3247
    connect \B 1'0
    connect \S \ebrk_insn
    connect \Y $procmux$6667_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6670
    parameter \WIDTH 1
    connect \A $procmux$6667_Y
    connect \B 1'x
    connect \S \ecall_insn
    connect \Y $procmux$6670_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6673
    parameter \WIDTH 1
    connect \A $procmux$6670_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6673_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6676
    parameter \WIDTH 1
    connect \A $procmux$6673_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\store_err_prio$3250
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6680
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ecall_insn
    connect \Y $procmux$6680_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6683
    parameter \WIDTH 1
    connect \A $procmux$6680_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6683_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6686
    parameter \WIDTH 1
    connect \A $procmux$6683_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\ecall_insn_prio$3252
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6690
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\load_err_prio$3251
    connect \B 1'0
    connect \S \ecall_insn
    connect \Y $procmux$6690_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6693
    parameter \WIDTH 1
    connect \A $procmux$6690_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6693_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6696
    parameter \WIDTH 1
    connect \A $procmux$6693_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\load_err_prio$3255
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6700
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\store_err_prio$3250
    connect \B 1'0
    connect \S \ecall_insn
    connect \Y $procmux$6700_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6703
    parameter \WIDTH 1
    connect \A $procmux$6700_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6703_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6706
    parameter \WIDTH 1
    connect \A $procmux$6703_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\store_err_prio$3254
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:288.9-288.32|designs/src/ibex_sv/ibex_controller.sv:287.16-295.10"
  cell $mux $procmux$6710
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3249
    connect \B 1'0
    connect \S \ecall_insn
    connect \Y $procmux$6710_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6713
    parameter \WIDTH 1
    connect \A $procmux$6710_Y
    connect \B 1'x
    connect \S \illegal_insn_q
    connect \Y $procmux$6713_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6716
    parameter \WIDTH 1
    connect \A $procmux$6713_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3253
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6720
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \illegal_insn_q
    connect \Y $procmux$6720_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6723
    parameter \WIDTH 1
    connect \A $procmux$6720_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn_prio$3256
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6727
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\load_err_prio$3255
    connect \B 1'0
    connect \S \illegal_insn_q
    connect \Y $procmux$6727_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6730
    parameter \WIDTH 1
    connect \A $procmux$6727_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\load_err_prio$3260
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6734
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\store_err_prio$3254
    connect \B 1'0
    connect \S \illegal_insn_q
    connect \Y $procmux$6734_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6737
    parameter \WIDTH 1
    connect \A $procmux$6734_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\store_err_prio$3259
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6741
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3253
    connect \B 1'0
    connect \S \illegal_insn_q
    connect \Y $procmux$6741_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6744
    parameter \WIDTH 1
    connect \A $procmux$6741_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3258
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:286.9-286.34|designs/src/ibex_sv/ibex_controller.sv:285.16-295.10"
  cell $mux $procmux$6748
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\ecall_insn_prio$3252
    connect \B 1'0
    connect \S \illegal_insn_q
    connect \Y $procmux$6748_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6751
    parameter \WIDTH 1
    connect \A $procmux$6748_Y
    connect \B 1'x
    connect \S \instr_fetch_err
    connect \Y $auto$slang_frontend.cc:696:finish$\ecall_insn_prio$3257
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6755
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_fetch_err
    connect \Y \instr_fetch_err_prio
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6759
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\load_err_prio$3260
    connect \B 1'0
    connect \S \instr_fetch_err
    connect \Y \load_err_prio
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6763
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\store_err_prio$3259
    connect \B 1'0
    connect \S \instr_fetch_err
    connect \Y \store_err_prio
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6767
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\ebrk_insn_prio$3258
    connect \B 1'0
    connect \S \instr_fetch_err
    connect \Y \ebrk_insn_prio
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6771
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\ecall_insn_prio$3257
    connect \B 1'0
    connect \S \instr_fetch_err
    connect \Y \ecall_insn_prio
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_controller.sv:284.9-284.37|designs/src/ibex_sv/ibex_controller.sv:283.7-295.10"
  cell $mux $procmux$6775
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_insn_prio$3256
    connect \B 1'0
    connect \S \instr_fetch_err
    connect \Y \illegal_insn_prio
  end
  connect \wb_exception_o 1'0
end
attribute \top 1
attribute \src "designs/src/ibex_sv/ibex_core.sv:15.8"
module \ibex_core
  wire $auto$builder.cc:338:Biop$1010
  wire $auto$builder.cc:338:Biop$1012
  wire $auto$builder.cc:338:Biop$1014
  wire $auto$builder.cc:338:Biop$993
  wire $auto$builder.cc:364:Unop$1020
  attribute \src "designs/src/ibex_sv/ibex_core.sv:378.14-380.8"
  wire $auto$slang_frontend.cc:696:finish$\fetch_enable_q$1008
  attribute \src "designs/src/ibex_sv/ibex_core.sv:106.25"
  wire output 29 \alert_major_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:105.25"
  wire output 28 \alert_minor_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:212.16"
  wire width 32 \alu_adder_result_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:206.16"
  wire width 32 \alu_operand_a_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:207.16"
  wire width 32 \alu_operand_b_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:205.16"
  wire width 6 \alu_operator_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:43.25"
  wire width 32 input 5 \boot_addr_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:174.16"
  wire \branch_decision
  attribute \src "designs/src/ibex_sv/ibex_core.sv:173.16"
  wire width 32 \branch_target_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:209.16"
  wire width 32 \bt_a_operand
  attribute \src "designs/src/ibex_sv/ibex_core.sv:210.16"
  wire width 32 \bt_b_operand
  attribute \src "designs/src/ibex_sv/ibex_core.sv:358.16"
  wire \clk
  attribute \src "designs/src/ibex_sv/ibex_core.sv:37.25"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:360.16"
  wire \clock_en
  attribute \src "designs/src/ibex_sv/ibex_core.sv:180.16"
  wire \core_busy_d
  attribute \src "designs/src/ibex_sv/ibex_core.sv:180.29"
  wire \core_busy_q
  attribute \src "designs/src/ibex_sv/ibex_core.sv:107.25"
  wire output 30 \core_sleep_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:227.16"
  wire \csr_access
  attribute \src "designs/src/ibex_sv/ibex_core.sv:230.16"
  wire width 12 \csr_addr
  attribute \src "designs/src/ibex_sv/ibex_core.sv:268.26"
  wire width 32 \csr_depc
  attribute \src "designs/src/ibex_sv/ibex_core.sv:268.16"
  wire width 32 \csr_mepc
  attribute \src "designs/src/ibex_sv/ibex_core.sv:267.16"
  wire \csr_mstatus_mie
  attribute \src "designs/src/ibex_sv/ibex_core.sv:286.16"
  wire \csr_mstatus_tw
  attribute \src "designs/src/ibex_sv/ibex_core.sv:285.16"
  wire width 32 \csr_mtval
  attribute \src "designs/src/ibex_sv/ibex_core.sv:284.16"
  wire width 32 \csr_mtvec
  attribute \src "designs/src/ibex_sv/ibex_core.sv:283.16"
  wire \csr_mtvec_init
  attribute \src "designs/src/ibex_sv/ibex_core.sv:228.16"
  wire width 2 \csr_op
  attribute \src "designs/src/ibex_sv/ibex_core.sv:229.16"
  wire \csr_op_en
  attribute \src "designs/src/ibex_sv/ibex_core.sv:271.16"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135"
  wire width 136 \csr_pmp_addr
  attribute \src "designs/src/ibex_sv/ibex_core.sv:272.16"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23"
  wire width 24 \csr_pmp_cfg
  attribute \src "designs/src/ibex_sv/ibex_core.sv:231.16"
  wire width 32 \csr_rdata
  attribute \src "designs/src/ibex_sv/ibex_core.sv:281.16"
  wire \csr_restore_dret_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:280.16"
  wire \csr_restore_mret_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:282.16"
  wire \csr_save_cause
  attribute \src "designs/src/ibex_sv/ibex_core.sv:278.16"
  wire \csr_save_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:277.16"
  wire \csr_save_if
  attribute \src "designs/src/ibex_sv/ibex_core.sv:279.16"
  wire \csr_save_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:154.16"
  wire \csr_shadow_err
  attribute \src "designs/src/ibex_sv/ibex_core.sv:177.16"
  wire \ctrl_busy
  attribute \src "designs/src/ibex_sv/ibex_core.sv:59.25"
  wire width 32 output 17 \data_addr_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:58.25"
  wire width 4 output 16 \data_be_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:62.25"
  wire input 20 \data_err_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:55.25"
  wire input 13 \data_gnt_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:146.16"
  wire \data_ind_timing
  attribute \src "designs/src/ibex_sv/ibex_core.sv:61.25"
  wire width 32 input 19 \data_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:54.25"
  wire output 12 \data_req_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:56.25"
  wire input 14 \data_rvalid_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:60.25"
  wire width 32 output 18 \data_wdata_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:57.25"
  wire output 15 \data_we_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:293.16"
  wire width 3 \debug_cause
  attribute \src "designs/src/ibex_sv/ibex_core.sv:294.16"
  wire \debug_csr_save
  attribute \src "designs/src/ibex_sv/ibex_core.sv:296.16"
  wire \debug_ebreakm
  attribute \src "designs/src/ibex_sv/ibex_core.sv:297.16"
  wire \debug_ebreaku
  attribute \src "designs/src/ibex_sv/ibex_core.sv:292.16"
  wire \debug_mode
  attribute \src "designs/src/ibex_sv/ibex_core.sv:72.25"
  wire input 26 \debug_req_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:295.16"
  wire \debug_single_step
  attribute \src "designs/src/ibex_sv/ibex_core.sv:217.16"
  wire \div_en_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:219.16"
  wire \div_sel_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:147.16"
  wire \dummy_instr_en
  attribute \src "designs/src/ibex_sv/ibex_core.sv:126.16"
  wire \dummy_instr_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:148.16"
  wire width 3 \dummy_instr_mask
  attribute \src "designs/src/ibex_sv/ibex_core.sv:150.16"
  wire width 32 \dummy_instr_seed
  attribute \src "designs/src/ibex_sv/ibex_core.sv:149.16"
  wire \dummy_instr_seed_en
  attribute \src "designs/src/ibex_sv/ibex_core.sv:256.19"
  wire \en_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:247.16"
  wire \ex_valid
  attribute \src "designs/src/ibex_sv/ibex_core.sv:163.16"
  wire width 6 \exc_cause
  attribute \src "designs/src/ibex_sv/ibex_core.sv:162.16"
  wire width 2 \exc_pc_mux_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:104.25"
  wire input 27 \fetch_enable_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:374.9"
  wire \fetch_enable_q
  attribute \src "designs/src/ibex_sv/ibex_core.sv:1105.16"
  attribute \unused_bits "0 1"
  wire width 2 \g_no_pmp.unused_priv_lvl_if
  attribute \src "designs/src/ibex_sv/ibex_core.sv:1105.36"
  attribute \unused_bits "0 1"
  wire width 2 \g_no_pmp.unused_priv_lvl_ls
  attribute \src "designs/src/ibex_sv/ibex_core.sv:823.11"
  attribute \unused_bits "0"
  wire \gen_no_regfile_ecc.unused_rf_rd_a_wb_match
  attribute \src "designs/src/ibex_sv/ibex_core.sv:823.36"
  attribute \unused_bits "0"
  wire \gen_no_regfile_ecc.unused_rf_rd_b_wb_match
  attribute \src "designs/src/ibex_sv/ibex_core.sv:822.11"
  attribute \unused_bits "0"
  wire \gen_no_regfile_ecc.unused_rf_ren_a
  attribute \src "designs/src/ibex_sv/ibex_core.sv:822.28"
  attribute \unused_bits "0"
  wire \gen_no_regfile_ecc.unused_rf_ren_b
  attribute \src "designs/src/ibex_sv/ibex_core.sv:42.25"
  wire width 32 input 4 \hart_id_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:151.16"
  wire \icache_enable
  attribute \src "designs/src/ibex_sv/ibex_core.sv:152.16"
  wire \icache_inval
  attribute \src "designs/src/ibex_sv/ibex_core.sv:246.16"
  wire \id_in_ready
  attribute \src "designs/src/ibex_sv/ibex_core.sv:178.16"
  wire \if_busy
  attribute \src "designs/src/ibex_sv/ibex_core.sv:138.16"
  wire \illegal_c_insn_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:233.16"
  wire \illegal_csr_insn_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:318.16"
  attribute \unused_bits "0"
  wire \illegal_insn_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:142.16"
  wire width 68 \imd_val_d_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:143.16"
  wire width 68 \imd_val_q_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:144.16"
  wire width 2 \imd_val_we_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:49.25"
  wire width 32 output 9 \instr_addr_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:135.16"
  wire \instr_bp_taken_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:303.16"
  attribute \unused_bits "0"
  wire \instr_done_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:51.25"
  wire input 11 \instr_err_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:136.16"
  wire \instr_fetch_err
  attribute \src "designs/src/ibex_sv/ibex_core.sv:137.16"
  wire \instr_fetch_err_plus2
  attribute \src "designs/src/ibex_sv/ibex_core.sv:156.16"
  wire \instr_first_cycle_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:47.25"
  wire input 7 \instr_gnt_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:302.16"
  attribute \unused_bits "0"
  wire \instr_id_done
  attribute \src "designs/src/ibex_sv/ibex_core.sv:133.16"
  wire \instr_is_compressed_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:128.16"
  attribute \unused_bits "0"
  wire \instr_new_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:134.16"
  wire \instr_perf_count_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:130.16"
  wire width 32 \instr_rdata_alu_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:132.16"
  wire width 16 \instr_rdata_c_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:50.25"
  wire width 32 input 10 \instr_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:129.16"
  wire width 32 \instr_rdata_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:253.16"
  wire \instr_req_int
  attribute \src "designs/src/ibex_sv/ibex_core.sv:46.25"
  wire output 6 \instr_req_o
  attribute \src "designs/src/ibex_sv/ibex_core.sv:48.25"
  wire input 8 \instr_rvalid_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:257.19"
  wire width 2 \instr_type_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:157.16"
  wire \instr_valid_clear
  attribute \src "designs/src/ibex_sv/ibex_core.sv:127.16"
  wire \instr_valid_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:67.25"
  wire input 23 \irq_external_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:68.25"
  wire width 15 input 24 \irq_fast_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:69.25"
  wire input 25 \irq_nm_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:264.16"
  wire \irq_pending
  attribute \src "designs/src/ibex_sv/ibex_core.sv:65.25"
  wire input 21 \irq_software_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:66.25"
  wire input 22 \irq_timer_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:266.16"
  wire width 18 \irqs
  attribute \src "designs/src/ibex_sv/ibex_core.sv:169.16"
  wire \lsu_addr_incr_req
  attribute \src "designs/src/ibex_sv/ibex_core.sv:170.16"
  wire width 32 \lsu_addr_last
  attribute \src "designs/src/ibex_sv/ibex_core.sv:179.16"
  wire \lsu_busy
  attribute \src "designs/src/ibex_sv/ibex_core.sv:165.16"
  wire \lsu_load_err
  attribute \src "designs/src/ibex_sv/ibex_core.sv:241.16"
  wire \lsu_req
  attribute \src "designs/src/ibex_sv/ibex_core.sv:243.16"
  wire \lsu_req_done
  attribute \src "designs/src/ibex_sv/ibex_core.sv:250.16"
  wire \lsu_resp_err
  attribute \src "designs/src/ibex_sv/ibex_core.sv:249.16"
  wire \lsu_resp_valid
  attribute \src "designs/src/ibex_sv/ibex_core.sv:240.16"
  wire \lsu_sign_ext
  attribute \src "designs/src/ibex_sv/ibex_core.sv:166.16"
  wire \lsu_store_err
  attribute \src "designs/src/ibex_sv/ibex_core.sv:239.16"
  wire width 2 \lsu_type
  attribute \src "designs/src/ibex_sv/ibex_core.sv:242.16"
  wire width 32 \lsu_wdata
  attribute \src "designs/src/ibex_sv/ibex_core.sv:238.16"
  wire \lsu_we
  attribute \src "designs/src/ibex_sv/ibex_core.sv:216.16"
  wire \mult_en_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:218.16"
  wire \mult_sel_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:222.16"
  wire width 32 \multdiv_operand_a_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:223.16"
  wire width 32 \multdiv_operand_b_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:220.16"
  wire width 2 \multdiv_operator_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:224.16"
  wire \multdiv_ready_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:221.16"
  wire width 2 \multdiv_signed_mode_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:265.16"
  wire \nmi_mode
  attribute \src "designs/src/ibex_sv/ibex_core.sv:160.16"
  wire \nt_branch_mispredict
  attribute \src "designs/src/ibex_sv/ibex_core.sv:260.19"
  wire \outstanding_load_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:261.19"
  wire \outstanding_store_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:140.16"
  wire width 32 \pc_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:139.16"
  wire width 32 \pc_if
  attribute \src "designs/src/ibex_sv/ibex_core.sv:153.16"
  wire \pc_mismatch_alert
  attribute \src "designs/src/ibex_sv/ibex_core.sv:161.16"
  wire width 3 \pc_mux_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:158.16"
  wire \pc_set
  attribute \src "designs/src/ibex_sv/ibex_core.sv:159.16"
  wire \pc_set_spec
  attribute \src "designs/src/ibex_sv/ibex_core.sv:141.16"
  wire width 32 \pc_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:312.16"
  wire \perf_branch
  attribute \src "designs/src/ibex_sv/ibex_core.sv:310.16"
  wire \perf_div_wait
  attribute \src "designs/src/ibex_sv/ibex_core.sv:308.16"
  wire \perf_dside_wait
  attribute \src "designs/src/ibex_sv/ibex_core.sv:306.16"
  wire \perf_instr_ret_compressed_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:305.16"
  wire \perf_instr_ret_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:307.16"
  wire \perf_iside_wait
  attribute \src "designs/src/ibex_sv/ibex_core.sv:311.16"
  wire \perf_jump
  attribute \src "designs/src/ibex_sv/ibex_core.sv:314.16"
  wire \perf_load
  attribute \src "designs/src/ibex_sv/ibex_core.sv:309.16"
  wire \perf_mul_wait
  attribute \src "designs/src/ibex_sv/ibex_core.sv:315.16"
  wire \perf_store
  attribute \src "designs/src/ibex_sv/ibex_core.sv:313.16"
  wire \perf_tbranch
  attribute \src "designs/src/ibex_sv/ibex_core.sv:287.16"
  wire width 2 \priv_mode_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:258.19"
  wire \ready_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:213.16"
  wire width 32 \result_ex
  attribute \src "designs/src/ibex_sv/ibex_core.sv:183.16"
  wire width 5 \rf_raddr_a
  attribute \src "designs/src/ibex_sv/ibex_core.sv:185.16"
  wire width 5 \rf_raddr_b
  attribute \src "designs/src/ibex_sv/ibex_core.sv:184.16"
  wire width 32 \rf_rdata_a
  attribute \src "designs/src/ibex_sv/ibex_core.sv:186.16"
  wire width 32 \rf_rdata_b
  attribute \src "designs/src/ibex_sv/ibex_core.sv:198.16"
  wire width 5 \rf_waddr_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:189.16"
  wire width 5 \rf_waddr_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:193.16"
  wire width 32 \rf_wdata_fwd_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:199.16"
  wire width 32 \rf_wdata_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:194.16"
  wire width 32 \rf_wdata_lsu
  attribute \src "designs/src/ibex_sv/ibex_core.sv:190.16"
  wire width 32 \rf_wdata_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:200.16"
  wire \rf_we_id
  attribute \src "designs/src/ibex_sv/ibex_core.sv:196.16"
  wire \rf_we_lsu
  attribute \src "designs/src/ibex_sv/ibex_core.sv:195.16"
  wire \rf_we_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:259.19"
  wire \rf_write_wb
  attribute \src "designs/src/ibex_sv/ibex_core.sv:38.25"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_core.sv:40.25"
  wire input 3 \test_en_i
  attribute \src "designs/src/ibex_sv/ibex_core.sv:298.16"
  wire \trigger_match
  cell $or $auto$builder.cc:330:Biop$1009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \core_busy_q
    connect \B \debug_req_i
    connect \Y $auto$builder.cc:338:Biop$1010
  end
  cell $or $auto$builder.cc:330:Biop$1011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1010
    connect \B \irq_pending
    connect \Y $auto$builder.cc:338:Biop$1012
  end
  cell $or $auto$builder.cc:330:Biop$1013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1012
    connect \B \irq_nm_i
    connect \Y $auto$builder.cc:338:Biop$1014
  end
  cell $and $auto$builder.cc:330:Biop$1015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fetch_enable_q
    connect \B $auto$builder.cc:338:Biop$1014
    connect \Y \clock_en
  end
  cell $and $auto$builder.cc:330:Biop$1021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_in_ready
    connect \B $auto$builder.cc:364:Unop$1020
    connect \Y \perf_iside_wait
  end
  cell $or $auto$builder.cc:330:Biop$1031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_load_err
    connect \B \lsu_store_err
    connect \Y \lsu_resp_err
  end
  cell $or $auto$builder.cc:330:Biop$1035
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_mismatch_alert
    connect \B \csr_shadow_err
    connect \Y \alert_major_o
  end
  cell $or $auto$builder.cc:330:Biop$992
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ctrl_busy
    connect \B \if_busy
    connect \Y $auto$builder.cc:338:Biop$993
  end
  cell $or $auto$builder.cc:330:Biop$994
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$993
    connect \B \lsu_busy
    connect \Y \core_busy_d
  end
  cell $not $auto$builder.cc:359:Unop$1017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clock_en
    connect \Y \core_sleep_o
  end
  cell $not $auto$builder.cc:359:Unop$1019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_id
    connect \Y $auto$builder.cc:364:Unop$1020
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1037
    parameter \WIDTH 12
    connect \A 12'000000000000
    connect \B \alu_operand_b_ex [11:0]
    connect \S \csr_access
    connect \Y \csr_addr
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:366.3"
  cell $aldff $driver$core_busy_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \core_busy_d
    connect \Q \core_busy_q
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:375.3"
  cell $aldff $driver$fetch_enable_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\fetch_enable_q$1008
    connect \Q \fetch_enable_q
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:379.7-379.30|designs/src/ibex_sv/ibex_core.sv:378.14-380.8"
  cell $mux $procmux$11837
    parameter \WIDTH 1
    connect \A \fetch_enable_q
    connect \B 1'1
    connect \S \fetch_enable_i
    connect \Y $auto$slang_frontend.cc:696:finish$\fetch_enable_q$1008
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:389.21"
  cell \prim_clock_gating$ibex_core.core_clock_gate_i \core_clock_gate_i
    connect \clk_i \clk_i
    connect \clk_o \clk
    connect \en_i \clock_en
    connect \test_en_i \test_en_i
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:981.5"
  cell \ibex_cs_registers$ibex_core.cs_registers_i \cs_registers_i
    connect \boot_addr_i \boot_addr_i
    connect \branch_i \perf_branch
    connect \branch_taken_i \perf_tbranch
    connect \clk_i \clk
    connect \csr_access_i \csr_access
    connect \csr_addr_i \csr_addr
    connect \csr_depc_o \csr_depc
    connect \csr_mcause_i \exc_cause
    connect \csr_mepc_o \csr_mepc
    connect \csr_mstatus_mie_o \csr_mstatus_mie
    connect \csr_mstatus_tw_o \csr_mstatus_tw
    connect \csr_mtval_i \csr_mtval
    connect \csr_mtvec_init_i \csr_mtvec_init
    connect \csr_mtvec_o \csr_mtvec
    connect \csr_op_en_i \csr_op_en
    connect \csr_op_i \csr_op
    connect \csr_pmp_addr_o \csr_pmp_addr
    connect \csr_pmp_cfg_o \csr_pmp_cfg
    connect \csr_rdata_o \csr_rdata
    connect \csr_restore_dret_i \csr_restore_dret_id
    connect \csr_restore_mret_i \csr_restore_mret_id
    connect \csr_save_cause_i \csr_save_cause
    connect \csr_save_id_i \csr_save_id
    connect \csr_save_if_i \csr_save_if
    connect \csr_save_wb_i \csr_save_wb
    connect \csr_shadow_err_o \csr_shadow_err
    connect \csr_wdata_i \alu_operand_a_ex
    connect \data_ind_timing_o \data_ind_timing
    connect \debug_cause_i \debug_cause
    connect \debug_csr_save_i \debug_csr_save
    connect \debug_ebreakm_o \debug_ebreakm
    connect \debug_ebreaku_o \debug_ebreaku
    connect \debug_mode_i \debug_mode
    connect \debug_single_step_o \debug_single_step
    connect \div_wait_i \perf_div_wait
    connect \dside_wait_i \perf_dside_wait
    connect \dummy_instr_en_o \dummy_instr_en
    connect \dummy_instr_mask_o \dummy_instr_mask
    connect \dummy_instr_seed_en_o \dummy_instr_seed_en
    connect \dummy_instr_seed_o \dummy_instr_seed
    connect \hart_id_i \hart_id_i
    connect \icache_enable_o \icache_enable
    connect \illegal_csr_insn_o \illegal_csr_insn_id
    connect \instr_ret_compressed_i \perf_instr_ret_compressed_wb
    connect \instr_ret_i \perf_instr_ret_wb
    connect \irq_external_i \irq_external_i
    connect \irq_fast_i \irq_fast_i
    connect \irq_pending_o \irq_pending
    connect \irq_software_i \irq_software_i
    connect \irq_timer_i \irq_timer_i
    connect \irqs_o \irqs
    connect \iside_wait_i \perf_iside_wait
    connect \jump_i \perf_jump
    connect \mem_load_i \perf_load
    connect \mem_store_i \perf_store
    connect \mul_wait_i \perf_mul_wait
    connect \nmi_mode_i \nmi_mode
    connect \pc_id_i \pc_id
    connect \pc_if_i \pc_if
    connect \pc_wb_i \pc_wb
    connect \priv_mode_id_o \priv_mode_id
    connect \priv_mode_if_o \g_no_pmp.unused_priv_lvl_if
    connect \priv_mode_lsu_o \g_no_pmp.unused_priv_lvl_ls
    connect \rst_ni \rst_ni
    connect \trigger_match_o \trigger_match
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:644.5"
  cell \ibex_ex_block$ibex_core.ex_block_i \ex_block_i
    connect \alu_adder_result_ex_o \alu_adder_result_ex
    connect \alu_instr_first_cycle_i \instr_first_cycle_id
    connect \alu_operand_a_i \alu_operand_a_ex
    connect \alu_operand_b_i \alu_operand_b_ex
    connect \alu_operator_i \alu_operator_ex
    connect \branch_decision_o \branch_decision
    connect \branch_target_o \branch_target_ex
    connect \bt_a_operand_i \bt_a_operand
    connect \bt_b_operand_i \bt_b_operand
    connect \clk_i \clk
    connect \data_ind_timing_i \data_ind_timing
    connect \div_en_i \div_en_ex
    connect \div_sel_i \div_sel_ex
    connect \ex_valid_o \ex_valid
    connect \imd_val_d_o \imd_val_d_ex
    connect \imd_val_q_i \imd_val_q_ex
    connect \imd_val_we_o \imd_val_we_ex
    connect \mult_en_i \mult_en_ex
    connect \mult_sel_i \mult_sel_ex
    connect \multdiv_operand_a_i \multdiv_operand_a_ex
    connect \multdiv_operand_b_i \multdiv_operand_b_ex
    connect \multdiv_operator_i \multdiv_operator_ex
    connect \multdiv_ready_id_i \multdiv_ready_id
    connect \multdiv_signed_mode_i \multdiv_signed_mode_ex
    connect \result_ex_o \result_ex
    connect \rst_ni \rst_ni
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:840.7"
  cell \ibex_register_file_ff$ibex_core.gen_regfile_ff.register_file_i \gen_regfile_ff.register_file_i
    connect \clk_i \clk_i
    connect \dummy_instr_id_i \dummy_instr_id
    connect \raddr_a_i \rf_raddr_a
    connect \raddr_b_i \rf_raddr_b
    connect \rdata_a_o \rf_rdata_a
    connect \rdata_b_o \rf_rdata_b
    connect \rst_ni \rst_ni
    connect \test_en_i \test_en_i
    connect \waddr_a_i \rf_waddr_wb
    connect \wdata_a_i \rf_wdata_wb
    connect \we_a_i \rf_we_wb
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:490.5"
  cell \ibex_id_stage$ibex_core.id_stage_i \id_stage_i
    connect \alu_operand_a_ex_o \alu_operand_a_ex
    connect \alu_operand_b_ex_o \alu_operand_b_ex
    connect \alu_operator_ex_o \alu_operator_ex
    connect \branch_decision_i \branch_decision
    connect \bt_a_operand_o \bt_a_operand
    connect \bt_b_operand_o \bt_b_operand
    connect \clk_i \clk
    connect \csr_access_o \csr_access
    connect \csr_mstatus_mie_i \csr_mstatus_mie
    connect \csr_mstatus_tw_i \csr_mstatus_tw
    connect \csr_mtval_o \csr_mtval
    connect \csr_op_en_o \csr_op_en
    connect \csr_op_o \csr_op
    connect \csr_rdata_i \csr_rdata
    connect \csr_restore_dret_id_o \csr_restore_dret_id
    connect \csr_restore_mret_id_o \csr_restore_mret_id
    connect \csr_save_cause_o \csr_save_cause
    connect \csr_save_id_o \csr_save_id
    connect \csr_save_if_o \csr_save_if
    connect \csr_save_wb_o \csr_save_wb
    connect \ctrl_busy_o \ctrl_busy
    connect \data_ind_timing_i \data_ind_timing
    connect \debug_cause_o \debug_cause
    connect \debug_csr_save_o \debug_csr_save
    connect \debug_ebreakm_i \debug_ebreakm
    connect \debug_ebreaku_i \debug_ebreaku
    connect \debug_mode_o \debug_mode
    connect \debug_req_i \debug_req_i
    connect \debug_single_step_i \debug_single_step
    connect \div_en_ex_o \div_en_ex
    connect \div_sel_ex_o \div_sel_ex
    connect \en_wb_o \en_wb
    connect \ex_valid_i \ex_valid
    connect \exc_cause_o \exc_cause
    connect \exc_pc_mux_o \exc_pc_mux_id
    connect \icache_inval_o \icache_inval
    connect \id_in_ready_o \id_in_ready
    connect \illegal_c_insn_i \illegal_c_insn_id
    connect \illegal_csr_insn_i \illegal_csr_insn_id
    connect \illegal_insn_o \illegal_insn_id
    connect \imd_val_d_ex_i \imd_val_d_ex
    connect \imd_val_q_ex_o \imd_val_q_ex
    connect \imd_val_we_ex_i \imd_val_we_ex
    connect \instr_bp_taken_i \instr_bp_taken_id
    connect \instr_fetch_err_i \instr_fetch_err
    connect \instr_fetch_err_plus2_i \instr_fetch_err_plus2
    connect \instr_first_cycle_id_o \instr_first_cycle_id
    connect \instr_id_done_o \instr_id_done
    connect \instr_is_compressed_i \instr_is_compressed_id
    connect \instr_perf_count_id_o \instr_perf_count_id
    connect \instr_rdata_alu_i \instr_rdata_alu_id
    connect \instr_rdata_c_i \instr_rdata_c_id
    connect \instr_rdata_i \instr_rdata_id
    connect \instr_req_o \instr_req_int
    connect \instr_type_wb_o \instr_type_wb
    connect \instr_valid_clear_o \instr_valid_clear
    connect \instr_valid_i \instr_valid_id
    connect \irq_nm_i \irq_nm_i
    connect \irq_pending_i \irq_pending
    connect \irqs_i \irqs
    connect \lsu_addr_incr_req_i \lsu_addr_incr_req
    connect \lsu_addr_last_i \lsu_addr_last
    connect \lsu_load_err_i \lsu_load_err
    connect \lsu_req_done_i \lsu_req_done
    connect \lsu_req_o \lsu_req
    connect \lsu_resp_valid_i \lsu_resp_valid
    connect \lsu_sign_ext_o \lsu_sign_ext
    connect \lsu_store_err_i \lsu_store_err
    connect \lsu_type_o \lsu_type
    connect \lsu_wdata_o \lsu_wdata
    connect \lsu_we_o \lsu_we
    connect \mult_en_ex_o \mult_en_ex
    connect \mult_sel_ex_o \mult_sel_ex
    connect \multdiv_operand_a_ex_o \multdiv_operand_a_ex
    connect \multdiv_operand_b_ex_o \multdiv_operand_b_ex
    connect \multdiv_operator_ex_o \multdiv_operator_ex
    connect \multdiv_ready_id_o \multdiv_ready_id
    connect \multdiv_signed_mode_ex_o \multdiv_signed_mode_ex
    connect \nmi_mode_o \nmi_mode
    connect \nt_branch_mispredict_o \nt_branch_mispredict
    connect \outstanding_load_wb_i \outstanding_load_wb
    connect \outstanding_store_wb_i \outstanding_store_wb
    connect \pc_id_i \pc_id
    connect \pc_mux_o \pc_mux_id
    connect \pc_set_o \pc_set
    connect \pc_set_spec_o \pc_set_spec
    connect \perf_branch_o \perf_branch
    connect \perf_div_wait_o \perf_div_wait
    connect \perf_dside_wait_o \perf_dside_wait
    connect \perf_jump_o \perf_jump
    connect \perf_mul_wait_o \perf_mul_wait
    connect \perf_tbranch_o \perf_tbranch
    connect \priv_mode_i \priv_mode_id
    connect \ready_wb_i \ready_wb
    connect \result_ex_i \result_ex
    connect \rf_raddr_a_o \rf_raddr_a
    connect \rf_raddr_b_o \rf_raddr_b
    connect \rf_rd_a_wb_match_o \gen_no_regfile_ecc.unused_rf_rd_a_wb_match
    connect \rf_rd_b_wb_match_o \gen_no_regfile_ecc.unused_rf_rd_b_wb_match
    connect \rf_rdata_a_i \rf_rdata_a
    connect \rf_rdata_b_i \rf_rdata_b
    connect \rf_ren_a_o \gen_no_regfile_ecc.unused_rf_ren_a
    connect \rf_ren_b_o \gen_no_regfile_ecc.unused_rf_ren_b
    connect \rf_waddr_id_o \rf_waddr_id
    connect \rf_waddr_wb_i \rf_waddr_wb
    connect \rf_wdata_fwd_wb_i \rf_wdata_fwd_wb
    connect \rf_wdata_id_o \rf_wdata_id
    connect \rf_we_id_o \rf_we_id
    connect \rf_write_wb_i \rf_write_wb
    connect \rst_ni \rst_ni
    connect \trigger_match_i \trigger_match
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:408.5"
  cell \ibex_if_stage$ibex_core.if_stage_i \if_stage_i
    connect \boot_addr_i \boot_addr_i
    connect \branch_target_ex_i \branch_target_ex
    connect \clk_i \clk
    connect \csr_depc_i \csr_depc
    connect \csr_mepc_i \csr_mepc
    connect \csr_mtvec_i \csr_mtvec
    connect \csr_mtvec_init_o \csr_mtvec_init
    connect \dummy_instr_en_i \dummy_instr_en
    connect \dummy_instr_id_o \dummy_instr_id
    connect \dummy_instr_mask_i \dummy_instr_mask
    connect \dummy_instr_seed_en_i \dummy_instr_seed_en
    connect \dummy_instr_seed_i \dummy_instr_seed
    connect \exc_cause \exc_cause
    connect \exc_pc_mux_i \exc_pc_mux_id
    connect \icache_enable_i \icache_enable
    connect \icache_inval_i \icache_inval
    connect \id_in_ready_i \id_in_ready
    connect \if_busy_o \if_busy
    connect \illegal_c_insn_id_o \illegal_c_insn_id
    connect \instr_addr_o \instr_addr_o
    connect \instr_bp_taken_o \instr_bp_taken_id
    connect \instr_err_i \instr_err_i
    connect \instr_fetch_err_o \instr_fetch_err
    connect \instr_fetch_err_plus2_o \instr_fetch_err_plus2
    connect \instr_gnt_i \instr_gnt_i
    connect \instr_is_compressed_id_o \instr_is_compressed_id
    connect \instr_new_id_o \instr_new_id
    connect \instr_pmp_err_i 1'0
    connect \instr_rdata_alu_id_o \instr_rdata_alu_id
    connect \instr_rdata_c_id_o \instr_rdata_c_id
    connect \instr_rdata_i \instr_rdata_i
    connect \instr_rdata_id_o \instr_rdata_id
    connect \instr_req_o \instr_req_o
    connect \instr_rvalid_i \instr_rvalid_i
    connect \instr_valid_clear_i \instr_valid_clear
    connect \instr_valid_id_o \instr_valid_id
    connect \nt_branch_mispredict_i \nt_branch_mispredict
    connect \pc_id_o \pc_id
    connect \pc_if_o \pc_if
    connect \pc_mismatch_alert_o \pc_mismatch_alert
    connect \pc_mux_i \pc_mux_id
    connect \pc_set_i \pc_set
    connect \pc_set_spec_i \pc_set_spec
    connect \req_i \instr_req_int
    connect \rst_ni \rst_ni
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:692.24"
  cell \ibex_load_store_unit$ibex_core.load_store_unit_i \load_store_unit_i
    connect \adder_result_ex_i \alu_adder_result_ex
    connect \addr_incr_req_o \lsu_addr_incr_req
    connect \addr_last_o \lsu_addr_last
    connect \busy_o \lsu_busy
    connect \clk_i \clk
    connect \data_addr_o \data_addr_o
    connect \data_be_o \data_be_o
    connect \data_err_i \data_err_i
    connect \data_gnt_i \data_gnt_i
    connect \data_pmp_err_i 1'0
    connect \data_rdata_i \data_rdata_i
    connect \data_req_o \data_req_o
    connect \data_rvalid_i \data_rvalid_i
    connect \data_wdata_o \data_wdata_o
    connect \data_we_o \data_we_o
    connect \load_err_o \lsu_load_err
    connect \lsu_rdata_o \rf_wdata_lsu
    connect \lsu_rdata_valid_o \rf_we_lsu
    connect \lsu_req_done_o \lsu_req_done
    connect \lsu_req_i \lsu_req
    connect \lsu_resp_valid_o \lsu_resp_valid
    connect \lsu_sign_ext_i \lsu_sign_ext
    connect \lsu_type_i \lsu_type
    connect \lsu_wdata_i \lsu_wdata
    connect \lsu_we_i \lsu_we
    connect \perf_load_o \perf_load
    connect \perf_store_o \perf_store
    connect \rst_ni \rst_ni
    connect \store_err_o \lsu_store_err
  end
  attribute \src "designs/src/ibex_sv/ibex_core.sv:740.5"
  cell \ibex_wb_stage$ibex_core.wb_stage_i \wb_stage_i
    connect \clk_i \clk
    connect \en_wb_i \en_wb
    connect \instr_done_wb_o \instr_done_wb
    connect \instr_is_compressed_id_i \instr_is_compressed_id
    connect \instr_perf_count_id_i \instr_perf_count_id
    connect \instr_type_wb_i \instr_type_wb
    connect \lsu_resp_err_i \lsu_resp_err
    connect \lsu_resp_valid_i \lsu_resp_valid
    connect \outstanding_load_wb_o \outstanding_load_wb
    connect \outstanding_store_wb_o \outstanding_store_wb
    connect \pc_id_i \pc_id
    connect \pc_wb_o \pc_wb
    connect \perf_instr_ret_compressed_wb_o \perf_instr_ret_compressed_wb
    connect \perf_instr_ret_wb_o \perf_instr_ret_wb
    connect \ready_wb_o \ready_wb
    connect \rf_waddr_id_i \rf_waddr_id
    connect \rf_waddr_wb_o \rf_waddr_wb
    connect \rf_wdata_fwd_wb_o \rf_wdata_fwd_wb
    connect \rf_wdata_id_i \rf_wdata_id
    connect \rf_wdata_lsu_i \rf_wdata_lsu
    connect \rf_wdata_wb_o \rf_wdata_wb
    connect \rf_we_id_i \rf_we_id
    connect \rf_we_lsu_i \rf_we_lsu
    connect \rf_we_wb_o \rf_we_wb
    connect \rf_write_wb_o \rf_write_wb
    connect \rst_ni \rst_ni
  end
  connect \alert_minor_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_counter.sv:1.8"
module \ibex_counter$ibex_core.cs_registers_i.mcycle_counter_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:38.14-42.8"
  wire width 64 $auto$slang_frontend.cc:696:finish$\counter_d$4127
  wire width 64 $procmux$4432_Y
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:4.23"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:18.28"
  wire width 64 \counter_d
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:7.23"
  wire input 3 \counter_inc_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:16.28"
  wire width 64 \counter_load
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:15.28"
  wire width 64 \counter_upd
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:10.23"
  wire width 32 input 6 \counter_val_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:11.23"
  wire width 64 output 7 \counter_val_o
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:9.23"
  wire input 5 \counter_we_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:8.23"
  wire input 4 \counterh_we_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:5.23"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:17.28"
  wire \we
  cell $or $auto$builder.cc:330:Biop$4116
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter_we_i
    connect \B \counterh_we_i
    connect \Y \we
  end
  cell $add $auto$builder.cc:330:Biop$4121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \counter_val_o
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y \counter_upd
  end
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:59.3"
  cell $aldff $driver$counter_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 64
    connect \AD 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \counter_d
    connect \Q \counter_val_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:39.7-39.49|designs/src/ibex_sv/ibex_counter.sv:38.14-42.8"
  cell $mux $procmux$4432
    parameter \WIDTH 64
    connect \A \counter_val_o
    connect \B \counter_upd
    connect \S \counter_inc_i
    connect \Y $procmux$4432_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:37.7-37.50|designs/src/ibex_sv/ibex_counter.sv:36.5-42.8"
  cell $mux $procmux$4435
    parameter \WIDTH 64
    connect \A $procmux$4432_Y
    connect \B 64'x
    connect \S \we
    connect \Y $auto$slang_frontend.cc:696:finish$\counter_d$4127
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:37.7-37.50|designs/src/ibex_sv/ibex_counter.sv:36.5-42.8"
  cell $mux $procmux$4440
    parameter \WIDTH 64
    connect \A $auto$slang_frontend.cc:696:finish$\counter_d$4127
    connect \B \counter_load
    connect \S \we
    connect \Y \counter_d
  end
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:27.24-30.8|designs/src/ibex_sv/ibex_counter.sv:27.5-30.8"
  cell $mux $procmux$4443
    parameter \WIDTH 64
    connect \A { \counter_val_o [63:32] \counter_val_i }
    connect \B { \counter_val_i \counter_val_o [31:0] }
    connect \S \counterh_we_i
    connect \Y \counter_load
  end
end
attribute \src "designs/src/ibex_sv/ibex_counter.sv:1.8"
module \ibex_counter$ibex_core.cs_registers_i.minstret_counter_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:38.14-42.8"
  wire width 64 $auto$slang_frontend.cc:696:finish$\counter_d$4146
  wire width 64 $procmux$4418_Y
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:4.23"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:18.28"
  wire width 64 \counter_d
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:7.23"
  wire input 3 \counter_inc_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:16.28"
  wire width 64 \counter_load
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:15.28"
  wire width 64 \counter_upd
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:10.23"
  wire width 32 input 6 \counter_val_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:11.23"
  wire width 64 output 7 \counter_val_o
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:9.23"
  wire input 5 \counter_we_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:8.23"
  wire input 4 \counterh_we_i
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:5.23"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:17.28"
  wire \we
  cell $or $auto$builder.cc:330:Biop$4135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \counter_we_i
    connect \B \counterh_we_i
    connect \Y \we
  end
  cell $add $auto$builder.cc:330:Biop$4140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \counter_val_o
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y \counter_upd
  end
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:59.3"
  cell $aldff $driver$counter_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 64
    connect \AD 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \counter_d
    connect \Q \counter_val_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:39.7-39.49|designs/src/ibex_sv/ibex_counter.sv:38.14-42.8"
  cell $mux $procmux$4418
    parameter \WIDTH 64
    connect \A \counter_val_o
    connect \B \counter_upd
    connect \S \counter_inc_i
    connect \Y $procmux$4418_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:37.7-37.50|designs/src/ibex_sv/ibex_counter.sv:36.5-42.8"
  cell $mux $procmux$4421
    parameter \WIDTH 64
    connect \A $procmux$4418_Y
    connect \B 64'x
    connect \S \we
    connect \Y $auto$slang_frontend.cc:696:finish$\counter_d$4146
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:37.7-37.50|designs/src/ibex_sv/ibex_counter.sv:36.5-42.8"
  cell $mux $procmux$4426
    parameter \WIDTH 64
    connect \A $auto$slang_frontend.cc:696:finish$\counter_d$4146
    connect \B \counter_load
    connect \S \we
    connect \Y \counter_d
  end
  attribute \src "designs/src/ibex_sv/ibex_counter.sv:27.24-30.8|designs/src/ibex_sv/ibex_counter.sv:27.5-30.8"
  cell $mux $procmux$4429
    parameter \WIDTH 64
    connect \A { \counter_val_o [63:32] \counter_val_i }
    connect \B { \counter_val_i \counter_val_o [31:0] }
    connect \S \counterh_we_i
    connect \Y \counter_load
  end
end
attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:15.8"
module \ibex_cs_registers$ibex_core.cs_registers_i
  wire $auto$builder.cc:338:Biop$2187
  wire $auto$builder.cc:338:Biop$2191
  wire $auto$builder.cc:338:Biop$2193
  wire $auto$builder.cc:338:Biop$2245
  wire $auto$builder.cc:338:Biop$2247
  wire $auto$builder.cc:338:Biop$2249
  wire $auto$builder.cc:338:Biop$2254
  wire $auto$builder.cc:338:Biop$2256
  wire $auto$builder.cc:338:Biop$2258
  wire width 32 $auto$builder.cc:338:Biop$2388
  wire width 32 $auto$builder.cc:338:Biop$2392
  wire $auto$builder.cc:338:Biop$2522
  wire $auto$builder.cc:338:Biop$2526
  wire $auto$builder.cc:338:Biop$2533
  wire $auto$builder.cc:364:Unop$2198
  wire $auto$builder.cc:364:Unop$2200
  wire $auto$builder.cc:364:Unop$2202
  wire $auto$builder.cc:364:Unop$2204
  wire width 32 $auto$builder.cc:364:Unop$2390
  wire $auto$builder.cc:364:Unop$2405
  wire $auto$builder.cc:364:Unop$2524
  wire width 6 $auto$rtlil.cc:2779:Not$2206
  wire width 6 $auto$rtlil.cc:2779:Not$2216
  wire width 6 $auto$rtlil.cc:2779:Not$2226
  wire $auto$rtlil.cc:2786:ReduceBool$2401
  wire width 32 $auto$rtlil.cc:2826:And$11842
  wire width 32 $auto$rtlil.cc:2826:And$11844
  wire $auto$rtlil.cc:2831:Lt$2265
  wire $auto$rtlil.cc:2831:Lt$2279
  wire $auto$rtlil.cc:2833:Eq$2395
  wire $auto$rtlil.cc:2833:Eq$2397
  wire $auto$rtlil.cc:2833:Eq$2399
  wire $auto$rtlil.cc:2837:Ge$2208
  wire $auto$rtlil.cc:2837:Ge$2218
  wire $auto$rtlil.cc:2837:Ge$2228
  wire $auto$rtlil.cc:2837:Ge$2263
  wire $auto$rtlil.cc:2837:Ge$2277
  wire $auto$rtlil.cc:2846:LogicAnd$2267
  wire $auto$rtlil.cc:2846:LogicAnd$2281
  wire width 32 $auto$rtlil.cc:2914:Mux$2212
  wire width 32 $auto$rtlil.cc:2914:Mux$2214
  wire width 64 $auto$rtlil.cc:2914:Mux$2222
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$rtlil.cc:2914:Mux$2224
  wire width 64 $auto$rtlil.cc:2914:Mux$2232
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 64 $auto$rtlil.cc:2914:Mux$2234
  wire $auto$rtlil.cc:2914:Mux$2269
  wire $auto$rtlil.cc:2914:Mux$2283
  wire width 32 $auto$rtlil.cc:2935:Bmux$2210
  wire width 64 $auto$rtlil.cc:2935:Bmux$2220
  wire width 64 $auto$rtlil.cc:2935:Bmux$2230
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\cpuctrl_we$2306
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire width 32 $auto$slang_frontend.cc:696:finish$\dcsr_d$2298
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\dcsr_d$2315
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:542.11-544.14"
  wire width 2 $auto$slang_frontend.cc:696:finish$\dcsr_d[0]$2261
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\dcsr_d[0]$2348
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\dcsr_d[6]$2349
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\dcsr_en$2299
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire $auto$slang_frontend.cc:696:finish$\dcsr_en$2316
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\dcsr_en$2350
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\depc_d$2351
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\depc_en$2300
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire $auto$slang_frontend.cc:696:finish$\depc_en$2317
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\depc_en$2352
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\dscratch0_en$2301
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\dscratch1_en$2302
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:607.9-618.16"
  wire width 32 $auto$slang_frontend.cc:696:finish$\exception_pc$2324
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\mcause_d$2335
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\mcause_d$2344
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\mcause_d$2359
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mcause_en$2295
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire $auto$slang_frontend.cc:696:finish$\mcause_en$2312
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mcause_en$2336
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mcause_en$2345
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  wire $auto$slang_frontend.cc:696:finish$\mcause_en$2360
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mcountinhibit_we$2303
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mepc_d$2333
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mepc_d$2342
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mepc_d$2357
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mepc_en$2294
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire $auto$slang_frontend.cc:696:finish$\mepc_en$2311
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mepc_en$2334
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mepc_en$2343
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  wire $auto$slang_frontend.cc:696:finish$\mepc_en$2358
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mhpmcounter_we$2304
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mhpmcounterh_we$2305
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mie_en$2292
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mscratch_en$2293
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mstack_en$2339
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mstack_en$2353
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire width 6 $auto$slang_frontend.cc:696:finish$\mstatus_d$2290
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire width 6 $auto$slang_frontend.cc:696:finish$\mstatus_d$2307
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:516.11-518.14"
  wire width 2 $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2252
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2331
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2340
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2356
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mstatus_en$2291
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire $auto$slang_frontend.cc:696:finish$\mstatus_en$2308
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mstatus_en$2332
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mstatus_en$2341
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mtval_d$2337
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\mtval_d$2346
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mtval_en$2296
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  wire $auto$slang_frontend.cc:696:finish$\mtval_en$2313
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mtval_en$2338
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  wire $auto$slang_frontend.cc:696:finish$\mtval_en$2347
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  wire $auto$slang_frontend.cc:696:finish$\mtvec_en$2297
  wire width 3 $procmux$10006_Y
  wire $procmux$10152_Y
  wire $procmux$10155_Y
  wire $procmux$10164_Y
  wire $procmux$10167_Y
  wire width 32 $procmux$10176_Y
  wire width 32 $procmux$10179_Y
  wire $procmux$10188_Y
  wire $procmux$10191_Y
  wire width 6 $procmux$10200_Y
  wire width 6 $procmux$10203_Y
  wire $procmux$10212_Y
  wire $procmux$10215_Y
  wire width 32 $procmux$10224_Y
  wire width 32 $procmux$10227_Y
  wire $procmux$10236_Y
  wire $procmux$10239_Y
  wire width 4 $procmux$10248_Y
  wire width 4 $procmux$10251_Y
  wire $procmux$10262_Y
  wire width 32 $procmux$10273_Y
  wire $procmux$10284_Y
  wire width 3 $procmux$10295_Y
  wire width 2 $procmux$10306_Y
  wire $procmux$10317_Y
  wire $procmux$10328_Y
  wire width 32 $procmux$10339_Y
  wire $procmux$10350_Y
  wire width 6 $procmux$10361_Y
  wire $procmux$10372_Y
  wire width 32 $procmux$10383_Y
  wire $procmux$10394_Y
  wire width 4 $procmux$10405_Y
  wire width 32 $procmux$10415_Y
  wire width 2 $procmux$10429_Y
  wire width 2 $procmux$10431_Y
  wire $procmux$10432_CMP
  wire $procmux$10452_Y
  wire $procmux$10453_CMP
  wire width 6 $procmux$10473_Y
  wire $procmux$10474_CMP
  wire width 2 $procmux$10492_Y
  wire width 2 $procmux$10494_Y
  wire $procmux$10495_CMP
  wire $procmux$10499_Y
  wire $procmux$10500_CMP
  wire width 32 $procmux$10505_Y
  wire width 31 $procmux$10506_CMP
  wire $procmux$10506_CTRL
  wire width 32 $procmux$10512_Y
  wire width 31 $procmux$10513_CMP
  wire $procmux$10513_CTRL
  wire $procmux$10520_Y
  wire $procmux$10521_CMP
  wire $procmux$10529_Y
  wire $procmux$10530_CMP
  wire $procmux$10539_Y
  wire $procmux$10540_CMP
  wire $procmux$10550_Y
  wire $procmux$10551_CMP
  wire $procmux$10563_Y
  wire $procmux$10564_CMP
  wire width 32 $procmux$10576_Y
  wire $procmux$10577_CMP
  wire $procmux$10590_Y
  wire $procmux$10591_CMP
  wire $procmux$10605_Y
  wire $procmux$10606_CMP
  wire $procmux$10621_Y
  wire $procmux$10622_CMP
  wire $procmux$10638_Y
  wire $procmux$10639_CMP
  wire $procmux$10656_Y
  wire $procmux$10657_CMP
  wire $procmux$10675_Y
  wire $procmux$10676_CMP
  wire $procmux$10733_CMP
  wire width 31 $procmux$10734_CMP
  wire $procmux$10734_CTRL
  wire width 31 $procmux$10735_CMP
  wire $procmux$10735_CTRL
  wire width 29 $procmux$10736_CMP
  wire $procmux$10736_CTRL
  wire $procmux$10737_CMP
  wire $procmux$10738_CMP
  wire $procmux$10739_CMP
  wire $procmux$10740_CMP
  wire $procmux$10741_CMP
  wire $procmux$10742_CMP
  wire $procmux$10743_CMP
  wire $procmux$10744_CMP
  wire $procmux$10745_CMP
  wire $procmux$10746_CMP
  wire $procmux$10747_CMP
  wire $procmux$10748_CMP
  wire $procmux$10749_CMP
  wire $procmux$10750_CMP
  wire $procmux$10751_CMP
  wire $procmux$10754_CMP
  wire $procmux$10755_CMP
  wire width 31 $procmux$10756_CMP
  wire $procmux$10756_CTRL
  wire width 31 $procmux$10757_CMP
  wire $procmux$10757_CTRL
  wire width 29 $procmux$10758_CMP
  wire $procmux$10758_CTRL
  wire $procmux$10759_CMP
  wire $procmux$10760_CMP
  wire $procmux$10761_CMP
  wire $procmux$10762_CMP
  wire $procmux$10763_CMP
  wire $procmux$10764_CMP
  wire $procmux$10765_CMP
  wire $procmux$10766_CMP
  wire $procmux$10767_CMP
  wire $procmux$10768_CMP
  wire $procmux$10769_CMP
  wire $procmux$10770_CMP
  wire $procmux$10771_CMP
  wire $procmux$10772_CMP
  wire $procmux$10773_CMP
  wire $procmux$10774_CMP
  wire $procmux$10775_CMP
  wire $procmux$10776_CMP
  wire $procmux$10777_CMP
  wire $procmux$10778_CMP
  wire $procmux$10779_CMP
  wire $procmux$10780_CMP
  wire $procmux$10781_CMP
  wire $procmux$10782_CMP
  wire $procmux$10783_CMP
  wire $procmux$10784_CMP
  wire $procmux$10785_CMP
  wire $procmux$10786_CMP
  wire $procmux$10787_CMP
  wire $procmux$10788_CMP
  wire $procmux$10789_CMP
  wire $procmux$10790_CMP
  wire $procmux$10791_CMP
  wire $procmux$10792_CMP
  wire $procmux$10793_CMP
  wire $procmux$9969_CMP
  wire $procmux$9970_CMP
  wire $procmux$9971_CMP
  wire $procmux$9972_CMP
  wire $procmux$9978_Y
  wire width 6 $procmux$9985_Y
  wire $procmux$9992_Y
  wire width 32 $procmux$9999_Y
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:46.34"
  wire width 32 input 4 \boot_addr_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:111.34"
  wire input 59 \branch_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:112.34"
  wire input 60 \branch_taken_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:31.34"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:248.16"
  wire \cpuctrl_err
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:246.16"
  wire width 6 \cpuctrl_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:247.16"
  wire \cpuctrl_we
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:49.34"
  wire input 16 \csr_access_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:50.34"
  wire width 12 input 17 \csr_addr_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:75.34"
  wire width 32 output 32 \csr_depc_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:101.34"
  wire width 6 input 52 \csr_mcause_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:65.34"
  wire width 32 output 26 \csr_mepc_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:64.34"
  wire output 25 \csr_mstatus_mie_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:41.34"
  wire output 13 \csr_mstatus_tw_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:102.34"
  wire width 32 input 53 \csr_mtval_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:45.34"
  wire input 15 \csr_mtvec_init_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:44.34"
  wire width 32 output 14 \csr_mtvec_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:53.34"
  wire input 20 \csr_op_en_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:52.34"
  wire width 2 input 19 \csr_op_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:69.34"
  wire width 136 output 28 \csr_pmp_addr_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:68.34"
  wire width 24 output 27 \csr_pmp_cfg_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:54.34"
  wire width 32 output 21 \csr_rdata_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:99.34"
  wire input 50 \csr_restore_dret_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:98.34"
  wire input 49 \csr_restore_mret_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:100.34"
  wire input 51 \csr_save_cause_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:96.34"
  wire input 47 \csr_save_id_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:95.34"
  wire input 46 \csr_save_if_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:97.34"
  wire input 48 \csr_save_wb_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:92.34"
  wire output 45 \csr_shadow_err_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:51.34"
  wire width 32 input 18 \csr_wdata_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:251.16"
  wire width 32 \csr_wdata_int
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:253.16"
  wire \csr_we_int
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:254.16"
  wire \csr_wreq
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:86.34"
  wire output 39 \data_ind_timing_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:201.24"
  wire width 32 \dcsr_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:202.16"
  wire \dcsr_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:201.16"
  wire width 32 \dcsr_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:73.34"
  wire width 3 input 30 \debug_cause_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:74.34"
  wire input 31 \debug_csr_save_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:77.34"
  wire output 34 \debug_ebreakm_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:78.34"
  wire output 35 \debug_ebreaku_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:72.34"
  wire input 29 \debug_mode_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:76.34"
  wire output 33 \debug_single_step_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:203.24"
  wire width 32 \depc_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:204.16"
  wire \depc_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:117.34"
  wire input 65 \div_wait_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:207.16"
  wire \dscratch0_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:205.16"
  wire width 32 \dscratch0_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:207.30"
  wire \dscratch1_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:206.16"
  wire width 32 \dscratch1_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:115.34"
  wire input 63 \dside_wait_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:87.34"
  wire output 40 \dummy_instr_en_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:88.34"
  wire width 3 output 41 \dummy_instr_mask_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:89.34"
  wire output 42 \dummy_instr_seed_en_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:90.34"
  wire width 32 output 43 \dummy_instr_seed_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:35.34"
  wire width 32 input 3 \hart_id_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:91.34"
  wire output 44 \icache_enable_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:257.16"
  wire \illegal_csr
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:103.34"
  wire output 54 \illegal_csr_insn_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:258.16"
  wire \illegal_csr_priv
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:259.16"
  wire \illegal_csr_write
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:108.34"
  wire input 56 \instr_ret_compressed_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:107.34"
  wire input 55 \instr_ret_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:59.34"
  wire input 7 \irq_external_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:60.34"
  wire width 15 input 8 \irq_fast_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:62.34"
  wire output 23 \irq_pending_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:57.34"
  wire input 5 \irq_software_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:58.34"
  wire input 6 \irq_timer_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:63.34"
  wire width 18 output 24 \irqs_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:109.34"
  wire input 57 \iside_wait_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:110.34"
  wire input 58 \jump_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:193.26"
  wire width 6 \mcause_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:194.16"
  wire \mcause_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:193.16"
  wire width 6 \mcause_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:224.32"
  wire width 3 \mcountinhibit_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:224.49"
  wire width 3 \mcountinhibit_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:225.32"
  wire \mcountinhibit_we
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:113.34"
  wire input 61 \mem_load_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:114.34"
  wire input 62 \mem_store_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:191.24"
  wire width 32 \mepc_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:192.16"
  wire \mepc_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:230.16"
  wire width 2048 \mhpmcounter
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:231.16"
  attribute \unused_bits "1 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mhpmcounter_we
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:232.16"
  attribute \unused_bits "1 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \mhpmcounterh_we
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:188.16"
  wire \mie_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:187.16"
  wire width 18 \mie_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:190.16"
  wire \mscratch_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:189.16"
  wire width 32 \mscratch_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:214.16"
  wire width 6 \mstack_cause_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:212.16"
  wire \mstack_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:213.16"
  wire width 32 \mstack_epc_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:211.16"
  wire width 3 \mstack_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:184.27"
  wire width 6 \mstatus_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:186.16"
  wire \mstatus_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:185.16"
  wire \mstatus_err
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:184.16"
  wire width 6 \mstatus_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:195.25"
  wire width 32 \mtval_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:196.16"
  wire \mtval_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:195.16"
  wire width 32 \mtval_q
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:197.25"
  wire width 32 \mtvec_d
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:199.16"
  wire \mtvec_en
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:198.16"
  wire \mtvec_err
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:116.34"
  wire input 64 \mul_wait_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:61.34"
  wire input 22 \nmi_mode_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:82.34"
  wire width 32 input 9 \pc_id_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:81.34"
  wire width 32 input 37 \pc_if_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:83.34"
  wire width 32 input 38 \pc_wb_i
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:38.34"
  wire width 2 output 10 \priv_mode_id_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:39.34"
  wire width 2 output 11 \priv_mode_if_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:40.34"
  wire width 2 output 12 \priv_mode_lsu_o
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:32.34"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:79.34"
  wire output 36 \trigger_match_o
  cell $mux $auto$builder.cc:112:Mux$2211
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $auto$rtlil.cc:2935:Bmux$2210
    connect \S $auto$rtlil.cc:2837:Ge$2208
    connect \Y $auto$rtlil.cc:2914:Mux$2212
  end
  cell $mux $auto$builder.cc:112:Mux$2213
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $auto$rtlil.cc:2914:Mux$2212
    connect \S $auto$rtlil.cc:2779:Not$2206 [5]
    connect \Y $auto$rtlil.cc:2914:Mux$2214
  end
  cell $mux $auto$builder.cc:112:Mux$2221
    parameter \WIDTH 64
    connect \A 64'x
    connect \B $auto$rtlil.cc:2935:Bmux$2220
    connect \S $auto$rtlil.cc:2837:Ge$2218
    connect \Y $auto$rtlil.cc:2914:Mux$2222
  end
  cell $mux $auto$builder.cc:112:Mux$2223
    parameter \WIDTH 64
    connect \A 64'x
    connect \B $auto$rtlil.cc:2914:Mux$2222
    connect \S $auto$rtlil.cc:2779:Not$2216 [5]
    connect \Y $auto$rtlil.cc:2914:Mux$2224
  end
  cell $mux $auto$builder.cc:112:Mux$2231
    parameter \WIDTH 64
    connect \A 64'x
    connect \B $auto$rtlil.cc:2935:Bmux$2230
    connect \S $auto$rtlil.cc:2837:Ge$2228
    connect \Y $auto$rtlil.cc:2914:Mux$2232
  end
  cell $mux $auto$builder.cc:112:Mux$2233
    parameter \WIDTH 64
    connect \A 64'x
    connect \B $auto$rtlil.cc:2914:Mux$2232
    connect \S $auto$rtlil.cc:2779:Not$2226 [5]
    connect \Y $auto$rtlil.cc:2914:Mux$2234
  end
  cell $mux $auto$builder.cc:112:Mux$2268
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$rtlil.cc:2846:LogicAnd$2267
    connect \Y $auto$rtlil.cc:2914:Mux$2269
  end
  cell $mux $auto$builder.cc:112:Mux$2282
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$rtlil.cc:2846:LogicAnd$2281
    connect \Y $auto$rtlil.cc:2914:Mux$2283
  end
  cell $reduce_bool $auto$builder.cc:18:ReduceBool$2400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2833:Eq$2399 $auto$rtlil.cc:2833:Eq$2397 $auto$rtlil.cc:2833:Eq$2395 }
    connect \Y $auto$rtlil.cc:2786:ReduceBool$2401
  end
  cell $bmux $auto$builder.cc:195:Bmux$2209
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A 1024'0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \S $auto$rtlil.cc:2779:Not$2206 [4:0]
    connect \Y $auto$rtlil.cc:2935:Bmux$2210
  end
  cell $bmux $auto$builder.cc:195:Bmux$2219
    parameter \S_WIDTH 5
    parameter \WIDTH 64
    connect \A { \mhpmcounter [2047:1984] 64'0000000000000000000000000000000000000000000000000000000000000000 \mhpmcounter [1919:1856] 1856'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }
    connect \S $auto$rtlil.cc:2779:Not$2216 [4:0]
    connect \Y $auto$rtlil.cc:2935:Bmux$2220
  end
  cell $bmux $auto$builder.cc:195:Bmux$2229
    parameter \S_WIDTH 5
    parameter \WIDTH 64
    connect \A { \mhpmcounter [2047:1984] 64'0000000000000000000000000000000000000000000000000000000000000000 \mhpmcounter [1919:1856] 1856'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 }
    connect \S $auto$rtlil.cc:2779:Not$2226 [4:0]
    connect \Y $auto$rtlil.cc:2935:Bmux$2230
  end
  cell $not $auto$builder.cc:202:Not$2205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \Y $auto$rtlil.cc:2779:Not$2206
  end
  cell $not $auto$builder.cc:202:Not$2215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \Y $auto$rtlil.cc:2779:Not$2216
  end
  cell $not $auto$builder.cc:202:Not$2225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 6
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \Y $auto$rtlil.cc:2779:Not$2226
  end
  cell $gt $auto$builder.cc:330:Biop$2184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i [9:8]
    connect \B \priv_mode_id_o
    connect \Y \illegal_csr_priv
  end
  cell $eq $auto$builder.cc:330:Biop$2186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i [11:10]
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$2187
  end
  cell $logic_and $auto$builder.cc:330:Biop$2188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2187
    connect \B \csr_wreq
    connect \Y \illegal_csr_write
  end
  cell $or $auto$builder.cc:330:Biop$2190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr
    connect \B \illegal_csr_write
    connect \Y $auto$builder.cc:338:Biop$2191
  end
  cell $or $auto$builder.cc:330:Biop$2192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2191
    connect \B \illegal_csr_priv
    connect \Y $auto$builder.cc:338:Biop$2193
  end
  cell $and $auto$builder.cc:330:Biop$2194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_access_i
    connect \B $auto$builder.cc:338:Biop$2193
    connect \Y \illegal_csr_insn_o
  end
  cell $ne $auto$builder.cc:330:Biop$2244
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [12:11]
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$2245
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2246
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [12:11]
    connect \Y $auto$builder.cc:338:Biop$2247
  end
  cell $logic_and $auto$builder.cc:330:Biop$2248
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2245
    connect \B $auto$builder.cc:338:Biop$2247
    connect \Y $auto$builder.cc:338:Biop$2249
  end
  cell $ne $auto$builder.cc:330:Biop$2253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [1:0]
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$2254
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_wdata_int [1:0]
    connect \Y $auto$builder.cc:338:Biop$2256
  end
  cell $logic_and $auto$builder.cc:330:Biop$2257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2254
    connect \B $auto$builder.cc:338:Biop$2256
    connect \Y $auto$builder.cc:338:Biop$2258
  end
  cell $or $auto$builder.cc:330:Biop$2387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \csr_wdata_i
    connect \B \csr_rdata_o
    connect \Y $auto$builder.cc:338:Biop$2388
  end
  cell $and $auto$builder.cc:330:Biop$2391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$builder.cc:364:Unop$2390
    connect \B \csr_rdata_o
    connect \Y $auto$builder.cc:338:Biop$2392
  end
  cell $and $auto$builder.cc:330:Biop$2402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_op_en_i
    connect \B $auto$rtlil.cc:2786:ReduceBool$2401
    connect \Y \csr_wreq
  end
  cell $and $auto$builder.cc:330:Biop$2406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_wreq
    connect \B $auto$builder.cc:364:Unop$2405
    connect \Y \csr_we_int
  end
  cell $and $auto$builder.cc:330:Biop$2408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 18
    parameter \Y_WIDTH 18
    connect \A { \irq_software_i \irq_timer_i \irq_external_i \irq_fast_i }
    connect \B \mie_q
    connect \Y \irqs_o
  end
  cell $and $auto$builder.cc:330:Biop$2525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_ret_i
    connect \B $auto$builder.cc:364:Unop$2524
    connect \Y $auto$builder.cc:338:Biop$2526
  end
  cell $or $auto$builder.cc:330:Biop$2532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mstatus_err
    connect \B \mtvec_err
    connect \Y $auto$builder.cc:338:Biop$2533
  end
  cell $or $auto$builder.cc:330:Biop$2536
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2533
    connect \B \cpuctrl_err
    connect \Y \csr_shadow_err_o
  end
  cell $not $auto$builder.cc:359:Unop$2197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $auto$builder.cc:364:Unop$2198
  end
  cell $not $auto$builder.cc:359:Unop$2199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $auto$builder.cc:364:Unop$2200
  end
  cell $not $auto$builder.cc:359:Unop$2201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $auto$builder.cc:364:Unop$2202
  end
  cell $not $auto$builder.cc:359:Unop$2203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \debug_mode_i
    connect \Y $auto$builder.cc:364:Unop$2204
  end
  cell $not $auto$builder.cc:359:Unop$2389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \csr_wdata_i
    connect \Y $auto$builder.cc:364:Unop$2390
  end
  cell $not $auto$builder.cc:359:Unop$2404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr_insn_o
    connect \Y $auto$builder.cc:364:Unop$2405
  end
  cell $reduce_or $auto$builder.cc:359:Unop$2410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \Y_WIDTH 1
    connect \A \irqs_o
    connect \Y \irq_pending_o
  end
  cell $not $auto$builder.cc:359:Unop$2519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mcountinhibit_q [0]
    connect \Y $auto$builder.cc:338:Biop$2522
  end
  cell $not $auto$builder.cc:359:Unop$2523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mcountinhibit_q [2]
    connect \Y $auto$builder.cc:364:Unop$2524
  end
  cell $demux $auto$builder.cc:38:Demux$2272
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2914:Mux$2269
    connect \S \csr_addr_i [4:0]
    connect \Y $auto$rtlil.cc:2826:And$11842
  end
  cell $demux $auto$builder.cc:38:Demux$2286
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2914:Mux$2283
    connect \S \csr_addr_i [4:0]
    connect \Y $auto$rtlil.cc:2826:And$11844
  end
  cell $ge $auto$builder.cc:50:Ge$2207
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2779:Not$2206
    connect \B 6'100000
    connect \Y $auto$rtlil.cc:2837:Ge$2208
  end
  cell $ge $auto$builder.cc:50:Ge$2217
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2779:Not$2216
    connect \B 6'100000
    connect \Y $auto$rtlil.cc:2837:Ge$2218
  end
  cell $ge $auto$builder.cc:50:Ge$2227
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2779:Not$2226
    connect \B 6'100000
    connect \Y $auto$rtlil.cc:2837:Ge$2228
  end
  cell $ge $auto$builder.cc:50:Ge$2262
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \B 1'0
    connect \Y $auto$rtlil.cc:2837:Ge$2263
  end
  cell $ge $auto$builder.cc:50:Ge$2276
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \B 1'0
    connect \Y $auto$rtlil.cc:2837:Ge$2277
  end
  cell $lt $auto$builder.cc:56:Lt$2264
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \B 7'0100000
    connect \Y $auto$rtlil.cc:2831:Lt$2265
  end
  cell $lt $auto$builder.cc:56:Lt$2278
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 \csr_addr_i [4:0] }
    connect \B 7'0100000
    connect \Y $auto$rtlil.cc:2831:Lt$2279
  end
  cell $eq $auto$builder.cc:78:EqWildcard$2394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2833:Eq$2395
  end
  cell $eq $auto$builder.cc:78:EqWildcard$2396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2833:Eq$2397
  end
  cell $eq $auto$builder.cc:78:EqWildcard$2398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'11
    connect \Y $auto$rtlil.cc:2833:Eq$2399
  end
  cell $logic_and $auto$builder.cc:88:LogicAnd$2266
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2837:Ge$2263
    connect \B $auto$rtlil.cc:2831:Lt$2265
    connect \Y $auto$rtlil.cc:2846:LogicAnd$2267
  end
  cell $logic_and $auto$builder.cc:88:LogicAnd$2280
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2837:Ge$2277
    connect \B $auto$rtlil.cc:2831:Lt$2279
    connect \Y $auto$rtlil.cc:2846:LogicAnd$2281
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2238
    parameter \WIDTH 32
    connect \A { \csr_wdata_int [31:8] 8'00000001 }
    connect \B { \boot_addr_i [31:8] 8'00000001 }
    connect \S \csr_mtvec_init_i
    connect \Y \mtvec_d
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2382
    parameter \WIDTH 2
    connect \A \priv_mode_id_o
    connect \B \mstatus_q [3:2]
    connect \S \mstatus_q [1]
    connect \Y \priv_mode_lsu_o
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:1211.3"
  cell $aldff $driver$mcountinhibit_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \AD 3'000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \mcountinhibit_d
    connect \Q \mcountinhibit_q
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:680.3"
  cell $aldff $driver$priv_lvl_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'11
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \priv_mode_if_o
    connect \Q \priv_mode_id_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10001
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$9999_Y
    connect \S \csr_restore_mret_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_d$2357
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.25-667.12|designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  cell $mux $procmux$10006
    parameter \WIDTH 3
    connect \A 3'100
    connect \B \mstack_q
    connect \S \nmi_mode_i
    connect \Y $procmux$10006_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10008
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10006_Y
    connect \S \csr_restore_mret_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2356
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10017
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mstack_en$2353
    connect \S \csr_save_cause_i
    connect \Y \mstack_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10026
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\depc_en$2317
    connect \B $auto$slang_frontend.cc:696:finish$\depc_en$2352
    connect \S \csr_save_cause_i
    connect \Y \depc_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10035
    parameter \WIDTH 32
    connect \A { \csr_wdata_int [31:1] 1'0 }
    connect \B $auto$slang_frontend.cc:696:finish$\depc_d$2351
    connect \S \csr_save_cause_i
    connect \Y \depc_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10044
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\dcsr_en$2316
    connect \B $auto$slang_frontend.cc:696:finish$\dcsr_en$2350
    connect \S \csr_save_cause_i
    connect \Y \dcsr_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10053
    parameter \WIDTH 3
    connect \A $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [8:6]
    connect \B $auto$slang_frontend.cc:696:finish$\dcsr_d[6]$2349
    connect \S \csr_save_cause_i
    connect \Y \dcsr_d [8:6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10062
    parameter \WIDTH 2
    connect \A $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [1:0]
    connect \B $auto$slang_frontend.cc:696:finish$\dcsr_d[0]$2348
    connect \S \csr_save_cause_i
    connect \Y \dcsr_d [1:0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10071
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mtval_en$2313
    connect \B $auto$slang_frontend.cc:696:finish$\mtval_en$2347
    connect \S \csr_save_cause_i
    connect \Y \mtval_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10080
    parameter \WIDTH 32
    connect \A \csr_wdata_int
    connect \B $auto$slang_frontend.cc:696:finish$\mtval_d$2346
    connect \S \csr_save_cause_i
    connect \Y \mtval_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10085
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mcause_en$2312
    connect \B { $auto$slang_frontend.cc:696:finish$\mcause_en$2345 $auto$slang_frontend.cc:696:finish$\mcause_en$2360 }
    connect \S { \csr_save_cause_i \csr_restore_mret_i }
    connect \Y \mcause_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10093
    parameter \S_WIDTH 2
    parameter \WIDTH 6
    connect \A { \csr_wdata_int [31] \csr_wdata_int [4:0] }
    connect \B { $auto$slang_frontend.cc:696:finish$\mcause_d$2344 $auto$slang_frontend.cc:696:finish$\mcause_d$2359 }
    connect \S { \csr_save_cause_i \csr_restore_mret_i }
    connect \Y \mcause_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10101
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mepc_en$2311
    connect \B { $auto$slang_frontend.cc:696:finish$\mepc_en$2343 $auto$slang_frontend.cc:696:finish$\mepc_en$2358 }
    connect \S { \csr_save_cause_i \csr_restore_mret_i }
    connect \Y \mepc_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10109
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A { \csr_wdata_int [31:1] 1'0 }
    connect \B { $auto$slang_frontend.cc:696:finish$\mepc_d$2342 $auto$slang_frontend.cc:696:finish$\mepc_d$2357 }
    connect \S { \csr_save_cause_i \csr_restore_mret_i }
    connect \Y \mepc_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10117
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mstatus_en$2308
    connect \B { $auto$slang_frontend.cc:696:finish$\mstatus_en$2341 1'1 }
    connect \S { \csr_save_cause_i \csr_restore_mret_i }
    connect \Y \mstatus_en
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10125
    parameter \S_WIDTH 2
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mstatus_d$2307 [5:2]
    connect \B { $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2340 \mstatus_q [4] $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2356 }
    connect \S { \csr_save_cause_i \csr_restore_mret_i }
    connect \Y \mstatus_d [5:2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $pmux $procmux$10133
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A \priv_mode_id_o
    connect \B { 2'11 \dcsr_q [1:0] \mstatus_q [3:2] }
    connect \S { \csr_save_cause_i \csr_restore_dret_i \csr_restore_mret_i }
    connect \Y \priv_mode_if_o
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10152
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \debug_mode_i
    connect \Y $procmux$10152_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10155
    parameter \WIDTH 1
    connect \A $procmux$10152_Y
    connect \B 1'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10155_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10158
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10155_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstack_en$2339
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10164
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\mtval_en$2313
    connect \S \debug_mode_i
    connect \Y $procmux$10164_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10167
    parameter \WIDTH 1
    connect \A $procmux$10164_Y
    connect \B 1'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10167_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10170
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10167_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mtval_en$2338
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10176
    parameter \WIDTH 32
    connect \A \csr_mtval_i
    connect \B \csr_wdata_int
    connect \S \debug_mode_i
    connect \Y $procmux$10176_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10179
    parameter \WIDTH 32
    connect \A $procmux$10176_Y
    connect \B 32'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10179_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10182
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10179_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mtval_d$2337
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10188
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\mcause_en$2312
    connect \S \debug_mode_i
    connect \Y $procmux$10188_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10191
    parameter \WIDTH 1
    connect \A $procmux$10188_Y
    connect \B 1'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10191_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10194
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10191_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_en$2336
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10200
    parameter \WIDTH 6
    connect \A \csr_mcause_i
    connect \B { \csr_wdata_int [31] \csr_wdata_int [4:0] }
    connect \S \debug_mode_i
    connect \Y $procmux$10200_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10203
    parameter \WIDTH 6
    connect \A $procmux$10200_Y
    connect \B 6'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10203_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10206
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$10203_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_d$2335
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10212
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\mepc_en$2311
    connect \S \debug_mode_i
    connect \Y $procmux$10212_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10215
    parameter \WIDTH 1
    connect \A $procmux$10212_Y
    connect \B 1'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10215_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10218
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10215_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_en$2334
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10224
    parameter \WIDTH 32
    connect \A $auto$slang_frontend.cc:696:finish$\exception_pc$2324
    connect \B { \csr_wdata_int [31:1] 1'0 }
    connect \S \debug_mode_i
    connect \Y $procmux$10224_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10227
    parameter \WIDTH 32
    connect \A $procmux$10224_Y
    connect \B 32'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10227_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10230
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10227_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_d$2333
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10236
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\mstatus_en$2308
    connect \S \debug_mode_i
    connect \Y $procmux$10236_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10239
    parameter \WIDTH 1
    connect \A $procmux$10236_Y
    connect \B 1'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10239_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10242
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10239_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_en$2332
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:631.37-647.12|designs/src/ibex_sv/ibex_cs_registers.sv:631.18-647.12"
  cell $mux $procmux$10248
    parameter \WIDTH 4
    connect \A { 1'0 \mstatus_q [5] \priv_mode_id_o }
    connect \B $auto$slang_frontend.cc:696:finish$\mstatus_d$2307 [5:2]
    connect \S \debug_mode_i
    connect \Y $procmux$10248_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10251
    parameter \WIDTH 4
    connect \A $procmux$10248_Y
    connect \B 4'x
    connect \S \debug_csr_save_i
    connect \Y $procmux$10251_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10254
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$10251_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2331
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10262
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\depc_en$2317
    connect \B 1'1
    connect \S \debug_csr_save_i
    connect \Y $procmux$10262_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10265
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10262_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\depc_en$2352
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10273
    parameter \WIDTH 32
    connect \A { \csr_wdata_int [31:1] 1'0 }
    connect \B $auto$slang_frontend.cc:696:finish$\exception_pc$2324
    connect \S \debug_csr_save_i
    connect \Y $procmux$10273_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10276
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10273_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\depc_d$2351
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10284
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\dcsr_en$2316
    connect \B 1'1
    connect \S \debug_csr_save_i
    connect \Y $procmux$10284_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10287
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10284_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_en$2350
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10295
    parameter \WIDTH 3
    connect \A $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [8:6]
    connect \B \debug_cause_i
    connect \S \debug_csr_save_i
    connect \Y $procmux$10295_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10298
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10295_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_d[6]$2349
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10306
    parameter \WIDTH 2
    connect \A $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [1:0]
    connect \B \priv_mode_id_o
    connect \S \debug_csr_save_i
    connect \Y $procmux$10306_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10309
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$10306_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_d[0]$2348
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10317
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mstack_en$2339
    connect \B 1'0
    connect \S \debug_csr_save_i
    connect \Y $procmux$10317_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10320
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10317_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstack_en$2353
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10328
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mtval_en$2338
    connect \B $auto$slang_frontend.cc:696:finish$\mtval_en$2313
    connect \S \debug_csr_save_i
    connect \Y $procmux$10328_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10331
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10328_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mtval_en$2347
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10339
    parameter \WIDTH 32
    connect \A $auto$slang_frontend.cc:696:finish$\mtval_d$2337
    connect \B \csr_wdata_int
    connect \S \debug_csr_save_i
    connect \Y $procmux$10339_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10342
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10339_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mtval_d$2346
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10350
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mcause_en$2336
    connect \B $auto$slang_frontend.cc:696:finish$\mcause_en$2312
    connect \S \debug_csr_save_i
    connect \Y $procmux$10350_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10353
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10350_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_en$2345
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10361
    parameter \WIDTH 6
    connect \A $auto$slang_frontend.cc:696:finish$\mcause_d$2335
    connect \B { \csr_wdata_int [31] \csr_wdata_int [4:0] }
    connect \S \debug_csr_save_i
    connect \Y $procmux$10361_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10364
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$10361_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_d$2344
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10372
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mepc_en$2334
    connect \B $auto$slang_frontend.cc:696:finish$\mepc_en$2311
    connect \S \debug_csr_save_i
    connect \Y $procmux$10372_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10375
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10372_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_en$2343
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10383
    parameter \WIDTH 32
    connect \A $auto$slang_frontend.cc:696:finish$\mepc_d$2333
    connect \B { \csr_wdata_int [31:1] 1'0 }
    connect \S \debug_csr_save_i
    connect \Y $procmux$10383_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10386
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10383_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_d$2342
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10394
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mstatus_en$2332
    connect \B $auto$slang_frontend.cc:696:finish$\mstatus_en$2308
    connect \S \debug_csr_save_i
    connect \Y $procmux$10394_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10397
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10394_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_en$2341
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:623.31-631.12|designs/src/ibex_sv/ibex_cs_registers.sv:623.9-647.12"
  cell $mux $procmux$10405
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2331
    connect \B $auto$slang_frontend.cc:696:finish$\mstatus_d$2307 [5:2]
    connect \S \debug_csr_save_i
    connect \Y $procmux$10405_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10408
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$10405_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2340
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:615.13-615.36|designs/src/ibex_sv/ibex_cs_registers.sv:607.9-618.16"
  cell $pmux $procmux$10415
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \pc_id_i
    connect \B { \pc_if_i \pc_wb_i }
    connect \S { \csr_save_if_i \csr_save_wb_i }
    connect \Y $procmux$10415_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:606.25-648.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$10418
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10415_Y
    connect \S \csr_save_cause_i
    connect \Y $auto$slang_frontend.cc:696:finish$\exception_pc$2324
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:543.13-543.37|designs/src/ibex_sv/ibex_cs_registers.sv:542.11-544.14"
  cell $mux $procmux$10429
    parameter \WIDTH 2
    connect \A \csr_wdata_int [1:0]
    connect \B 2'11
    connect \S $auto$builder.cc:338:Biop$2258
    connect \Y $procmux$10429_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:538.19-560.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10431
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$10429_Y
    connect \S $procmux$10432_CMP
    connect \Y $procmux$10431_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:538.19-560.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10432_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110000
    connect \Y $procmux$10432_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10433
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$10431_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_d[0]$2261
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:506.22-519.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10452
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10453_CMP
    connect \Y $procmux$10452_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:506.22-519.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10453_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000000
    connect \Y $procmux$10453_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10454
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10452_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_en$2291
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:506.22-519.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10473
    parameter \WIDTH 6
    connect \A \mstatus_q
    connect \B { \csr_wdata_int [3] \csr_wdata_int [7] $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2252 \csr_wdata_int [17] \csr_wdata_int [21] }
    connect \S $procmux$10474_CMP
    connect \Y $procmux$10473_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:506.22-519.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000000
    connect \Y $procmux$10474_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10475
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$10473_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_d$2290
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:517.13-517.40|designs/src/ibex_sv/ibex_cs_registers.sv:516.11-518.14"
  cell $mux $procmux$10492
    parameter \WIDTH 2
    connect \A \csr_wdata_int [12:11]
    connect \B 2'11
    connect \S $auto$builder.cc:338:Biop$2249
    connect \Y $procmux$10492_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:506.22-519.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10494
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$10492_Y
    connect \S $procmux$10495_CMP
    connect \Y $procmux$10494_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:506.22-519.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000000
    connect \Y $procmux$10495_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10496
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$10494_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_d[2]$2252
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:597.22-597.40|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10499
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10500_CMP
    connect \Y $procmux$10499_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:597.22-597.40|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10500_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011111000000
    connect \Y $procmux$10500_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10501
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10499_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\cpuctrl_we$2306
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10505
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$rtlil.cc:2826:And$11844
    connect \S $procmux$10506_CTRL
    connect \Y $procmux$10505_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $reduce_or $procmux$10506_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $procmux$10506_CMP
    connect \Y $procmux$10506_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000000
    connect \Y $procmux$10506_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000010
    connect \Y $procmux$10506_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001011
    connect \Y $procmux$10506_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001100
    connect \Y $procmux$10506_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001101
    connect \Y $procmux$10506_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001110
    connect \Y $procmux$10506_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001111
    connect \Y $procmux$10506_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010000
    connect \Y $procmux$10506_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010001
    connect \Y $procmux$10506_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010010
    connect \Y $procmux$10506_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010011
    connect \Y $procmux$10506_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010100
    connect \Y $procmux$10506_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000011
    connect \Y $procmux$10506_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010101
    connect \Y $procmux$10506_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010110
    connect \Y $procmux$10506_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010111
    connect \Y $procmux$10506_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011000
    connect \Y $procmux$10506_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011001
    connect \Y $procmux$10506_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011010
    connect \Y $procmux$10506_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011011
    connect \Y $procmux$10506_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011100
    connect \Y $procmux$10506_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011101
    connect \Y $procmux$10506_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011110
    connect \Y $procmux$10506_CMP [29]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000100
    connect \Y $procmux$10506_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011111
    connect \Y $procmux$10506_CMP [30]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000101
    connect \Y $procmux$10506_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000110
    connect \Y $procmux$10506_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000111
    connect \Y $procmux$10506_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001000
    connect \Y $procmux$10506_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001001
    connect \Y $procmux$10506_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:594.11-594.51|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10506_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001010
    connect \Y $procmux$10506_CMP [9]
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10507
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10505_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mhpmcounterh_we$2305
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10512
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$rtlil.cc:2826:And$11842
    connect \S $procmux$10513_CTRL
    connect \Y $procmux$10512_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $reduce_or $procmux$10513_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $procmux$10513_CMP
    connect \Y $procmux$10513_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000000
    connect \Y $procmux$10513_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000010
    connect \Y $procmux$10513_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001011
    connect \Y $procmux$10513_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001100
    connect \Y $procmux$10513_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001101
    connect \Y $procmux$10513_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001110
    connect \Y $procmux$10513_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001111
    connect \Y $procmux$10513_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010000
    connect \Y $procmux$10513_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010001
    connect \Y $procmux$10513_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010010
    connect \Y $procmux$10513_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010011
    connect \Y $procmux$10513_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010100
    connect \Y $procmux$10513_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000011
    connect \Y $procmux$10513_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010101
    connect \Y $procmux$10513_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010110
    connect \Y $procmux$10513_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010111
    connect \Y $procmux$10513_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011000
    connect \Y $procmux$10513_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011001
    connect \Y $procmux$10513_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011010
    connect \Y $procmux$10513_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011011
    connect \Y $procmux$10513_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011100
    connect \Y $procmux$10513_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011101
    connect \Y $procmux$10513_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011110
    connect \Y $procmux$10513_CMP [29]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000100
    connect \Y $procmux$10513_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011111
    connect \Y $procmux$10513_CMP [30]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000101
    connect \Y $procmux$10513_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000110
    connect \Y $procmux$10513_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000111
    connect \Y $procmux$10513_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001000
    connect \Y $procmux$10513_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001001
    connect \Y $procmux$10513_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:581.11-581.50|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10513_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001010
    connect \Y $procmux$10513_CMP [9]
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10514
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10512_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mhpmcounter_we$2304
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:569.28-569.52|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10520
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10521_CMP
    connect \Y $procmux$10520_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:569.28-569.52|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10521_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100000
    connect \Y $procmux$10521_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10522
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10520_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mcountinhibit_we$2303
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:566.24-566.44|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10529
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10530_CMP
    connect \Y $procmux$10529_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:566.24-566.44|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10530_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110011
    connect \Y $procmux$10530_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10531
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10529_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\dscratch1_en$2302
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:565.24-565.44|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10539
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10540_CMP
    connect \Y $procmux$10539_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:565.24-565.44|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10540_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110010
    connect \Y $procmux$10540_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10541
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10539_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\dscratch0_en$2301
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:563.18-563.33|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10551_CMP
    connect \Y $procmux$10550_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:563.18-563.33|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10551_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110001
    connect \Y $procmux$10551_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10552
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10550_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\depc_en$2300
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:538.19-560.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10563
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10564_CMP
    connect \Y $procmux$10563_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:538.19-560.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10564_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110000
    connect \Y $procmux$10564_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10565
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10563_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_en$2299
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:538.19-560.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10576
    parameter \WIDTH 32
    connect \A \dcsr_q
    connect \B { 16'0100000000000000 \csr_wdata_int [15] 1'0 \csr_wdata_int [13:11] 2'00 \dcsr_q [8:6] 3'000 \csr_wdata_int [2] $auto$slang_frontend.cc:696:finish$\dcsr_d[0]$2261 }
    connect \S $procmux$10577_CMP
    connect \Y $procmux$10576_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:538.19-560.12|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110000
    connect \Y $procmux$10577_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10578
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$10576_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_d$2298
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:536.20-536.36|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10590
    parameter \WIDTH 1
    connect \A \csr_mtvec_init_i
    connect \B 1'1
    connect \S $procmux$10591_CMP
    connect \Y $procmux$10590_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:536.20-536.36|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000101
    connect \Y $procmux$10591_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10592
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10590_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mtvec_en$2297
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:533.20-533.36|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10605
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10606_CMP
    connect \Y $procmux$10605_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:533.20-533.36|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000011
    connect \Y $procmux$10606_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10607
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10605_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mtval_en$2296
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:530.21-530.38|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10621
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10622_CMP
    connect \Y $procmux$10621_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:530.21-530.38|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10622_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000010
    connect \Y $procmux$10622_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10623
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10621_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_en$2295
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:527.19-527.34|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10638
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10639_CMP
    connect \Y $procmux$10638_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:527.19-527.34|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10639_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000001
    connect \Y $procmux$10639_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10640
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10638_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_en$2294
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:524.23-524.42|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10656
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10657_CMP
    connect \Y $procmux$10656_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:524.23-524.42|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10657_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000000
    connect \Y $procmux$10657_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10658
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10656_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mscratch_en$2293
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:522.18-522.32|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $mux $procmux$10675
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$10676_CMP
    connect \Y $procmux$10675_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:522.18-522.32|designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14"
  cell $eq $procmux$10676_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000100
    connect \Y $procmux$10676_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10677
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10675_Y
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mie_en$2292
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10680
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\cpuctrl_we$2306
    connect \S \csr_we_int
    connect \Y \cpuctrl_we
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10683
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$slang_frontend.cc:696:finish$\mhpmcounterh_we$2305
    connect \S \csr_we_int
    connect \Y \mhpmcounterh_we
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10686
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$slang_frontend.cc:696:finish$\mhpmcounter_we$2304
    connect \S \csr_we_int
    connect \Y \mhpmcounter_we
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10689
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mcountinhibit_we$2303
    connect \S \csr_we_int
    connect \Y \mcountinhibit_we
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10692
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\dscratch1_en$2302
    connect \S \csr_we_int
    connect \Y \dscratch1_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10695
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\dscratch0_en$2301
    connect \S \csr_we_int
    connect \Y \dscratch0_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10698
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\depc_en$2300
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\depc_en$2317
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10701
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\dcsr_en$2299
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\dcsr_en$2316
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10704
    parameter \WIDTH 32
    connect \A \dcsr_q
    connect \B $auto$slang_frontend.cc:696:finish$\dcsr_d$2298
    connect \S \csr_we_int
    connect \Y { \dcsr_d [31:9] $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [8:6] \dcsr_d [5:2] $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [1:0] }
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10707
    parameter \WIDTH 1
    connect \A \csr_mtvec_init_i
    connect \B $auto$slang_frontend.cc:696:finish$\mtvec_en$2297
    connect \S \csr_we_int
    connect \Y \mtvec_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10710
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mtval_en$2296
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mtval_en$2313
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10713
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mcause_en$2295
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_en$2312
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mepc_en$2294
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_en$2311
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10719
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mscratch_en$2293
    connect \S \csr_we_int
    connect \Y \mscratch_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10722
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mie_en$2292
    connect \S \csr_we_int
    connect \Y \mie_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10725
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mstatus_en$2291
    connect \S \csr_we_int
    connect \Y $auto$slang_frontend.cc:696:finish$\mstatus_en$2308
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:504.7-600.14|designs/src/ibex_sv/ibex_cs_registers.sv:503.5-601.8"
  cell $mux $procmux$10728
    parameter \WIDTH 6
    connect \A \mstatus_q
    connect \B $auto$slang_frontend.cc:696:finish$\mstatus_d$2290
    connect \S \csr_we_int
    connect \Y { $auto$slang_frontend.cc:696:finish$\mstatus_d$2307 [5:2] \mstatus_d [1:0] }
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:450.9-450.66|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $pmux $procmux$10732
    parameter \S_WIDTH 19
    parameter \WIDTH 32
    connect \A 0
    connect \B { \hart_id_i 10'0000000000 \mstatus_q [0] 3'000 \mstatus_q [1] 4'0000 \mstatus_q [3:2] 3'000 \mstatus_q [4] 3'000 \mstatus_q [5] 36'000010000000001000000010001000001000 \mie_q [14:0] 4'0000 \mie_q [15] 3'000 \mie_q [16] 3'000 \mie_q [17] 3'000 \mscratch_q \csr_mtvec_o \csr_mepc_o \mcause_q [5] 26'00000000000000000000000000 \mcause_q [4:0] \mtval_q 1'0 \irq_fast_i 4'0000 \irq_external_i 3'000 \irq_timer_i 3'000 \irq_software_i 3'000 \dcsr_q \csr_depc_o \dscratch0_q \dscratch1_q 29'11111111111111111111111111111 \mcountinhibit_q $auto$rtlil.cc:2914:Mux$2214 $auto$rtlil.cc:2914:Mux$2224 [31:0] $auto$rtlil.cc:2914:Mux$2234 [63:32] 26'00000000000000000000000000 \cpuctrl_q }
    connect \S { $procmux$10751_CMP $procmux$10750_CMP $procmux$10749_CMP $procmux$10748_CMP $procmux$10747_CMP $procmux$10746_CMP $procmux$10745_CMP $procmux$10744_CMP $procmux$10743_CMP $procmux$10742_CMP $procmux$10741_CMP $procmux$10740_CMP $procmux$10739_CMP $procmux$10738_CMP $procmux$10737_CMP $procmux$10736_CTRL $procmux$10735_CTRL $procmux$10734_CTRL $procmux$10733_CMP }
    connect \Y \csr_rdata_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:450.9-450.66|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10733_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011111000000
    connect \Y $procmux$10733_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $reduce_or $procmux$10734_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $procmux$10734_CMP
    connect \Y $procmux$10734_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000000
    connect \Y $procmux$10734_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000010
    connect \Y $procmux$10734_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001011
    connect \Y $procmux$10734_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001100
    connect \Y $procmux$10734_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001101
    connect \Y $procmux$10734_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001110
    connect \Y $procmux$10734_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001111
    connect \Y $procmux$10734_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010000
    connect \Y $procmux$10734_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010001
    connect \Y $procmux$10734_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010010
    connect \Y $procmux$10734_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010011
    connect \Y $procmux$10734_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010100
    connect \Y $procmux$10734_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000011
    connect \Y $procmux$10734_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010101
    connect \Y $procmux$10734_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010110
    connect \Y $procmux$10734_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010111
    connect \Y $procmux$10734_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011000
    connect \Y $procmux$10734_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011001
    connect \Y $procmux$10734_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011010
    connect \Y $procmux$10734_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011011
    connect \Y $procmux$10734_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011100
    connect \Y $procmux$10734_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011101
    connect \Y $procmux$10734_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011110
    connect \Y $procmux$10734_CMP [29]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000100
    connect \Y $procmux$10734_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011111
    connect \Y $procmux$10734_CMP [30]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000101
    connect \Y $procmux$10734_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000110
    connect \Y $procmux$10734_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000111
    connect \Y $procmux$10734_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001000
    connect \Y $procmux$10734_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001001
    connect \Y $procmux$10734_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10734_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001010
    connect \Y $procmux$10734_CMP [9]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $reduce_or $procmux$10735_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $procmux$10735_CMP
    connect \Y $procmux$10735_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000000
    connect \Y $procmux$10735_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000010
    connect \Y $procmux$10735_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001011
    connect \Y $procmux$10735_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001100
    connect \Y $procmux$10735_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001101
    connect \Y $procmux$10735_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001110
    connect \Y $procmux$10735_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001111
    connect \Y $procmux$10735_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010000
    connect \Y $procmux$10735_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010001
    connect \Y $procmux$10735_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010010
    connect \Y $procmux$10735_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010011
    connect \Y $procmux$10735_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010100
    connect \Y $procmux$10735_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000011
    connect \Y $procmux$10735_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010101
    connect \Y $procmux$10735_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010110
    connect \Y $procmux$10735_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010111
    connect \Y $procmux$10735_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011000
    connect \Y $procmux$10735_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011001
    connect \Y $procmux$10735_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011010
    connect \Y $procmux$10735_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011011
    connect \Y $procmux$10735_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011100
    connect \Y $procmux$10735_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011101
    connect \Y $procmux$10735_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011110
    connect \Y $procmux$10735_CMP [29]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000100
    connect \Y $procmux$10735_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011111
    connect \Y $procmux$10735_CMP [30]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000101
    connect \Y $procmux$10735_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000110
    connect \Y $procmux$10735_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000111
    connect \Y $procmux$10735_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001000
    connect \Y $procmux$10735_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001001
    connect \Y $procmux$10735_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10735_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001010
    connect \Y $procmux$10735_CMP [9]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $reduce_or $procmux$10736_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 29
    parameter \Y_WIDTH 1
    connect \A $procmux$10736_CMP
    connect \Y $procmux$10736_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100011
    connect \Y $procmux$10736_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100100
    connect \Y $procmux$10736_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101101
    connect \Y $procmux$10736_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101110
    connect \Y $procmux$10736_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101111
    connect \Y $procmux$10736_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110000
    connect \Y $procmux$10736_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110001
    connect \Y $procmux$10736_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110010
    connect \Y $procmux$10736_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110011
    connect \Y $procmux$10736_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110100
    connect \Y $procmux$10736_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110101
    connect \Y $procmux$10736_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110110
    connect \Y $procmux$10736_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100101
    connect \Y $procmux$10736_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110111
    connect \Y $procmux$10736_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111000
    connect \Y $procmux$10736_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111001
    connect \Y $procmux$10736_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111010
    connect \Y $procmux$10736_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111011
    connect \Y $procmux$10736_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111100
    connect \Y $procmux$10736_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111101
    connect \Y $procmux$10736_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111110
    connect \Y $procmux$10736_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111111
    connect \Y $procmux$10736_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100110
    connect \Y $procmux$10736_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100111
    connect \Y $procmux$10736_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101000
    connect \Y $procmux$10736_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101001
    connect \Y $procmux$10736_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101010
    connect \Y $procmux$10736_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101011
    connect \Y $procmux$10736_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10736_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101100
    connect \Y $procmux$10736_CMP [9]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:384.26-384.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10737_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100000
    connect \Y $procmux$10737_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:378.22-381.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10738_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110011
    connect \Y $procmux$10738_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:374.22-377.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10739_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110010
    connect \Y $procmux$10739_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:370.16-373.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10740_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110001
    connect \Y $procmux$10740_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:366.17-369.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10741_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110000
    connect \Y $procmux$10741_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:332.16-338.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10742_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000100
    connect \Y $procmux$10742_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:329.18-329.42|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10743_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000011
    connect \Y $procmux$10743_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:326.19-326.71|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10744_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000010
    connect \Y $procmux$10744_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:323.17-323.40|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10745_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000001
    connect \Y $procmux$10745_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:320.18-320.42|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10746_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000101
    connect \Y $procmux$10746_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:317.21-317.48|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10747_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000000
    connect \Y $procmux$10747_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:309.16-315.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10748_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000100
    connect \Y $procmux$10748_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:306.17-306.44|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10749_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000001
    connect \Y $procmux$10749_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:296.20-303.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10750_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000000
    connect \Y $procmux$10750_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:293.20-293.46|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10751_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'111100010100
    connect \Y $procmux$10751_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:455.9-455.28|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $pmux $procmux$10753
    parameter \S_WIDTH 40
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { 30'000000000000000000000000000000 $auto$builder.cc:364:Unop$2198 $auto$builder.cc:364:Unop$2200 $auto$builder.cc:364:Unop$2202 $auto$builder.cc:364:Unop$2204 6'000000 }
    connect \S { $procmux$10793_CMP $procmux$10792_CMP $procmux$10791_CMP $procmux$10790_CMP $procmux$10789_CMP $procmux$10788_CMP $procmux$10787_CMP $procmux$10786_CMP $procmux$10785_CMP $procmux$10784_CMP $procmux$10783_CMP $procmux$10782_CMP $procmux$10781_CMP $procmux$10780_CMP $procmux$10779_CMP $procmux$10778_CMP $procmux$10777_CMP $procmux$10776_CMP $procmux$10775_CMP $procmux$10774_CMP $procmux$10773_CMP $procmux$10772_CMP $procmux$10771_CMP $procmux$10770_CMP $procmux$10769_CMP $procmux$10768_CMP $procmux$10767_CMP $procmux$10766_CMP $procmux$10765_CMP $procmux$10764_CMP $procmux$10763_CMP $procmux$10762_CMP $procmux$10761_CMP $procmux$10760_CMP $procmux$10759_CMP $procmux$10758_CTRL $procmux$10757_CTRL $procmux$10756_CTRL $procmux$10755_CMP $procmux$10754_CMP }
    connect \Y \illegal_csr
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:455.9-455.28|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10754_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011111000001
    connect \Y $procmux$10754_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:450.9-450.66|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10755_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011111000000
    connect \Y $procmux$10755_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $reduce_or $procmux$10756_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $procmux$10756_CMP
    connect \Y $procmux$10756_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000000
    connect \Y $procmux$10756_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000010
    connect \Y $procmux$10756_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001011
    connect \Y $procmux$10756_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001100
    connect \Y $procmux$10756_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001101
    connect \Y $procmux$10756_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001110
    connect \Y $procmux$10756_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001111
    connect \Y $procmux$10756_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010000
    connect \Y $procmux$10756_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010001
    connect \Y $procmux$10756_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010010
    connect \Y $procmux$10756_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010011
    connect \Y $procmux$10756_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010100
    connect \Y $procmux$10756_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000011
    connect \Y $procmux$10756_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010101
    connect \Y $procmux$10756_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010110
    connect \Y $procmux$10756_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110010111
    connect \Y $procmux$10756_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011000
    connect \Y $procmux$10756_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011001
    connect \Y $procmux$10756_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011010
    connect \Y $procmux$10756_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011011
    connect \Y $procmux$10756_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011100
    connect \Y $procmux$10756_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011101
    connect \Y $procmux$10756_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011110
    connect \Y $procmux$10756_CMP [29]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000100
    connect \Y $procmux$10756_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110011111
    connect \Y $procmux$10756_CMP [30]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000101
    connect \Y $procmux$10756_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000110
    connect \Y $procmux$10756_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110000111
    connect \Y $procmux$10756_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001000
    connect \Y $procmux$10756_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001001
    connect \Y $procmux$10756_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:419.9-419.61|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10756_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101110001010
    connect \Y $procmux$10756_CMP [9]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $reduce_or $procmux$10757_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $procmux$10757_CMP
    connect \Y $procmux$10757_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000000
    connect \Y $procmux$10757_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000010
    connect \Y $procmux$10757_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001011
    connect \Y $procmux$10757_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001100
    connect \Y $procmux$10757_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001101
    connect \Y $procmux$10757_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001110
    connect \Y $procmux$10757_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001111
    connect \Y $procmux$10757_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010000
    connect \Y $procmux$10757_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010001
    connect \Y $procmux$10757_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010010
    connect \Y $procmux$10757_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010011
    connect \Y $procmux$10757_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010100
    connect \Y $procmux$10757_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000011
    connect \Y $procmux$10757_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010101
    connect \Y $procmux$10757_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010110
    connect \Y $procmux$10757_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100010111
    connect \Y $procmux$10757_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011000
    connect \Y $procmux$10757_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011001
    connect \Y $procmux$10757_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011010
    connect \Y $procmux$10757_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011011
    connect \Y $procmux$10757_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011100
    connect \Y $procmux$10757_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011101
    connect \Y $procmux$10757_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011110
    connect \Y $procmux$10757_CMP [29]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000100
    connect \Y $procmux$10757_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100011111
    connect \Y $procmux$10757_CMP [30]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000101
    connect \Y $procmux$10757_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000110
    connect \Y $procmux$10757_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100000111
    connect \Y $procmux$10757_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001000
    connect \Y $procmux$10757_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001001
    connect \Y $procmux$10757_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:406.9-406.60|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10757_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'101100001010
    connect \Y $procmux$10757_CMP [9]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $reduce_or $procmux$10758_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 29
    parameter \Y_WIDTH 1
    connect \A $procmux$10758_CMP
    connect \Y $procmux$10758_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100011
    connect \Y $procmux$10758_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100100
    connect \Y $procmux$10758_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101101
    connect \Y $procmux$10758_CMP [10]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101110
    connect \Y $procmux$10758_CMP [11]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101111
    connect \Y $procmux$10758_CMP [12]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110000
    connect \Y $procmux$10758_CMP [13]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110001
    connect \Y $procmux$10758_CMP [14]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110010
    connect \Y $procmux$10758_CMP [15]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110011
    connect \Y $procmux$10758_CMP [16]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110100
    connect \Y $procmux$10758_CMP [17]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110101
    connect \Y $procmux$10758_CMP [18]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110110
    connect \Y $procmux$10758_CMP [19]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100101
    connect \Y $procmux$10758_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100110111
    connect \Y $procmux$10758_CMP [20]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111000
    connect \Y $procmux$10758_CMP [21]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111001
    connect \Y $procmux$10758_CMP [22]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111010
    connect \Y $procmux$10758_CMP [23]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111011
    connect \Y $procmux$10758_CMP [24]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111100
    connect \Y $procmux$10758_CMP [25]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111101
    connect \Y $procmux$10758_CMP [26]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111110
    connect \Y $procmux$10758_CMP [27]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100111111
    connect \Y $procmux$10758_CMP [28]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100110
    connect \Y $procmux$10758_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100111
    connect \Y $procmux$10758_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101000
    connect \Y $procmux$10758_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101001
    connect \Y $procmux$10758_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101010
    connect \Y $procmux$10758_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101011
    connect \Y $procmux$10758_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:393.9-393.52|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10758_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100101100
    connect \Y $procmux$10758_CMP [9]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:384.26-384.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10759_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100100000
    connect \Y $procmux$10759_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:378.22-381.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10760_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110011
    connect \Y $procmux$10760_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:374.22-377.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10761_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110010
    connect \Y $procmux$10761_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:370.16-373.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10762_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110001
    connect \Y $procmux$10762_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:366.17-369.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10763_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'011110110000
    connect \Y $procmux$10763_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:364.22-364.57|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10764_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111111
    connect \Y $procmux$10764_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:363.22-363.57|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10765_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111110
    connect \Y $procmux$10765_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:362.22-362.57|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10766_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111101
    connect \Y $procmux$10766_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:361.22-361.57|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10767_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111100
    connect \Y $procmux$10767_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:360.22-360.57|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10768_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111011
    connect \Y $procmux$10768_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:359.22-359.57|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10769_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111010
    connect \Y $procmux$10769_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:358.22-358.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111001
    connect \Y $procmux$10770_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:357.22-357.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110111000
    connect \Y $procmux$10771_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:356.22-356.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10772_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110111
    connect \Y $procmux$10772_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:355.22-355.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10773_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110110
    connect \Y $procmux$10773_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:354.22-354.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10774_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110101
    connect \Y $procmux$10774_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:353.22-353.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10775_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110100
    connect \Y $procmux$10775_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:352.22-352.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10776_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110011
    connect \Y $procmux$10776_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:351.22-351.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10777_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110010
    connect \Y $procmux$10777_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:350.22-350.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10778_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110001
    connect \Y $procmux$10778_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:349.22-349.56|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10779_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110110000
    connect \Y $procmux$10779_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:347.22-348.77|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110100011
    connect \Y $procmux$10780_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:345.22-346.76|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10781_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110100010
    connect \Y $procmux$10781_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:343.22-344.76|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10782_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110100001
    connect \Y $procmux$10782_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:341.22-342.76|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10783_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001110100000
    connect \Y $procmux$10783_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:332.16-338.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000100
    connect \Y $procmux$10784_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:329.18-329.42|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000011
    connect \Y $procmux$10785_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:326.19-326.71|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10786_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000010
    connect \Y $procmux$10786_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:323.17-323.40|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10787_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000001
    connect \Y $procmux$10787_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:320.18-320.42|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10788_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000101
    connect \Y $procmux$10788_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:317.21-317.48|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001101000000
    connect \Y $procmux$10789_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:309.16-315.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000100
    connect \Y $procmux$10790_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:306.17-306.44|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000001
    connect \Y $procmux$10791_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:296.20-303.10|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'001100000000
    connect \Y $procmux$10792_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:293.20-293.46|designs/src/ibex_sv/ibex_cs_registers.sv:291.5-461.12"
  cell $eq $procmux$10793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \csr_addr_i
    connect \B 12'111100010100
    connect \Y $procmux$10793_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:701.21-701.49|designs/src/ibex_sv/ibex_cs_registers.sv:697.5-703.12"
  cell $pmux $procmux$9968
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \csr_wdata_i $auto$builder.cc:338:Biop$2388 $auto$builder.cc:338:Biop$2392 \csr_wdata_i }
    connect \S { $procmux$9972_CMP $procmux$9971_CMP $procmux$9970_CMP $procmux$9969_CMP }
    connect \Y \csr_wdata_int
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:701.21-701.49|designs/src/ibex_sv/ibex_cs_registers.sv:697.5-703.12"
  cell $logic_not $procmux$9969_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \Y $procmux$9969_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:700.21-700.64|designs/src/ibex_sv/ibex_cs_registers.sv:697.5-703.12"
  cell $eq $procmux$9970_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'11
    connect \Y $procmux$9970_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:699.21-699.64|designs/src/ibex_sv/ibex_cs_registers.sv:697.5-703.12"
  cell $eq $procmux$9971_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'10
    connect \Y $procmux$9971_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:698.21-698.50|designs/src/ibex_sv/ibex_cs_registers.sv:697.5-703.12"
  cell $eq $procmux$9972_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_i
    connect \B 2'01
    connect \Y $procmux$9972_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:1097.7-1097.85|designs/src/ibex_sv/ibex_cs_registers.sv:1095.5-1100.8"
  cell $mux $procmux$9974
    parameter \WIDTH 3
    connect \A \mcountinhibit_q
    connect \B { \csr_wdata_int [2] 1'0 \csr_wdata_int [0] }
    connect \S \mcountinhibit_we
    connect \Y \mcountinhibit_d
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.25-667.12|designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  cell $mux $procmux$9978
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mcause_en$2312
    connect \B 1'1
    connect \S \nmi_mode_i
    connect \Y $procmux$9978_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$9980
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9978_Y
    connect \S \csr_restore_mret_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_en$2360
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.25-667.12|designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  cell $mux $procmux$9985
    parameter \WIDTH 6
    connect \A { \csr_wdata_int [31] \csr_wdata_int [4:0] }
    connect \B \mstack_cause_q
    connect \S \nmi_mode_i
    connect \Y $procmux$9985_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$9987
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$9985_Y
    connect \S \csr_restore_mret_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mcause_d$2359
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.25-667.12|designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  cell $mux $procmux$9992
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mepc_en$2311
    connect \B 1'1
    connect \S \nmi_mode_i
    connect \Y $procmux$9992_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:654.27-673.10|designs/src/ibex_sv/ibex_cs_registers.sv:604.5-676.12"
  cell $mux $procmux$9994
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9992_Y
    connect \S \csr_restore_mret_i
    connect \Y $auto$slang_frontend.cc:696:finish$\mepc_en$2358
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:659.25-667.12|designs/src/ibex_sv/ibex_cs_registers.sv:659.9-672.12"
  cell $mux $procmux$9999
    parameter \WIDTH 32
    connect \A { \csr_wdata_int [31:1] 1'0 }
    connect \B \mstack_epc_q
    connect \S \nmi_mode_i
    connect \Y $procmux$9999_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:1150.5"
  cell \ibex_counter$ibex_core.cs_registers_i.mcycle_counter_i \mcycle_counter_i
    connect \clk_i \clk_i
    connect \counter_inc_i $auto$builder.cc:338:Biop$2522
    connect \counter_val_i \csr_wdata_int
    connect \counter_val_o \mhpmcounter [2047:1984]
    connect \counter_we_i \mhpmcounter_we [0]
    connect \counterh_we_i \mhpmcounterh_we [0]
    connect \rst_ni \rst_ni
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:1163.5"
  cell \ibex_counter$ibex_core.cs_registers_i.minstret_counter_i \minstret_counter_i
    connect \clk_i \clk_i
    connect \counter_inc_i $auto$builder.cc:338:Biop$2526
    connect \counter_val_i \csr_wdata_int
    connect \counter_val_o \mhpmcounter [1919:1856]
    connect \counter_we_i \mhpmcounter_we [2]
    connect \counterh_we_i \mhpmcounterh_we [2]
    connect \rst_ni \rst_ni
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:1403.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_cpuctrl_csr \u_cpuctrl_csr
    connect \clk_i \clk_i
    connect \rd_data_o \cpuctrl_q
    connect \rd_error_o \cpuctrl_err
    connect \rst_ni \rst_ni
    connect \wr_data_i 6'000000
    connect \wr_en_i \cpuctrl_we
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:854.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_dcsr_csr \u_dcsr_csr
    connect \clk_i \clk_i
    connect \rd_data_o \dcsr_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \dcsr_d
    connect \wr_en_i \dcsr_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:868.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_depc_csr \u_depc_csr
    connect \clk_i \clk_i
    connect \rd_data_o \csr_depc_o
    connect \rst_ni \rst_ni
    connect \wr_data_i \depc_d
    connect \wr_en_i \depc_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:882.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_dscratch0_csr \u_dscratch0_csr
    connect \clk_i \clk_i
    connect \rd_data_o \dscratch0_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_wdata_int
    connect \wr_en_i \dscratch0_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:896.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_dscratch1_csr \u_dscratch1_csr
    connect \clk_i \clk_i
    connect \rd_data_o \dscratch1_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_wdata_int
    connect \wr_en_i \dscratch1_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:806.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mcause_csr \u_mcause_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mcause_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \mcause_d
    connect \wr_en_i \mcause_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:760.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mepc_csr \u_mepc_csr
    connect \clk_i \clk_i
    connect \rd_data_o \csr_mepc_o
    connect \rst_ni \rst_ni
    connect \wr_data_i \mepc_d
    connect \wr_en_i \mepc_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:778.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mie_csr \u_mie_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mie_q
    connect \rst_ni \rst_ni
    connect \wr_data_i { \csr_wdata_int [3] \csr_wdata_int [7] \csr_wdata_int [11] \csr_wdata_int [30:16] }
    connect \wr_en_i \mie_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:792.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mscratch_csr \u_mscratch_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mscratch_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_wdata_int
    connect \wr_en_i \mscratch_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:942.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mstack_cause_csr \u_mstack_cause_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstack_cause_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \mcause_q
    connect \wr_en_i \mstack_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:914.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mstack_csr \u_mstack_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstack_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \mstatus_q [4:2]
    connect \wr_en_i \mstack_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:928.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mstack_epc_csr \u_mstack_epc_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstack_epc_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \csr_mepc_o
    connect \wr_en_i \mstack_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:746.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mstatus_csr \u_mstatus_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mstatus_q
    connect \rd_error_o \mstatus_err
    connect \rst_ni \rst_ni
    connect \wr_data_i \mstatus_d
    connect \wr_en_i \mstatus_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:820.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mtval_csr \u_mtval_csr
    connect \clk_i \clk_i
    connect \rd_data_o \mtval_q
    connect \rst_ni \rst_ni
    connect \wr_data_i \mtval_d
    connect \wr_en_i \mtval_en
  end
  attribute \src "designs/src/ibex_sv/ibex_cs_registers.sv:834.5"
  cell \ibex_csr$ibex_core.cs_registers_i.u_mtvec_csr \u_mtvec_csr
    connect \clk_i \clk_i
    connect \rd_data_o \csr_mtvec_o
    connect \rd_error_o \mtvec_err
    connect \rst_ni \rst_ni
    connect \wr_data_i \mtvec_d
    connect \wr_en_i \mtvec_en
  end
  connect { $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [31:9] $auto$slang_frontend.cc:696:finish$\dcsr_d$2315 [5:2] } { \dcsr_d [31:9] \dcsr_d [5:2] }
  connect $auto$slang_frontend.cc:696:finish$\mstatus_d$2307 [1:0] \mstatus_d [1:0]
  connect { \mhpmcounter [1983:1920] \mhpmcounter [1855:0] } 1920'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \icache_enable_o \cpuctrl_q [0]
  connect \dummy_instr_seed_o 0
  connect \dummy_instr_seed_en_o 1'0
  connect \dummy_instr_mask_o \cpuctrl_q [5:3]
  connect \dummy_instr_en_o \cpuctrl_q [2]
  connect \data_ind_timing_o \cpuctrl_q [1]
  connect \trigger_match_o 1'0
  connect \debug_ebreaku_o \dcsr_q [12]
  connect \debug_ebreakm_o \dcsr_q [15]
  connect \debug_single_step_o \dcsr_q [2]
  connect \csr_pmp_addr_o 136'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \csr_pmp_cfg_o 24'000000000000000000000000
  connect \csr_mstatus_mie_o \mstatus_q [5]
  connect \csr_mstatus_tw_o \mstatus_q [0]
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_cpuctrl_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 6 $auto$slang_frontend.cc:696:finish$\rdata_q$4160
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 6 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 6 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \AD 6'000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4160
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4415
    parameter \WIDTH 6
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4160
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_dcsr_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4066
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 1073741827
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4066
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4457
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4066
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_depc_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4074
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4074
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4455
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4074
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_dscratch0_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4082
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4082
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4453
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4082
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_dscratch1_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4090
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4090
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4451
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4090
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mcause_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 6 $auto$slang_frontend.cc:696:finish$\rdata_q$4042
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 6 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 6 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \AD 6'000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4042
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4463
    parameter \WIDTH 6
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4042
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mepc_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4018
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4018
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4469
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4018
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mie_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 18 $auto$slang_frontend.cc:696:finish$\rdata_q$4026
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 18 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 18 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 18
    connect \AD 18'000000000000000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4026
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4467
    parameter \WIDTH 18
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4026
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mscratch_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4034
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4034
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4465
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4034
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mstack_cause_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 6 $auto$slang_frontend.cc:696:finish$\rdata_q$4114
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 6 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 6 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \AD 6'000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4114
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4445
    parameter \WIDTH 6
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4114
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mstack_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 3 $auto$slang_frontend.cc:696:finish$\rdata_q$4098
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 3 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 3 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \AD 3'100
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4098
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4449
    parameter \WIDTH 3
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4098
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mstack_epc_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4106
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4106
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4447
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4106
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mstatus_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 6 $auto$slang_frontend.cc:696:finish$\rdata_q$4010
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 6 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 6 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 6
    connect \AD 6'010000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4010
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4471
    parameter \WIDTH 6
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4010
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mtval_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4050
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4050
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4461
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4050
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_csr.sv:11.8"
module \ibex_csr$ibex_core.cs_registers_i.u_mtvec_csr
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q$4058
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:16.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:21.30"
  wire width 32 output 5 \rd_data_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:23.30"
  wire output 6 \rd_error_o
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:17.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:19.30"
  wire width 32 input 3 \wr_data_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:20.30"
  wire input 4 \wr_en_i
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:28.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 1
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$4058
    connect \Q \rd_data_o
  end
  attribute \src "designs/src/ibex_sv/ibex_csr.sv:32.7-32.28|designs/src/ibex_sv/ibex_csr.sv:31.14-33.8"
  cell $mux $procmux$4459
    parameter \WIDTH 32
    connect \A \rd_data_o
    connect \B \wr_data_i
    connect \S \wr_en_i
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$4058
  end
  connect \rd_error_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_decoder.sv:16.8"
module \ibex_decoder$ibex_core.id_stage_i.decoder_i
  wire $auto$builder.cc:338:Biop$2790
  wire $auto$builder.cc:338:Biop$2795
  wire $auto$builder.cc:338:Biop$2797
  wire $auto$builder.cc:338:Biop$2799
  wire $auto$builder.cc:338:Biop$2801
  wire $auto$builder.cc:338:Biop$2803
  wire $auto$builder.cc:338:Biop$2817
  wire $auto$builder.cc:338:Biop$2837
  wire $auto$builder.cc:338:Biop$2852
  wire $auto$builder.cc:338:Biop$2872
  wire $auto$builder.cc:338:Biop$2891
  wire $auto$builder.cc:338:Biop$2901
  wire $auto$builder.cc:338:Biop$2903
  wire $auto$builder.cc:338:Biop$2905
  wire $auto$builder.cc:338:Biop$3049
  wire $auto$builder.cc:338:Biop$3053
  wire $auto$builder.cc:338:Biop$3138
  wire $auto$builder.cc:364:Unop$2788
  wire $auto$builder.cc:364:Unop$2828
  wire $auto$proc_rom.cc:154:do_switch$4375
  wire $auto$rtlil.cc:2914:Mux$2839
  wire $auto$rtlil.cc:2914:Mux$2854
  wire width 3 $auto$rtlil.cc:2914:Mux$2996
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3029
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3059
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3062
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3082
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3087
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3089
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3113
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3115
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3117
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  wire $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3121
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:683.9-695.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2972
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:705.9-717.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2982
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2999
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3129
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3135
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1121.11-1126.14"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3143
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3146
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:683.9-695.12"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$2973
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:705.9-717.12"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$2983
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3000
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:763.9-767.12"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3006
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3130
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3136
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  wire $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3147
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:683.9-695.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$2971
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:705.9-717.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$2981
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$2984
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$2998
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3028
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:910.24-912.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3056
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:908.15-912.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3057
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3058
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3061
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3081
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:981.36-981.85"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3084
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:982.36-982.85"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3085
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3086
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3088
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:996.36-996.85"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3090
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:997.36-997.85"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3091
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:998.36-998.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3092
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:999.36-999.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3093
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1001.36-1001.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3094
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1002.36-1002.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3095
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1003.36-1003.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3096
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1005.36-1005.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3097
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1006.36-1006.85"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3098
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1007.36-1007.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3099
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1010.36-1010.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3100
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1011.36-1011.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3101
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1012.36-1012.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3102
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1013.36-1013.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3103
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1016.36-1016.85"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3104
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1019.36-1019.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3105
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1020.36-1020.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3106
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1021.36-1021.86"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3107
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1022.36-1022.88"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3108
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1025.36-1025.87"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3109
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1026.36-1026.88"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3110
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1027.36-1027.88"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3111
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3112
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3114
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3116
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3120
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3128
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  wire width 6 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3134
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\branch_in_dec_o$2947
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:677.9-680.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2964
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:699.9-702.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2974
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:732.9-736.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2989
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16"
  wire width 2 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$3126
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  wire width 2 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$3132
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:677.9-680.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2965
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:699.9-702.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2975
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:732.9-736.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2990
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16"
  wire width 3 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$3127
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  wire width 3 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$3133
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_access_o$2917
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\csr_access_o$2932
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  wire $auto$slang_frontend.cc:696:finish$\csr_illegal$2915
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  wire width 2 $auto$slang_frontend.cc:696:finish$\csr_op$2914
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\csr_op$2916
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\data_req_o$2928
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  wire width 2 $auto$slang_frontend.cc:696:finish$\data_type_o$2825
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  wire width 2 $auto$slang_frontend.cc:696:finish$\data_type_o$2832
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\data_we_o$2929
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  wire $auto$slang_frontend.cc:696:finish$\div_sel_o$3119
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  wire $auto$slang_frontend.cc:696:finish$\div_sel_o$3123
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  wire $auto$slang_frontend.cc:696:finish$\dret_insn_o$2896
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\dret_insn_o$2921
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  wire $auto$slang_frontend.cc:696:finish$\ebrk_insn_o$2894
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\ebrk_insn_o$2919
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  wire $auto$slang_frontend.cc:696:finish$\ecall_insn_o$2897
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\ecall_insn_o$2922
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:560.13-563.16"
  wire $auto$slang_frontend.cc:696:finish$\icache_inval_o$2883
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  wire $auto$slang_frontend.cc:696:finish$\icache_inval_o$2885
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:260.9-262.12"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2820
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2821
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:294.9-296.12"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2824
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2826
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:321.13-323.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2831
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2833
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:362.26-366.18"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2844
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2845
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2846
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:404.21-409.28"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2855
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:401.19-410.22"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2856
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:415.28-419.22"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2861
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:413.19-419.22"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2862
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:422.19-426.22"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2867
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2868
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2869
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2870
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2877
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2880
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2888
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2899
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:597.11-599.14"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2908
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2925
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\illegal_insn$2948
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  wire $auto$slang_frontend.cc:696:finish$\imm_a_mux_sel_o$3144
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:683.9-695.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2970
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:705.9-717.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2980
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2997
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:763.9-767.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3005
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3125
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3131
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3145
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  wire $auto$slang_frontend.cc:696:finish$\jump_in_dec_o$2887
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\jump_in_dec_o$2946
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:239.9-246.12"
  wire $auto$slang_frontend.cc:696:finish$\jump_set_o$2810
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:252.9-259.12"
  wire $auto$slang_frontend.cc:696:finish$\jump_set_o$2814
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:560.13-563.16"
  wire $auto$slang_frontend.cc:696:finish$\jump_set_o$2884
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  wire $auto$slang_frontend.cc:696:finish$\jump_set_o$2886
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\jump_set_o$2940
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  wire $auto$slang_frontend.cc:696:finish$\mret_insn_o$2895
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\mret_insn_o$2920
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  wire $auto$slang_frontend.cc:696:finish$\mult_sel_o$3118
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  wire $auto$slang_frontend.cc:696:finish$\mult_sel_o$3122
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  wire width 2 $auto$slang_frontend.cc:696:finish$\multdiv_operator_o$2875
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\multdiv_operator_o$2878
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  wire width 2 $auto$slang_frontend.cc:696:finish$\multdiv_signed_mode_o$2876
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\multdiv_signed_mode_o$2879
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:606.11-608.14"
  wire $auto$slang_frontend.cc:696:finish$\rf_ren_a_o$2913
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\rf_ren_a_o$2918
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\rf_wdata_sel_o$2924
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:239.9-246.12"
  wire $auto$slang_frontend.cc:696:finish$\rf_we$2811
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:252.9-259.12"
  wire $auto$slang_frontend.cc:696:finish$\rf_we$2815
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  wire $auto$slang_frontend.cc:696:finish$\rf_we$2889
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\rf_we$2927
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  wire $auto$slang_frontend.cc:696:finish$\rf_we$2950
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16"
  wire $auto$slang_frontend.cc:696:finish$\use_rs3_d$3060
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  wire $auto$slang_frontend.cc:696:finish$\use_rs3_d$3063
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14"
  wire $auto$slang_frontend.cc:696:finish$\use_rs3_d$3083
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  wire $auto$slang_frontend.cc:696:finish$\use_rs3_d$3124
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  wire $auto$slang_frontend.cc:696:finish$\wfi_insn_o$2898
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  wire $auto$slang_frontend.cc:696:finish$\wfi_insn_o$2923
  wire width 2 $procmux$6779_Y
  wire width 2 $procmux$6782_Y
  wire $procmux$6785_CMP
  wire $procmux$6791_CMP
  wire width 2 $procmux$6795_Y
  wire $procmux$6798_CMP
  wire $procmux$6804_CMP
  wire $procmux$6808_Y
  wire $procmux$6811_CMP
  wire $procmux$6815_Y
  wire $procmux$6816_CMP
  wire $procmux$6818_CMP
  wire width 2 $procmux$6822_Y
  wire $procmux$6823_CMP
  wire $procmux$6825_CMP
  wire width 6 $procmux$6829_Y
  wire $procmux$6830_CMP
  wire $procmux$6832_CMP
  wire width 3 $procmux$6836_Y
  wire $procmux$6837_CMP
  wire $procmux$6839_CMP
  wire width 2 $procmux$6843_Y
  wire $procmux$6844_CMP
  wire $procmux$6846_CMP
  wire width 3 $procmux$6850_Y
  wire $procmux$6851_CMP
  wire $procmux$6853_CMP
  wire $procmux$6857_Y
  wire $procmux$6858_CMP
  wire $procmux$6860_CMP
  wire width 2 $procmux$6864_Y
  wire $procmux$6865_CMP
  wire $procmux$6866_CMP
  wire $procmux$6868_CMP
  wire width 6 $procmux$6872_Y
  wire $procmux$6873_CMP
  wire $procmux$6874_CMP
  wire $procmux$6876_CMP
  wire width 3 $procmux$6880_Y
  wire $procmux$6881_CMP
  wire $procmux$6883_CMP
  wire width 2 $procmux$6887_Y
  wire $procmux$6888_CMP
  wire $procmux$6890_CMP
  wire width 3 $procmux$6894_Y
  wire $procmux$6895_CMP
  wire $procmux$6897_CMP
  wire $procmux$6910_Y
  wire $procmux$6911_CMP
  wire $procmux$6913_Y
  wire $procmux$6916_CMP
  wire width 6 $procmux$6929_Y
  wire $procmux$6930_CMP
  wire width 6 $procmux$6932_Y
  wire $procmux$6935_CMP
  wire $procmux$6949_Y
  wire $procmux$6950_CMP
  wire $procmux$6952_Y
  wire $procmux$6955_CMP
  wire width 6 $procmux$6969_Y
  wire $procmux$6970_CMP
  wire width 6 $procmux$6972_Y
  wire $procmux$6975_CMP
  wire width 6 $procmux$6990_Y
  wire $procmux$6991_CMP
  wire width 6 $procmux$6993_Y
  wire $procmux$6996_CMP
  wire width 6 $procmux$7012_Y
  wire $procmux$7013_CMP
  wire width 6 $procmux$7015_Y
  wire $procmux$7018_CMP
  wire width 6 $procmux$7035_Y
  wire $procmux$7036_CMP
  wire width 6 $procmux$7038_Y
  wire $procmux$7041_CMP
  wire width 6 $procmux$7059_Y
  wire $procmux$7060_CMP
  wire width 6 $procmux$7062_Y
  wire $procmux$7065_CMP
  wire width 6 $procmux$7084_Y
  wire $procmux$7085_CMP
  wire width 6 $procmux$7087_Y
  wire $procmux$7090_CMP
  wire width 6 $procmux$7110_Y
  wire $procmux$7111_CMP
  wire width 6 $procmux$7113_Y
  wire $procmux$7116_CMP
  wire width 6 $procmux$7137_Y
  wire $procmux$7138_CMP
  wire width 6 $procmux$7140_Y
  wire $procmux$7143_CMP
  wire width 6 $procmux$7165_Y
  wire $procmux$7166_CMP
  wire width 6 $procmux$7168_Y
  wire $procmux$7171_CMP
  wire width 6 $procmux$7194_Y
  wire $procmux$7195_CMP
  wire width 6 $procmux$7197_Y
  wire $procmux$7200_CMP
  wire width 6 $procmux$7224_Y
  wire $procmux$7225_CMP
  wire width 6 $procmux$7227_Y
  wire $procmux$7230_CMP
  wire width 6 $procmux$7255_Y
  wire $procmux$7256_CMP
  wire width 6 $procmux$7258_Y
  wire $procmux$7261_CMP
  wire width 6 $procmux$7287_Y
  wire $procmux$7288_CMP
  wire width 6 $procmux$7290_Y
  wire $procmux$7293_CMP
  wire width 6 $procmux$7320_Y
  wire $procmux$7321_CMP
  wire width 6 $procmux$7323_Y
  wire $procmux$7326_CMP
  wire width 6 $procmux$7354_Y
  wire $procmux$7355_CMP
  wire width 6 $procmux$7357_Y
  wire $procmux$7360_CMP
  wire width 6 $procmux$7389_Y
  wire $procmux$7390_CMP
  wire width 6 $procmux$7392_Y
  wire $procmux$7395_CMP
  wire width 6 $procmux$7425_Y
  wire $procmux$7426_CMP
  wire width 6 $procmux$7428_Y
  wire $procmux$7431_CMP
  wire width 6 $procmux$7462_Y
  wire $procmux$7463_CMP
  wire width 6 $procmux$7465_Y
  wire $procmux$7468_CMP
  wire width 6 $procmux$7500_Y
  wire $procmux$7501_CMP
  wire width 6 $procmux$7503_Y
  wire $procmux$7506_CMP
  wire width 6 $procmux$7539_Y
  wire $procmux$7540_CMP
  wire width 6 $procmux$7542_Y
  wire $procmux$7545_CMP
  wire width 6 $procmux$7579_Y
  wire $procmux$7580_CMP
  wire width 6 $procmux$7582_Y
  wire $procmux$7585_CMP
  wire width 6 $procmux$7620_Y
  wire $procmux$7621_CMP
  wire width 6 $procmux$7623_Y
  wire $procmux$7626_CMP
  wire width 6 $procmux$7662_Y
  wire $procmux$7663_CMP
  wire width 6 $procmux$7665_Y
  wire $procmux$7668_CMP
  wire $procmux$7705_Y
  wire $procmux$7706_CMP
  wire $procmux$7708_Y
  wire $procmux$7711_CMP
  wire width 6 $procmux$7748_Y
  wire $procmux$7749_CMP
  wire width 6 $procmux$7751_Y
  wire $procmux$7754_CMP
  wire $procmux$7792_Y
  wire $procmux$7793_CMP
  wire $procmux$7795_Y
  wire $procmux$7798_CMP
  wire width 6 $procmux$7836_Y
  wire $procmux$7837_CMP
  wire width 6 $procmux$7839_Y
  wire $procmux$7842_CMP
  wire width 6 $procmux$7881_Y
  wire $procmux$7882_CMP
  wire width 6 $procmux$7884_Y
  wire $procmux$7887_CMP
  wire width 6 $procmux$7927_Y
  wire $procmux$7928_CMP
  wire width 6 $procmux$7930_Y
  wire $procmux$7933_CMP
  wire width 6 $procmux$7938_Y
  wire $procmux$7939_CMP
  wire $procmux$7940_CMP
  wire $procmux$7941_CMP
  wire $procmux$7942_CMP
  wire $procmux$7943_CMP
  wire $procmux$7944_CMP
  wire $procmux$7945_CMP
  wire $procmux$7946_CMP
  wire $procmux$7947_CMP
  wire $procmux$7948_CMP
  wire $procmux$7949_CMP
  wire $procmux$7950_CMP
  wire $procmux$7951_CMP
  wire $procmux$7952_CMP
  wire $procmux$7953_CMP
  wire $procmux$7954_CMP
  wire $procmux$7955_CMP
  wire $procmux$7956_CMP
  wire $procmux$7957_CMP
  wire $procmux$7958_CMP
  wire $procmux$7959_CMP
  wire $procmux$7960_CMP
  wire $procmux$7961_CMP
  wire $procmux$7962_CMP
  wire $procmux$7963_CMP
  wire $procmux$7964_CMP
  wire $procmux$7965_CMP
  wire $procmux$7966_CMP
  wire $procmux$7967_CMP
  wire $procmux$7968_CMP
  wire $procmux$7969_CMP
  wire $procmux$7970_CMP
  wire $procmux$7971_CMP
  wire $procmux$7972_CMP
  wire $procmux$7973_CMP
  wire $procmux$7974_CMP
  wire $procmux$7975_CMP
  wire $procmux$7976_CMP
  wire $procmux$7977_CMP
  wire $procmux$7978_CMP
  wire $procmux$7979_CMP
  wire $procmux$7980_CMP
  wire $procmux$7981_CMP
  wire $procmux$7982_CMP
  wire $procmux$7983_CMP
  wire width 6 $procmux$7985_Y
  wire $procmux$7988_CMP
  wire $procmux$7993_Y
  wire $procmux$7994_CMP
  wire $procmux$7995_CMP
  wire $procmux$7996_CMP
  wire $procmux$7997_CMP
  wire $procmux$7999_Y
  wire $procmux$8002_CMP
  wire $procmux$8011_Y
  wire $procmux$8012_CMP
  wire $procmux$8013_CMP
  wire $procmux$8014_CMP
  wire $procmux$8015_CMP
  wire $procmux$8017_Y
  wire $procmux$8020_CMP
  wire $procmux$8033_Y
  wire $procmux$8034_CMP
  wire $procmux$8035_CMP
  wire $procmux$8036_CMP
  wire $procmux$8037_CMP
  wire $procmux$8039_Y
  wire $procmux$8042_CMP
  wire $procmux$8048_Y
  wire $procmux$8051_CMP
  wire $procmux$8057_Y
  wire $procmux$8060_CMP
  wire width 6 $procmux$8066_Y
  wire $procmux$8069_CMP
  wire $procmux$8074_Y
  wire $procmux$8077_CMP
  wire $procmux$8082_Y
  wire $procmux$8085_CMP
  wire width 6 $procmux$8090_Y
  wire $procmux$8093_CMP
  wire $procmux$8099_Y
  wire $procmux$8102_CMP
  wire $procmux$8108_Y
  wire $procmux$8111_CMP
  wire $procmux$8117_Y
  wire $procmux$8118_CMP
  wire $procmux$8120_CMP
  wire $procmux$8126_Y
  wire $procmux$8127_CMP
  wire $procmux$8129_CMP
  wire width 6 $procmux$8135_Y
  wire $procmux$8136_CMP
  wire $procmux$8138_CMP
  wire width 6 $procmux$8143_Y
  wire width 6 $procmux$8146_Y
  wire width 6 $procmux$8148_Y
  wire $procmux$8149_CMP
  wire $procmux$8151_CMP
  wire width 6 $procmux$8158_Y
  wire width 6 $procmux$8160_Y
  wire $procmux$8161_CMP
  wire $procmux$8163_CMP
  wire $procmux$8169_Y
  wire $procmux$8170_CMP
  wire $procmux$8172_CMP
  wire width 6 $procmux$8178_Y
  wire $procmux$8179_CMP
  wire $procmux$8181_CMP
  wire width 6 $procmux$8187_Y
  wire $procmux$8188_CMP
  wire $procmux$8189_CMP
  wire $procmux$8190_CMP
  wire $procmux$8191_CMP
  wire $procmux$8192_CMP
  wire $procmux$8193_CMP
  wire $procmux$8194_CMP
  wire $procmux$8195_CMP
  wire $procmux$8197_CMP
  wire $procmux$8203_Y
  wire $procmux$8204_CMP
  wire $procmux$8206_CMP
  wire $procmux$8212_Y
  wire $procmux$8213_CMP
  wire $procmux$8214_CMP
  wire $procmux$8216_CMP
  wire $procmux$8225_Y
  wire $procmux$8228_CMP
  wire width 3 $procmux$8237_Y
  wire $procmux$8240_CMP
  wire $procmux$8251_Y
  wire $procmux$8255_CMP
  wire width 2 $procmux$8266_Y
  wire $procmux$8270_CMP
  wire width 6 $procmux$8281_Y
  wire $procmux$8285_CMP
  wire width 3 $procmux$8296_Y
  wire $procmux$8300_CMP
  wire $procmux$8312_CMP
  wire $procmux$8324_CMP
  wire width 6 $procmux$8335_Y
  wire $procmux$8336_CMP
  wire $procmux$8337_CMP
  wire $procmux$8338_CMP
  wire $procmux$8339_CMP
  wire $procmux$8340_CMP
  wire $procmux$8341_CMP
  wire $procmux$8343_CMP
  wire $procmux$8357_CMP
  wire width 2 $procmux$8369_Y
  wire $procmux$8372_CMP
  wire $procmux$8386_CMP
  wire width 3 $procmux$8398_Y
  wire $procmux$8401_CMP
  wire $procmux$8413_CMP
  wire $procmux$8425_CMP
  wire $procmux$8429_CMP
  wire $procmux$8431_CMP
  wire $procmux$8433_CMP
  wire $procmux$8436_CMP
  wire $procmux$8439_CMP
  wire $procmux$8441_CMP
  wire $procmux$8443_CMP
  wire $procmux$8447_CMP
  wire $procmux$8449_CMP
  wire $procmux$8451_CMP
  wire $procmux$8453_CMP
  wire $procmux$8454_CMP
  wire $procmux$8455_CMP
  wire $procmux$8457_CMP
  wire $procmux$8460_CMP
  wire $procmux$8462_CMP
  wire $procmux$8464_CMP
  wire $procmux$8470_CMP
  wire $procmux$8472_CMP
  wire $procmux$8474_CMP
  wire $procmux$8475_CMP
  wire $procmux$8476_CMP
  wire $procmux$8477_CMP
  wire $procmux$8479_CMP
  wire $procmux$8482_CMP
  wire $procmux$8484_CMP
  wire $procmux$8486_CMP
  wire $procmux$8492_CMP
  wire $procmux$8498_CMP
  wire $procmux$8500_CMP
  wire $procmux$8502_CMP
  wire $procmux$8508_CMP
  wire $procmux$8514_CMP
  wire $procmux$8516_CMP
  wire $procmux$8518_CMP
  wire $procmux$8522_CMP
  wire $procmux$8524_CMP
  wire $procmux$8527_CMP
  wire $procmux$8528_CMP
  wire $procmux$8530_CMP
  wire $procmux$8533_CMP
  wire $procmux$8535_CMP
  wire $procmux$8537_CMP
  wire $procmux$8552_CMP
  wire $procmux$8567_CMP
  wire $procmux$8582_CMP
  wire width 3 $procmux$8595_Y
  wire $procmux$8598_CMP
  wire $procmux$8611_CMP
  wire $procmux$8624_CMP
  wire $procmux$8632_CMP
  wire $procmux$8634_CMP
  wire $procmux$8642_CMP
  wire $procmux$8650_CMP
  wire $procmux$8658_CMP
  wire $procmux$8660_CMP
  wire $procmux$8664_CMP
  wire width 2 $procmux$8701_Y
  wire $procmux$8702_CMP
  wire $procmux$8703_CMP
  wire $procmux$8704_CMP
  wire width 2 $procmux$8707_Y
  wire $procmux$8710_CMP
  wire $procmux$8713_Y
  wire $procmux$8714_CMP
  wire $procmux$8715_CMP
  wire $procmux$8716_CMP
  wire $procmux$8719_Y
  wire $procmux$8722_CMP
  wire $procmux$8724_Y
  wire $procmux$8727_Y
  wire $procmux$8730_CMP
  wire $procmux$8737_Y
  wire $procmux$8740_CMP
  wire $procmux$8747_Y
  wire $procmux$8750_CMP
  wire $procmux$8757_Y
  wire $procmux$8760_CMP
  wire $procmux$8767_Y
  wire $procmux$8770_CMP
  wire $procmux$8777_Y
  wire $procmux$8780_CMP
  wire $procmux$8787_Y
  wire $procmux$8790_CMP
  wire $procmux$8793_Y
  wire $procmux$8796_Y
  wire $procmux$8799_CMP
  wire $procmux$8807_Y
  wire $procmux$8808_CMP
  wire $procmux$8809_Y
  wire $procmux$8812_CMP
  wire $procmux$8816_Y
  wire $procmux$8817_CMP
  wire $procmux$8818_CMP
  wire $procmux$8819_CMP
  wire $procmux$8820_CMP
  wire $procmux$8821_CMP
  wire $procmux$8822_Y
  wire $procmux$8825_CMP
  wire $procmux$8829_Y
  wire $procmux$8830_CMP
  wire $procmux$8831_Y
  wire $procmux$8834_CMP
  wire $procmux$8839_Y
  wire $procmux$8840_CMP
  wire $procmux$8841_Y
  wire $procmux$8844_CMP
  wire $procmux$8850_Y
  wire $procmux$8851_CMP
  wire $procmux$8852_Y
  wire $procmux$8855_CMP
  wire $procmux$8862_Y
  wire $procmux$8863_CMP
  wire $procmux$8864_Y
  wire $procmux$8867_CMP
  wire $procmux$8872_Y
  wire $procmux$8875_CMP
  wire $procmux$8888_Y
  wire $procmux$8891_CMP
  wire $procmux$8896_Y
  wire $procmux$8899_CMP
  wire $procmux$8904_Y
  wire $procmux$8907_CMP
  wire width 2 $procmux$8912_Y
  wire $procmux$8915_CMP
  wire $procmux$8919_Y
  wire $procmux$8921_Y
  wire $procmux$8922_CMP
  wire $procmux$8924_CMP
  wire $procmux$8928_Y
  wire $procmux$8930_Y
  wire $procmux$8931_CMP
  wire $procmux$8933_CMP
  wire $procmux$8941_CMP
  wire $procmux$8945_Y
  wire $procmux$8946_CMP
  wire $procmux$8947_CMP
  wire $procmux$8949_CMP
  wire $procmux$8954_Y
  wire $procmux$8955_CMP
  wire $procmux$8957_CMP
  wire $procmux$8962_Y
  wire $procmux$8963_CMP
  wire $procmux$8965_CMP
  wire $procmux$8970_Y
  wire $procmux$8971_CMP
  wire $procmux$8973_CMP
  wire $procmux$8978_Y
  wire $procmux$8979_CMP
  wire $procmux$8980_CMP
  wire $procmux$8981_CMP
  wire $procmux$8982_CMP
  wire $procmux$8983_CMP
  wire $procmux$8984_CMP
  wire $procmux$8985_CMP
  wire $procmux$8986_CMP
  wire width 10 $procmux$8987_CMP
  wire $procmux$8987_CTRL
  wire $procmux$8989_Y
  wire $procmux$8992_CMP
  wire width 2 $procmux$8998_Y
  wire $procmux$8999_CMP
  wire $procmux$9000_CMP
  wire $procmux$9001_CMP
  wire $procmux$9002_CMP
  wire width 2 $procmux$9004_Y
  wire $procmux$9007_CMP
  wire width 2 $procmux$9012_Y
  wire $procmux$9013_CMP
  wire $procmux$9014_CMP
  wire $procmux$9015_CMP
  wire $procmux$9016_CMP
  wire $procmux$9017_CMP
  wire $procmux$9018_CMP
  wire $procmux$9019_CMP
  wire width 2 $procmux$9021_Y
  wire $procmux$9024_CMP
  wire $procmux$9030_Y
  wire $procmux$9033_CMP
  wire width 2 $procmux$9039_Y
  wire $procmux$9042_CMP
  wire width 2 $procmux$9048_Y
  wire $procmux$9051_CMP
  wire $procmux$9059_Y
  wire $procmux$9060_CMP
  wire $procmux$9062_Y
  wire $procmux$9064_Y
  wire $procmux$9065_CMP
  wire $procmux$9067_CMP
  wire $procmux$9075_Y
  wire $procmux$9076_CMP
  wire $procmux$9078_Y
  wire $procmux$9080_Y
  wire $procmux$9081_CMP
  wire $procmux$9083_CMP
  wire $procmux$9092_Y
  wire $procmux$9093_CMP
  wire $procmux$9095_Y
  wire $procmux$9097_Y
  wire $procmux$9098_CMP
  wire $procmux$9100_CMP
  wire $procmux$9109_Y
  wire $procmux$9110_CMP
  wire $procmux$9112_Y
  wire $procmux$9114_Y
  wire $procmux$9115_CMP
  wire $procmux$9117_CMP
  wire $procmux$9127_Y
  wire $procmux$9128_CMP
  wire $procmux$9130_Y
  wire $procmux$9132_Y
  wire $procmux$9133_CMP
  wire $procmux$9135_CMP
  wire $procmux$9142_Y
  wire $procmux$9143_CMP
  wire $procmux$9145_CMP
  wire $procmux$9147_CMP
  wire width 2 $procmux$9148_CMP
  wire $procmux$9148_CTRL
  wire $procmux$9150_Y
  wire $procmux$9152_Y
  wire $procmux$9153_CMP
  wire $procmux$9155_CMP
  wire $procmux$9162_Y
  wire $procmux$9164_Y
  wire $procmux$9165_CMP
  wire $procmux$9167_CMP
  wire $procmux$9175_Y
  wire $procmux$9176_CMP
  wire $procmux$9177_Y
  wire $procmux$9178_CMP
  wire $procmux$9179_Y
  wire $procmux$9180_CMP
  wire $procmux$9182_CMP
  wire $procmux$9192_Y
  wire $procmux$9193_CMP
  wire $procmux$9194_Y
  wire $procmux$9195_CMP
  wire $procmux$9197_CMP
  wire $procmux$9205_Y
  wire $procmux$9206_CMP
  wire $procmux$9208_CMP
  wire $procmux$9209_CMP
  wire $procmux$9210_Y
  wire $procmux$9211_CMP
  wire $procmux$9213_CMP
  wire $procmux$9219_Y
  wire $procmux$9220_CMP
  wire $procmux$9222_CMP
  wire width 6 $procmux$9223_CMP
  wire $procmux$9223_CTRL
  wire $procmux$9225_CMP
  wire $procmux$9234_Y
  wire $procmux$9236_Y
  wire $procmux$9237_CMP
  wire $procmux$9239_CMP
  wire width 2 $procmux$9250_Y
  wire $procmux$9251_CMP
  wire $procmux$9252_CMP
  wire $procmux$9254_CMP
  wire $procmux$9264_Y
  wire $procmux$9265_CMP
  wire $procmux$9266_CMP
  wire $procmux$9267_CMP
  wire $procmux$9269_CMP
  wire width 2 $procmux$9280_Y
  wire $procmux$9281_CMP
  wire $procmux$9282_CMP
  wire $procmux$9285_CMP
  wire $procmux$9295_Y
  wire $procmux$9296_CMP
  wire $procmux$9297_CMP
  wire $procmux$9298_CMP
  wire $procmux$9301_CMP
  wire $procmux$9310_Y
  wire $procmux$9313_CMP
  wire $procmux$9324_Y
  wire width 6 $procmux$9325_CMP
  wire $procmux$9325_CTRL
  wire $procmux$9327_CMP
  wire $procmux$9338_Y
  wire $procmux$9342_CMP
  wire $procmux$9354_Y
  wire $procmux$9357_CMP
  wire $procmux$9369_Y
  wire $procmux$9372_CMP
  wire $procmux$9376_CMP
  wire $procmux$9378_CMP
  wire $procmux$9380_CMP
  wire $procmux$9382_CMP
  wire $procmux$9383_CMP
  wire $procmux$9384_CMP
  wire $procmux$9391_CMP
  wire $procmux$9393_CMP
  wire $procmux$9399_CMP
  wire $procmux$9408_CMP
  wire $procmux$9410_CMP
  wire $procmux$9416_CMP
  wire $procmux$9425_CMP
  wire $procmux$9427_CMP
  wire $procmux$9440_Y
  wire $procmux$9443_CMP
  wire $procmux$9456_Y
  wire $procmux$9459_CMP
  wire $procmux$9467_CMP
  wire $procmux$9469_CMP
  wire $procmux$9471_CMP
  wire $procmux$9473_CMP
  wire $procmux$9474_CMP
  wire $procmux$9475_CMP
  wire $procmux$9477_CMP
  wire $procmux$9480_CMP
  wire $procmux$9482_CMP
  wire $procmux$9485_CMP
  wire $procmux$9486_CMP
  wire $procmux$9505_CMP
  wire $procmux$9519_CMP
  wire $procmux$9533_CMP
  wire $procmux$9536_CMP
  wire $procmux$9544_CMP
  wire $procmux$9552_CMP
  wire $procmux$9556_CMP
  wire $procmux$9560_CMP
  wire $procmux$9564_CMP
  wire $procmux$9568_CMP
  wire $procmux$9572_CMP
  wire $procmux$9576_CMP
  wire $procmux$9584_CMP
  wire $procmux$9589_CMP
  wire $procmux$9591_CMP
  wire $procmux$9595_CMP
  wire $procmux$9598_CMP
  wire $procmux$9600_CMP
  wire $procmux$9602_CMP
  wire $procmux$9605_CMP
  wire $procmux$9607_CMP
  wire $procmux$9610_CMP
  wire $procmux$9614_CMP
  wire $procmux$9620_CMP
  wire $procmux$9624_CMP
  wire $procmux$9641_CMP
  wire $procmux$9655_CMP
  wire $procmux$9658_CMP
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:72.34"
  wire output 40 \alu_multicycle_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:68.34"
  wire width 2 output 38 \alu_op_a_mux_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:70.34"
  wire output 39 \alu_op_b_mux_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:67.34"
  wire width 6 output 37 \alu_operator_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:97.34"
  wire output 50 \branch_in_dec_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:34.34"
  wire input 16 \branch_taken_i
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:48.35"
  wire width 2 output 26 \bt_a_mux_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:49.35"
  wire width 3 output 27 \bt_b_mux_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:22.34"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:84.34"
  wire output 10 \csr_access_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:119.16"
  wire width 2 \csr_op
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:85.34"
  wire width 2 output 11 \csr_op_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:88.34"
  wire output 4 \data_req_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:92.34"
  wire output 48 \data_sign_extension_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:90.34"
  wire width 2 output 47 \data_type_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:89.34"
  wire output 5 \data_we_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:76.34"
  wire output 42 \div_en_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:78.34"
  wire output 44 \div_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:30.34"
  wire output 19 \dret_insn_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:27.34"
  wire output 17 \ebrk_insn_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:31.34"
  wire output 20 \ecall_insn_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:35.34"
  wire output 8 \icache_inval_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:43.34"
  wire input 9 \illegal_c_insn_i
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:26.34"
  wire output 6 \illegal_insn_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:46.35"
  wire output 24 \imm_a_mux_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:47.35"
  wire width 3 output 25 \imm_b_mux_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:52.35"
  wire width 32 output 30 \imm_b_type_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:50.35"
  wire width 32 output 28 \imm_i_type_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:54.35"
  wire width 32 output 32 \imm_j_type_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:51.35"
  wire width 32 output 29 \imm_s_type_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:53.35"
  wire width 32 output 31 \imm_u_type_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:38.34"
  wire input 23 \instr_first_cycle_i
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:40.34"
  wire width 32 input 7 \instr_rdata_alu_i
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:39.34"
  wire width 32 input 3 \instr_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:96.34"
  wire output 49 \jump_in_dec_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:33.34"
  wire output 22 \jump_set_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:28.34"
  wire output 18 \mret_insn_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:75.34"
  wire output 41 \mult_en_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:77.34"
  wire output 43 \mult_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:80.34"
  wire width 2 output 45 \multdiv_operator_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:81.34"
  wire width 2 output 46 \multdiv_signed_mode_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:60.34"
  wire width 5 output 12 \rf_raddr_a_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:61.34"
  wire width 5 output 13 \rf_raddr_b_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:63.34"
  wire output 14 \rf_ren_a_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:64.34"
  wire output 15 \rf_ren_b_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:62.34"
  wire width 5 output 36 \rf_waddr_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:58.34"
  wire output 34 \rf_wdata_sel_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:59.34"
  wire output 35 \rf_we_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:23.34"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:116.16"
  wire \use_rs3_d
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:32.34"
  wire output 21 \wfi_insn_o
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:55.35"
  wire width 32 output 33 \zimm_rs1_type_o
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24"
  memory size 32 $auto$proc_rom.cc:155:do_switch$4376
  cell $and $auto$builder.cc:330:Biop$2789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \use_rs3_d
    connect \B $auto$builder.cc:364:Unop$2788
    connect \Y $auto$builder.cc:338:Biop$2790
  end
  cell $eq $auto$builder.cc:330:Biop$2794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op
    connect \B 2'10
    connect \Y $auto$builder.cc:338:Biop$2795
  end
  cell $eq $auto$builder.cc:330:Biop$2796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$2797
  end
  cell $logic_or $auto$builder.cc:330:Biop$2798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2795
    connect \B $auto$builder.cc:338:Biop$2797
    connect \Y $auto$builder.cc:338:Biop$2799
  end
  cell $logic_not $auto$builder.cc:330:Biop$2800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [19:15]
    connect \Y $auto$builder.cc:338:Biop$2801
  end
  cell $logic_and $auto$builder.cc:330:Biop$2802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2799
    connect \B $auto$builder.cc:338:Biop$2801
    connect \Y $auto$builder.cc:338:Biop$2803
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \Y $auto$builder.cc:338:Biop$2817
  end
  cell $logic_not $auto$builder.cc:330:Biop$2836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [26:25]
    connect \Y $auto$builder.cc:338:Biop$2837
  end
  cell $logic_not $auto$builder.cc:330:Biop$2851
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [26:25]
    connect \Y $auto$builder.cc:338:Biop$2852
  end
  cell $eq $auto$builder.cc:330:Biop$2871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [26] \instr_rdata_i [13:12] }
    connect \B 3'101
    connect \Y $auto$builder.cc:338:Biop$2872
  end
  cell $logic_not $auto$builder.cc:330:Biop$2890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \Y $auto$builder.cc:338:Biop$2891
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [19:15]
    connect \Y $auto$builder.cc:338:Biop$2901
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$2902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [11:7]
    connect \Y $auto$builder.cc:338:Biop$2903
  end
  cell $logic_or $auto$builder.cc:330:Biop$2904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2901
    connect \B $auto$builder.cc:338:Biop$2903
    connect \Y $auto$builder.cc:338:Biop$2905
  end
  cell $logic_not $auto$builder.cc:330:Biop$3048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [31:27]
    connect \Y $auto$builder.cc:338:Biop$3049
  end
  cell $eq $auto$builder.cc:330:Biop$3052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [31:27]
    connect \B 5'01000
    connect \Y $auto$builder.cc:338:Biop$3053
  end
  cell $logic_not $auto$builder.cc:330:Biop$3137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \Y $auto$builder.cc:338:Biop$3138
  end
  cell $not $auto$builder.cc:359:Unop$2787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_first_cycle_i
    connect \Y $auto$builder.cc:364:Unop$2788
  end
  cell $not $auto$builder.cc:359:Unop$2827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14]
    connect \Y $auto$builder.cc:364:Unop$2828
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24"
  cell $memrd_v2 $auto$mem.cc:282:emit$4377
    parameter \ABITS 5
    parameter \ARST_VALUE 1'x
    parameter \CE_OVER_SRST 0
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 1
    parameter \COLLISION_X_MASK 0'x
    parameter \INIT_VALUE 1'x
    parameter \MEMID "$auto$proc_rom.cc:155:do_switch$4376"
    parameter \SRST_VALUE 1'x
    parameter \TRANSPARENCY_MASK 0'x
    parameter \WIDTH 1
    connect \ADDR \instr_rdata_i [24:20]
    connect \ARST 1'0
    connect \CLK 1'x
    connect \DATA $auto$proc_rom.cc:154:do_switch$4375
    connect \EN 1'1
    connect \SRST 1'0
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24"
  cell $meminit $auto$mem.cc:328:emit$4378
    parameter \ABITS 32
    parameter \MEMID "$auto$proc_rom.cc:155:do_switch$4376"
    parameter \PRIORITY 0
    parameter \WIDTH 1
    parameter \WORDS 32
    connect \ADDR 0
    connect \DATA 32'11111111111111111111111111111111
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2785
    parameter \WIDTH 5
    connect \A \instr_rdata_i [19:15]
    connect \B \instr_rdata_i [31:27]
    connect \S $auto$builder.cc:338:Biop$2790
    connect \Y \rf_raddr_a_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2834
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2837
    connect \Y $auto$rtlil.cc:2914:Mux$2839
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2849
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2852
    connect \Y $auto$rtlil.cc:2914:Mux$2854
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2993
    parameter \WIDTH 3
    connect \A 3'101
    connect \B 3'010
    connect \S \branch_taken_i
    connect \Y $auto$rtlil.cc:2914:Mux$2996
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3159
    parameter \WIDTH 1
    connect \A \mult_sel_o
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \mult_en_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3163
    parameter \WIDTH 1
    connect \A \div_sel_o
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \div_en_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1123.13-1123.43|designs/src/ibex_sv/ibex_decoder.sv:1121.11-1126.14"
  cell $mux $procmux$6779
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S \instr_rdata_alu_i [14]
    connect \Y $procmux$6779_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.41-1115.12|designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  cell $mux $procmux$6782
    parameter \WIDTH 2
    connect \A $procmux$6779_Y
    connect \B 2'x
    connect \S $auto$builder.cc:338:Biop$3138
    connect \Y $procmux$6782_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6784
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$6782_Y
    connect \S $procmux$6785_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3143
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6785_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$6785_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6790
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$6791_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3147
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6791_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$6791_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.41-1115.12|designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  cell $mux $procmux$6795
    parameter \WIDTH 2
    connect \A $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3143
    connect \B 2'00
    connect \S $auto$builder.cc:338:Biop$3138
    connect \Y $procmux$6795_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6797
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$6795_Y
    connect \S $procmux$6798_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3146
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6798_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$6798_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6803
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'000
    connect \S $procmux$6804_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3145
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6804_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$6804_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.41-1115.12|designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12"
  cell $mux $procmux$6808
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3138
    connect \Y $procmux$6808_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6810
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$6808_Y
    connect \S $procmux$6811_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_a_mux_sel_o$3144
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6811_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$6811_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6815
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$6816_CMP
    connect \Y $procmux$6815_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6816_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6816_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6817
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$6815_Y
    connect \S $procmux$6818_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3130
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6818_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6818_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6822
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S $procmux$6823_CMP
    connect \Y $procmux$6822_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6823_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6823_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6824
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$6822_Y
    connect \S $procmux$6825_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3129
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6825_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6825_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6829
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000000
    connect \S $procmux$6830_CMP
    connect \Y $procmux$6829_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6830_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6830_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6831
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$6829_Y
    connect \S $procmux$6832_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3128
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6832_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6832_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6836
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'000
    connect \S $procmux$6837_CMP
    connect \Y $procmux$6836_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6837_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6837_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6838
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$6836_Y
    connect \S $procmux$6839_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$3127
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6839_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6839_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6843
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S $procmux$6844_CMP
    connect \Y $procmux$6843_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6844_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6844_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6845
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$6843_Y
    connect \S $procmux$6846_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$3126
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6846_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6846_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6850
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'101
    connect \S $procmux$6851_CMP
    connect \Y $procmux$6850_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6851_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6851_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6852
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$6850_Y
    connect \S $procmux$6853_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3125
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6853_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6853_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6857
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3130
    connect \S $procmux$6858_CMP
    connect \Y $procmux$6857_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6858_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6858_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6859
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$6857_Y
    connect \S $procmux$6860_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3136
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6860_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6860_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $pmux $procmux$6864
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { 2'00 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3129 }
    connect \S { $procmux$6866_CMP $procmux$6865_CMP }
    connect \Y $procmux$6864_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6865_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6865_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1088.19-1093.14|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $logic_not $procmux$6866_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \Y $procmux$6866_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6867
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$6864_Y
    connect \S $procmux$6868_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3135
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6868_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6868_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $pmux $procmux$6872
    parameter \S_WIDTH 2
    parameter \WIDTH 6
    connect \A 6'100110
    connect \B { 6'000000 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3128 }
    connect \S { $procmux$6874_CMP $procmux$6873_CMP }
    connect \Y $procmux$6872_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6873_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6873_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1088.19-1093.14|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $logic_not $procmux$6874_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \Y $procmux$6874_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6875
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$6872_Y
    connect \S $procmux$6876_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3134
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6876_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6876_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6880
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$3127
    connect \S $procmux$6881_CMP
    connect \Y $procmux$6880_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6881_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6881_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6882
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$6880_Y
    connect \S $procmux$6883_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$3133
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6883_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6883_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6887
    parameter \WIDTH 2
    connect \A 2'10
    connect \B $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$3126
    connect \S $procmux$6888_CMP
    connect \Y $procmux$6887_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6888_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6888_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6889
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$6887_Y
    connect \S $procmux$6890_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$3132
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6890_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6890_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $mux $procmux$6894
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3125
    connect \S $procmux$6895_CMP
    connect \Y $procmux$6894_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1096.13-1104.16|designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16"
  cell $eq $procmux$6895_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$6895_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6896
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$6894_Y
    connect \S $procmux$6897_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3131
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6897_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$6897_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$6910
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$6911_CMP
    connect \Y $procmux$6910_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$6911_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100110
    connect \Y $procmux$6911_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$6913
    parameter \WIDTH 1
    connect \A $procmux$6910_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$6913_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6915
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$6913_Y
    connect \S $procmux$6916_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3115
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6916_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$6916_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$6929
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$6930_CMP
    connect \Y $procmux$6929_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$6930_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100110
    connect \Y $procmux$6930_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$6932
    parameter \WIDTH 6
    connect \A $procmux$6929_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$6932_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6934
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$6932_Y
    connect \S $procmux$6935_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3114
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6935_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$6935_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$6949
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$6950_CMP
    connect \Y $procmux$6949_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$6950_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100110
    connect \Y $procmux$6950_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$6952
    parameter \WIDTH 1
    connect \A $procmux$6949_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$6952_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6954
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$6952_Y
    connect \S $procmux$6955_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3113
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6955_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$6955_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$6969
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$6970_CMP
    connect \Y $procmux$6969_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$6970_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100110
    connect \Y $procmux$6970_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$6972
    parameter \WIDTH 6
    connect \A $procmux$6969_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$6972_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6974
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$6972_Y
    connect \S $procmux$6975_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3112
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6975_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$6975_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1027.36-1027.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$6990
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$6991_CMP
    connect \Y $procmux$6990_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1027.36-1027.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$6991_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101011
    connect \Y $procmux$6991_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$6993
    parameter \WIDTH 6
    connect \A $procmux$6990_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$6993_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$6995
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$6993_Y
    connect \S $procmux$6996_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3111
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$6996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$6996_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1026.36-1026.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7012
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7013_CMP
    connect \Y $procmux$7012_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1026.36-1026.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101010
    connect \Y $procmux$7013_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7015
    parameter \WIDTH 6
    connect \A $procmux$7012_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7015_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7017
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7015_Y
    connect \S $procmux$7018_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3110
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7018_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1025.36-1025.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7035
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7036_CMP
    connect \Y $procmux$7035_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1025.36-1025.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101001
    connect \Y $procmux$7036_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7038
    parameter \WIDTH 6
    connect \A $procmux$7035_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7038_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7040
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7038_Y
    connect \S $procmux$7041_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3109
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7041_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7041_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1022.36-1022.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7059
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7060_CMP
    connect \Y $procmux$7059_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1022.36-1022.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100101
    connect \Y $procmux$7060_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7062
    parameter \WIDTH 6
    connect \A $procmux$7059_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7062_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7064
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7062_Y
    connect \S $procmux$7065_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3108
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7065_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1021.36-1021.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7084
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7085_CMP
    connect \Y $procmux$7084_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1021.36-1021.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100001
    connect \Y $procmux$7085_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7087
    parameter \WIDTH 6
    connect \A $procmux$7084_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7087_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7089
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7087_Y
    connect \S $procmux$7090_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3107
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7090_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7090_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1020.36-1020.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7110
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7111_CMP
    connect \Y $procmux$7110_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1020.36-1020.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7111_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010100101
    connect \Y $procmux$7111_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7113
    parameter \WIDTH 6
    connect \A $procmux$7110_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7113_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7115
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7113_Y
    connect \S $procmux$7116_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3106
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7116_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7116_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1019.36-1019.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7137
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7138_CMP
    connect \Y $procmux$7137_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1019.36-1019.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7138_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110100101
    connect \Y $procmux$7138_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7140
    parameter \WIDTH 6
    connect \A $procmux$7137_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7140_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7142
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7140_Y
    connect \S $procmux$7143_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3105
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7143_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7143_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1016.36-1016.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7165
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7166_CMP
    connect \Y $procmux$7165_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1016.36-1016.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7166_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100111
    connect \Y $procmux$7166_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7168
    parameter \WIDTH 6
    connect \A $procmux$7165_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7168_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7170
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7168_Y
    connect \S $procmux$7171_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3104
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7171_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7171_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1013.36-1013.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7194
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7195_CMP
    connect \Y $procmux$7194_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1013.36-1013.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100101
    connect \Y $procmux$7195_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7197
    parameter \WIDTH 6
    connect \A $procmux$7194_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7197_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7199
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7197_Y
    connect \S $procmux$7200_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3103
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7200_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7200_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1012.36-1012.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7224
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7225_CMP
    connect \Y $procmux$7224_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1012.36-1012.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7225_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110100001
    connect \Y $procmux$7225_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7227
    parameter \WIDTH 6
    connect \A $procmux$7224_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7227_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7229
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7227_Y
    connect \S $procmux$7230_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3102
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7230_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7230_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1011.36-1011.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7255
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7256_CMP
    connect \Y $procmux$7255_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1011.36-1011.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7256_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010100001
    connect \Y $procmux$7256_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7258
    parameter \WIDTH 6
    connect \A $procmux$7255_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7258_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7260
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7258_Y
    connect \S $procmux$7261_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3101
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7261_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7261_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1010.36-1010.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7287
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7288_CMP
    connect \Y $procmux$7287_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1010.36-1010.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7288_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100001
    connect \Y $procmux$7288_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7290
    parameter \WIDTH 6
    connect \A $procmux$7287_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7290_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7292
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7290_Y
    connect \S $procmux$7293_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3100
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7293_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7293_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1007.36-1007.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7320
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7321_CMP
    connect \Y $procmux$7320_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1007.36-1007.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7321_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000111
    connect \Y $procmux$7321_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7323
    parameter \WIDTH 6
    connect \A $procmux$7320_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7323_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7325
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7323_Y
    connect \S $procmux$7326_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3099
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7326_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7326_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1006.36-1006.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7354
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7355_CMP
    connect \Y $procmux$7354_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1006.36-1006.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7355_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000110
    connect \Y $procmux$7355_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7357
    parameter \WIDTH 6
    connect \A $procmux$7354_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7357_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7359
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7357_Y
    connect \S $procmux$7360_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3098
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7360_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7360_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1005.36-1005.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7389
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7390_CMP
    connect \Y $procmux$7389_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1005.36-1005.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7390_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000100
    connect \Y $procmux$7390_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7392
    parameter \WIDTH 6
    connect \A $procmux$7389_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7392_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7394
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7392_Y
    connect \S $procmux$7395_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3097
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7395_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7395_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1003.36-1003.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7425
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7426_CMP
    connect \Y $procmux$7425_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1003.36-1003.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7426_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100111
    connect \Y $procmux$7426_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7428
    parameter \WIDTH 6
    connect \A $procmux$7425_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7428_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7430
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7428_Y
    connect \S $procmux$7431_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3096
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7431_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7431_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1002.36-1002.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7462
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7463_CMP
    connect \Y $procmux$7462_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1002.36-1002.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7463_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100100
    connect \Y $procmux$7463_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7465
    parameter \WIDTH 6
    connect \A $procmux$7462_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7465_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7467
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7465_Y
    connect \S $procmux$7468_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3095
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7468_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7468_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1001.36-1001.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7500
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7501_CMP
    connect \Y $procmux$7500_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1001.36-1001.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7501_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100100
    connect \Y $procmux$7501_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7503
    parameter \WIDTH 6
    connect \A $procmux$7500_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7503_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7505
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7503_Y
    connect \S $procmux$7506_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3094
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7506_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:999.36-999.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7539
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7540_CMP
    connect \Y $procmux$7539_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:999.36-999.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7540_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101111
    connect \Y $procmux$7540_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7542
    parameter \WIDTH 6
    connect \A $procmux$7539_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7542_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7544
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7542_Y
    connect \S $procmux$7545_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3093
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7545_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7545_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:998.36-998.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7579
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7580_CMP
    connect \Y $procmux$7579_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:998.36-998.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7580_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101110
    connect \Y $procmux$7580_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7582
    parameter \WIDTH 6
    connect \A $procmux$7579_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7582_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7584
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7582_Y
    connect \S $procmux$7585_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3092
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7585_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7585_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:997.36-997.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7620
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7621_CMP
    connect \Y $procmux$7620_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:997.36-997.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7621_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101101
    connect \Y $procmux$7621_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7623
    parameter \WIDTH 6
    connect \A $procmux$7620_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7623_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7625
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7623_Y
    connect \S $procmux$7626_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3091
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7626_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7626_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:996.36-996.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7662
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7663_CMP
    connect \Y $procmux$7662_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:996.36-996.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7663_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101100
    connect \Y $procmux$7663_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7665
    parameter \WIDTH 6
    connect \A $procmux$7662_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7665_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7667
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7665_Y
    connect \S $procmux$7668_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3090
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7668_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7668_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7705
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$7706_CMP
    connect \Y $procmux$7705_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7706_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000101
    connect \Y $procmux$7706_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7708
    parameter \WIDTH 1
    connect \A $procmux$7705_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7708_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7710
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$7708_Y
    connect \S $procmux$7711_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3089
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7711_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7711_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7748
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7749_CMP
    connect \Y $procmux$7748_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7749_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000101
    connect \Y $procmux$7749_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7751
    parameter \WIDTH 6
    connect \A $procmux$7748_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7751_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7753
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7751_Y
    connect \S $procmux$7754_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3088
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7754_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7754_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7792
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$7793_CMP
    connect \Y $procmux$7792_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000001
    connect \Y $procmux$7793_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7795
    parameter \WIDTH 1
    connect \A $procmux$7792_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7795_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7797
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$7795_Y
    connect \S $procmux$7798_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3087
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7798_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7798_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7836
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7837_CMP
    connect \Y $procmux$7836_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7837_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000001
    connect \Y $procmux$7837_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7839
    parameter \WIDTH 6
    connect \A $procmux$7836_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7839_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7841
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7839_Y
    connect \S $procmux$7842_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3086
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7842_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7842_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:982.36-982.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7881
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7882_CMP
    connect \Y $procmux$7881_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:982.36-982.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7882_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010000101
    connect \Y $procmux$7882_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7884
    parameter \WIDTH 6
    connect \A $procmux$7881_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7884_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7886
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7884_Y
    connect \S $procmux$7887_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3085
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7887_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7887_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:981.36-981.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $mux $procmux$7927
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S $procmux$7928_CMP
    connect \Y $procmux$7927_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:981.36-981.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7928_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010000001
    connect \Y $procmux$7928_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7930
    parameter \WIDTH 6
    connect \A $procmux$7927_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7930_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7932
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7930_Y
    connect \S $procmux$7933_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3084
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7933_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7933_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1072.36-1075.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $pmux $procmux$7938
    parameter \S_WIDTH 45
    parameter \WIDTH 6
    connect \A 6'100110
    connect \B { 54'000000000001100101000010000011000100001010001001001000 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3084 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3085 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3086 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3088 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3090 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3091 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3092 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3093 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3094 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3095 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3096 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3097 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3098 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3099 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3100 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3101 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3102 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3103 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3104 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3105 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3106 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3107 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3108 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3109 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3110 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3111 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3112 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3114 48'000000000000000000000000000000000000000000000000 }
    connect \S { $procmux$7983_CMP $procmux$7982_CMP $procmux$7981_CMP $procmux$7980_CMP $procmux$7979_CMP $procmux$7978_CMP $procmux$7977_CMP $procmux$7976_CMP $procmux$7975_CMP $procmux$7974_CMP $procmux$7973_CMP $procmux$7972_CMP $procmux$7971_CMP $procmux$7970_CMP $procmux$7969_CMP $procmux$7968_CMP $procmux$7967_CMP $procmux$7966_CMP $procmux$7965_CMP $procmux$7964_CMP $procmux$7963_CMP $procmux$7962_CMP $procmux$7961_CMP $procmux$7960_CMP $procmux$7959_CMP $procmux$7958_CMP $procmux$7957_CMP $procmux$7956_CMP $procmux$7955_CMP $procmux$7954_CMP $procmux$7953_CMP $procmux$7952_CMP $procmux$7951_CMP $procmux$7950_CMP $procmux$7949_CMP $procmux$7948_CMP $procmux$7947_CMP $procmux$7946_CMP $procmux$7945_CMP $procmux$7944_CMP $procmux$7943_CMP $procmux$7942_CMP $procmux$7941_CMP $procmux$7940_CMP $procmux$7939_CMP }
    connect \Y $procmux$7938_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1072.36-1075.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7939_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001111
    connect \Y $procmux$7939_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1068.36-1071.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7940_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001110
    connect \Y $procmux$7940_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1064.36-1067.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7941_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001101
    connect \Y $procmux$7941_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1060.36-1063.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7942_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001100
    connect \Y $procmux$7942_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1056.36-1059.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7943_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001011
    connect \Y $procmux$7943_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1052.36-1055.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7944_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001010
    connect \Y $procmux$7944_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1048.36-1051.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7945_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001001
    connect \Y $procmux$7945_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1044.36-1047.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7946_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001000
    connect \Y $procmux$7946_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7947_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100110
    connect \Y $procmux$7947_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7948_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100110
    connect \Y $procmux$7948_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1027.36-1027.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7949_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101011
    connect \Y $procmux$7949_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1026.36-1026.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7950_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101010
    connect \Y $procmux$7950_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1025.36-1025.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7951_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101001
    connect \Y $procmux$7951_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1022.36-1022.88|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7952_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100101
    connect \Y $procmux$7952_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1021.36-1021.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7953_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100001
    connect \Y $procmux$7953_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1020.36-1020.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7954_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010100101
    connect \Y $procmux$7954_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1019.36-1019.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7955_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110100101
    connect \Y $procmux$7955_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1016.36-1016.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7956_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100111
    connect \Y $procmux$7956_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1013.36-1013.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7957_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100101
    connect \Y $procmux$7957_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1012.36-1012.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7958_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110100001
    connect \Y $procmux$7958_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1011.36-1011.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7959_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010100001
    connect \Y $procmux$7959_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1010.36-1010.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7960_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100001
    connect \Y $procmux$7960_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1007.36-1007.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7961_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000111
    connect \Y $procmux$7961_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1006.36-1006.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7962_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000110
    connect \Y $procmux$7962_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1005.36-1005.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7963_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000100
    connect \Y $procmux$7963_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1003.36-1003.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7964_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100111
    connect \Y $procmux$7964_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1002.36-1002.87|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7965_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100100
    connect \Y $procmux$7965_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1001.36-1001.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7966_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100100
    connect \Y $procmux$7966_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:999.36-999.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7967_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101111
    connect \Y $procmux$7967_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:998.36-998.86|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7968_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101110
    connect \Y $procmux$7968_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:997.36-997.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7969_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101101
    connect \Y $procmux$7969_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:996.36-996.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7970_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000101100
    connect \Y $procmux$7970_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7971_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000101
    connect \Y $procmux$7971_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7972_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000001
    connect \Y $procmux$7972_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:982.36-982.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7973_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010000101
    connect \Y $procmux$7973_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:981.36-981.85|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7974_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0010000001
    connect \Y $procmux$7974_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:978.36-978.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7975_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000101
    connect \Y $procmux$7975_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:977.36-977.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7976_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000000101
    connect \Y $procmux$7976_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:976.36-976.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7977_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000000001
    connect \Y $procmux$7977_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:975.36-975.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7978_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000000111
    connect \Y $procmux$7978_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:974.36-974.60|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7979_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000000110
    connect \Y $procmux$7979_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:973.36-973.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7980_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000000100
    connect \Y $procmux$7980_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:971.36-971.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7981_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000000010
    connect \Y $procmux$7981_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:970.36-970.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7982_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100000000
    connect \Y $procmux$7982_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:969.36-969.61|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $logic_not $procmux$7983_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \Y $procmux$7983_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7985
    parameter \WIDTH 6
    connect \A $procmux$7938_Y
    connect \B 6'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7985_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$7987
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$7985_Y
    connect \S $procmux$7988_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3116
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$7988_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$7988_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1072.36-1075.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $pmux $procmux$7993
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 4'1111
    connect \S { $procmux$7997_CMP $procmux$7996_CMP $procmux$7995_CMP $procmux$7994_CMP }
    connect \Y $procmux$7993_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1072.36-1075.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001111
    connect \Y $procmux$7994_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1068.36-1071.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7995_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001110
    connect \Y $procmux$7995_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1064.36-1067.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7996_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001101
    connect \Y $procmux$7996_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1060.36-1063.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$7997_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001100
    connect \Y $procmux$7997_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$7999
    parameter \WIDTH 1
    connect \A $procmux$7993_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$7999_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8001
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$7999_Y
    connect \S $procmux$8002_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\div_sel_o$3119
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8002_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1056.36-1059.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $pmux $procmux$8011
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 4'1111
    connect \S { $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP }
    connect \Y $procmux$8011_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1056.36-1059.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001011
    connect \Y $procmux$8012_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1052.36-1055.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001010
    connect \Y $procmux$8013_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1048.36-1051.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001001
    connect \Y $procmux$8014_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1044.36-1047.16|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000001000
    connect \Y $procmux$8015_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8017
    parameter \WIDTH 1
    connect \A $procmux$8011_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8017_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8019
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8017_Y
    connect \S $procmux$8020_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mult_sel_o$3118
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8020_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $pmux $procmux$8033
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3087 $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3089 $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3113 $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3115 }
    connect \S { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP }
    connect \Y $procmux$8033_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1037.15-1040.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8034_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0000100110
    connect \Y $procmux$8034_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1031.15-1034.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0100100110
    connect \Y $procmux$8035_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:990.15-993.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000101
    connect \Y $procmux$8036_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:984.15-987.18|designs/src/ibex_sv/ibex_decoder.sv:967.11-1078.18"
  cell $eq $procmux$8037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_alu_i [31:25] \instr_rdata_alu_i [14:12] }
    connect \B 10'0110000001
    connect \Y $procmux$8037_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8039
    parameter \WIDTH 1
    connect \A $procmux$8033_Y
    connect \B 1'x
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8039_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8041
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8039_Y
    connect \S $procmux$8042_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3117
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8042_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8048
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\use_rs3_d$3083
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8048_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8050
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8048_Y
    connect \S $procmux$8051_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\use_rs3_d$3124
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8051_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8057
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3117
    connect \B $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3082
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8057_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8059
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8057_Y
    connect \S $procmux$8060_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3121
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8060_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8066
    parameter \WIDTH 6
    connect \A $auto$slang_frontend.cc:696:finish$\alu_operator_o$3116
    connect \B $auto$slang_frontend.cc:696:finish$\alu_operator_o$3081
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8066_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8068
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8066_Y
    connect \S $procmux$8069_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3120
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8069_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8074
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8074_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8076
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8074_Y
    connect \S $procmux$8077_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\use_rs3_d$3083
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8077_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8082
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8082_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8084
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8082_Y
    connect \S $procmux$8085_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3082
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8085_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8085_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8090
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'100110
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8090_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8092
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8090_Y
    connect \S $procmux$8093_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3081
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8093_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8093_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8099
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\div_sel_o$3119
    connect \B 1'0
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8099_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8101
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8099_Y
    connect \S $procmux$8102_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\div_sel_o$3123
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8102_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8102_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:925.11-965.14|designs/src/ibex_sv/ibex_decoder.sv:924.9-1079.12"
  cell $mux $procmux$8108
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\mult_sel_o$3118
    connect \B 1'0
    connect \S \instr_rdata_alu_i [26]
    connect \Y $procmux$8108_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8110
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8108_Y
    connect \S $procmux$8111_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mult_sel_o$3122
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8111_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8111_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8117
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$8118_CMP
    connect \Y $procmux$8117_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8118_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8118_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8119
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8117_Y
    connect \S $procmux$8120_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\use_rs3_d$3060
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8120_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8120_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8126
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$8127_CMP
    connect \Y $procmux$8126_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8127_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8127_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8128
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8126_Y
    connect \S $procmux$8129_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3059
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8129_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8129_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8135
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $auto$slang_frontend.cc:696:finish$\alu_operator_o$3057
    connect \S $procmux$8136_CMP
    connect \Y $procmux$8135_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8136_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8136_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8137
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8135_Y
    connect \S $procmux$8138_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3058
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8138_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8138_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:911.17-911.42|designs/src/ibex_sv/ibex_decoder.sv:910.24-912.18"
  cell $mux $procmux$8143
    parameter \WIDTH 6
    connect \A 6'100110
    connect \B 6'001000
    connect \S $auto$builder.cc:338:Biop$3053
    connect \Y $procmux$8143_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:909.17-909.42|designs/src/ibex_sv/ibex_decoder.sv:908.15-912.18"
  cell $mux $procmux$8146
    parameter \WIDTH 6
    connect \A $procmux$8143_Y
    connect \B 6'x
    connect \S $auto$builder.cc:338:Biop$3049
    connect \Y $procmux$8146_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8148
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8146_Y
    connect \S $procmux$8149_CMP
    connect \Y $procmux$8148_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8149_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8149_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8150
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8148_Y
    connect \S $procmux$8151_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3056
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8151_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8151_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:909.17-909.42|designs/src/ibex_sv/ibex_decoder.sv:908.15-912.18"
  cell $mux $procmux$8158
    parameter \WIDTH 6
    connect \A $auto$slang_frontend.cc:696:finish$\alu_operator_o$3056
    connect \B 6'001001
    connect \S $auto$builder.cc:338:Biop$3049
    connect \Y $procmux$8158_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8160
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8158_Y
    connect \S $procmux$8161_CMP
    connect \Y $procmux$8160_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8161_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8161_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8162
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8160_Y
    connect \S $procmux$8163_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3057
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8163_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8163_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8169
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$8170_CMP
    connect \Y $procmux$8169_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8170_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8170_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8171
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8169_Y
    connect \S $procmux$8172_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3029
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8172_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8172_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8178
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'001010
    connect \S $procmux$8179_CMP
    connect \Y $procmux$8178_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8179_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8179_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8180
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8178_Y
    connect \S $procmux$8181_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3028
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8181_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8181_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $pmux $procmux$8187
    parameter \S_WIDTH 8
    parameter \WIDTH 6
    connect \A 6'x
    connect \B { 36'000000100101100110000010000011000100 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3028 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3058 }
    connect \S { $procmux$8195_CMP $procmux$8194_CMP $procmux$8193_CMP $procmux$8192_CMP $procmux$8191_CMP $procmux$8190_CMP $procmux$8189_CMP $procmux$8188_CMP }
    connect \Y $procmux$8187_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8188_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8189_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8189_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:809.19-809.44|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8190_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'111
    connect \Y $procmux$8190_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:808.19-808.43|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'110
    connect \Y $procmux$8191_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:807.19-807.44|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8192_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'100
    connect \Y $procmux$8192_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:806.19-806.45|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'011
    connect \Y $procmux$8193_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:805.19-805.44|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8194_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'010
    connect \Y $procmux$8194_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:804.19-804.44|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $logic_not $procmux$8195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \Y $procmux$8195_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8196
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8187_Y
    connect \S $procmux$8197_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$3061
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8197_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $mux $procmux$8203
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\use_rs3_d$3060
    connect \S $procmux$8204_CMP
    connect \Y $procmux$8203_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8204_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8204_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8205
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8203_Y
    connect \S $procmux$8206_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\use_rs3_d$3063
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8206_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $pmux $procmux$8212
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3029 $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3059 }
    connect \S { $procmux$8214_CMP $procmux$8213_CMP }
    connect \Y $procmux$8212_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:876.13-913.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8213_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:812.13-872.16|designs/src/ibex_sv/ibex_decoder.sv:803.9-917.16"
  cell $eq $procmux$8214_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8214_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8215
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8212_Y
    connect \S $procmux$8216_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3062
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8216_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8216_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:763.29-767.12|designs/src/ibex_sv/ibex_decoder.sv:763.9-767.12"
  cell $mux $procmux$8225
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instr_rdata_alu_i [14]
    connect \Y $procmux$8225_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8227
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8225_Y
    connect \S $procmux$8228_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3006
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8228_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$8228_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:763.29-767.12|designs/src/ibex_sv/ibex_decoder.sv:763.9-767.12"
  cell $mux $procmux$8237
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'000
    connect \S \instr_rdata_alu_i [14]
    connect \Y $procmux$8237_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8239
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$8237_Y
    connect \S $procmux$8240_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3005
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8240_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$8240_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.34-744.12|designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  cell $mux $procmux$8251
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8251_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8254
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8251_Y
    connect \S $procmux$8255_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3000
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8255_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8255_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.34-744.12|designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  cell $mux $procmux$8266
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8266_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8269
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$8266_Y
    connect \S $procmux$8270_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2999
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8270_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8270_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.34-744.12|designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  cell $mux $procmux$8281
    parameter \WIDTH 6
    connect \A 6'000000
    connect \B $auto$slang_frontend.cc:696:finish$\alu_operator_o$2984
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8281_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8284
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8281_Y
    connect \S $procmux$8285_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$2998
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8285_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8285_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:740.34-744.12|designs/src/ibex_sv/ibex_decoder.sv:740.9-751.12"
  cell $mux $procmux$8296
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2914:Mux$2996
    connect \B 3'000
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8296_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8299
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$8296_Y
    connect \S $procmux$8300_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2997
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8300_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8300_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8311
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'000
    connect \S $procmux$8312_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2990
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8312_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8312_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8323
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S $procmux$8324_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2989
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8324_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8324_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:728.20-728.45|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $pmux $procmux$8335
    parameter \S_WIDTH 6
    parameter \WIDTH 6
    connect \A 6'100110
    connect \B 36'010111011000010011010101010100010110
    connect \S { $procmux$8341_CMP $procmux$8340_CMP $procmux$8339_CMP $procmux$8338_CMP $procmux$8337_CMP $procmux$8336_CMP }
    connect \Y $procmux$8335_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:728.20-728.45|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $eq $procmux$8336_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'111
    connect \Y $procmux$8336_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:727.20-727.45|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $eq $procmux$8337_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'110
    connect \Y $procmux$8337_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:726.20-726.44|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $eq $procmux$8338_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'101
    connect \Y $procmux$8338_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:725.20-725.44|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $eq $procmux$8339_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'100
    connect \Y $procmux$8339_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:724.20-724.44|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $eq $procmux$8340_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8340_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:723.20-723.44|designs/src/ibex_sv/ibex_decoder.sv:722.9-730.16"
  cell $logic_not $procmux$8341_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [14:12]
    connect \Y $procmux$8341_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8342
    parameter \WIDTH 6
    connect \A 6'x
    connect \B $procmux$8335_Y
    connect \S $procmux$8343_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$2984
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8343_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8343_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8356
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$8357_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$2983
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8357_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8357_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:705.54-711.12|designs/src/ibex_sv/ibex_decoder.sv:705.9-717.12"
  cell $mux $procmux$8369
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'00
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8369_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8371
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$8369_Y
    connect \S $procmux$8372_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2982
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8372_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8372_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8385
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000000
    connect \S $procmux$8386_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$2981
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8386_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8386_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:705.54-711.12|designs/src/ibex_sv/ibex_decoder.sv:705.9-717.12"
  cell $mux $procmux$8398
    parameter \WIDTH 3
    connect \A 3'101
    connect \B 3'000
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8398_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8400
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$8398_Y
    connect \S $procmux$8401_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2980
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8401_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8401_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8412
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'000
    connect \S $procmux$8413_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2975
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8413_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8413_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8424
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S $procmux$8425_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2974
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8425_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8425_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8428
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$2973 $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$2983 $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3000 $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3006 1'0 $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3136 $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$3147 }
    connect \S { $procmux$8443_CMP $procmux$8441_CMP $procmux$8439_CMP $procmux$8436_CMP $procmux$8433_CMP $procmux$8431_CMP $procmux$8429_CMP }
    connect \Y \alu_op_b_mux_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8429_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8429_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8431_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8431_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8433_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8433_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8436_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$8436_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8439_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8439_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8441_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8441_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8443_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8443_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8446
    parameter \S_WIDTH 10
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2972 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2982 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2999 10'0000100000 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3135 $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$3146 }
    connect \S { $procmux$8464_CMP $procmux$8462_CMP $procmux$8460_CMP $procmux$8457_CMP $procmux$8455_CMP $procmux$8454_CMP $procmux$8453_CMP $procmux$8451_CMP $procmux$8449_CMP $procmux$8447_CMP }
    connect \Y \alu_op_a_mux_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8447_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8447_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8449_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8449_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8451_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8451_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8453_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8453_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:791.21-796.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8454_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010111
    connect \Y $procmux$8454_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:770.20-777.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8455_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$8455_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8457_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$8457_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8460_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8460_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8462_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8462_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8464_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8464_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8469
    parameter \S_WIDTH 10
    parameter \WIDTH 6
    connect \A 6'100110
    connect \B { $auto$slang_frontend.cc:696:finish$\alu_operator_o$2971 $auto$slang_frontend.cc:696:finish$\alu_operator_o$2981 $auto$slang_frontend.cc:696:finish$\alu_operator_o$2998 24'000000000000000000000000 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3061 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3120 $auto$slang_frontend.cc:696:finish$\alu_operator_o$3134 }
    connect \S { $procmux$8486_CMP $procmux$8484_CMP $procmux$8482_CMP $procmux$8479_CMP $procmux$8477_CMP $procmux$8476_CMP $procmux$8475_CMP $procmux$8474_CMP $procmux$8472_CMP $procmux$8470_CMP }
    connect \Y \alu_operator_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8470_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8470_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8472_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8472_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8474_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:791.21-796.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8475_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010111
    connect \Y $procmux$8475_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:783.19-789.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8476_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110111
    connect \Y $procmux$8476_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:770.20-777.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8477_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$8477_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8479_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$8479_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8482_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8482_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8484_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8484_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8486_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8491
    parameter \S_WIDTH 4
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2965 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2975 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2990 $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$3133 }
    connect \S { $procmux$8502_CMP $procmux$8500_CMP $procmux$8498_CMP $procmux$8492_CMP }
    connect \Y \bt_b_mux_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8492_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8492_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8498_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8498_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8500_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8500_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8502_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8502_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8507
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'10
    connect \B { $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2964 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2974 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2989 $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$3132 }
    connect \S { $procmux$8518_CMP $procmux$8516_CMP $procmux$8514_CMP $procmux$8508_CMP }
    connect \Y \bt_a_mux_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8508_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8508_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8514_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8514_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8516_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8516_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8518_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8518_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8521
    parameter \S_WIDTH 8
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2970 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2980 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2997 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3005 6'011011 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3131 $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$3145 }
    connect \S { $procmux$8537_CMP $procmux$8535_CMP $procmux$8533_CMP $procmux$8530_CMP $procmux$8528_CMP $procmux$8527_CMP $procmux$8524_CMP $procmux$8522_CMP }
    connect \Y \imm_b_mux_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8522_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8522_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1087.9-1107.16|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8524_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8524_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:791.21-796.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8527_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010111
    connect \Y $procmux$8527_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:783.19-789.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8528_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110111
    connect \Y $procmux$8528_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:758.21-768.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8530_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$8530_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:720.22-752.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8533_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$8533_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:698.20-718.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8535_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$8535_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8537_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8537_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8551
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$8552_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_b_mux_sel_o$2973
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8552_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8552_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8566
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S $procmux$8567_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_op_a_mux_sel_o$2972
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8567_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8581
    parameter \WIDTH 6
    connect \A 6'x
    connect \B 6'000000
    connect \S $procmux$8582_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\alu_operator_o$2971
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8582_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8582_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:683.54-689.12|designs/src/ibex_sv/ibex_decoder.sv:683.9-695.12"
  cell $mux $procmux$8595
    parameter \WIDTH 3
    connect \A 3'101
    connect \B 3'100
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8595_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8597
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$8595_Y
    connect \S $procmux$8598_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\imm_b_mux_sel_o$2970
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8598_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8610
    parameter \WIDTH 3
    connect \A 3'x
    connect \B 3'000
    connect \S $procmux$8611_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_b_mux_sel_o$2965
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8611_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8611_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8623
    parameter \WIDTH 2
    connect \A 2'x
    connect \B 2'10
    connect \S $procmux$8624_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\bt_a_mux_sel_o$2964
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:676.19-696.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8624_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$8624_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8631
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\use_rs3_d$3063 $auto$slang_frontend.cc:696:finish$\use_rs3_d$3124 }
    connect \S { $procmux$8634_CMP $procmux$8632_CMP }
    connect \Y \use_rs3_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8632_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8632_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8634_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8634_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8641
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\div_sel_o$3123
    connect \S $procmux$8642_CMP
    connect \Y \div_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8642_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8642_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8649
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mult_sel_o$3122
    connect \S $procmux$8650_CMP
    connect \Y \mult_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8650_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8650_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $pmux $procmux$8657
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3062 $auto$slang_frontend.cc:696:finish$\alu_multicycle_o$3121 }
    connect \S { $procmux$8660_CMP $procmux$8658_CMP }
    connect \Y \alu_multicycle_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:920.18-1080.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8658_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8658_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:798.22-918.10|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8660_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$8660_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $mux $procmux$8663
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$slang_frontend.cc:696:finish$\imm_a_mux_sel_o$3144
    connect \S $procmux$8664_CMP
    connect \Y \imm_a_mux_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:1111.9-1127.12|designs/src/ibex_sv/ibex_decoder.sv:670.5-1131.12"
  cell $eq $procmux$8664_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_alu_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8664_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8668
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\rf_we$2950
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \rf_we_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8672
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\branch_in_dec_o$2947
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \branch_in_dec_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8676
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\jump_in_dec_o$2946
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \jump_in_dec_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8680
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\jump_set_o$2940
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \jump_set_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8684
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_access_o$2932
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \csr_access_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8688
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\data_we_o$2929
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \data_we_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:636.23-644.8|designs/src/ibex_sv/ibex_decoder.sv:636.5-644.8"
  cell $mux $procmux$8692
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\data_req_o$2928
    connect \B 1'0
    connect \S \illegal_insn_o
    connect \Y \data_req_o
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:628.7-628.27|designs/src/ibex_sv/ibex_decoder.sv:627.5-629.8"
  cell $mux $procmux$8696
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_insn$2948
    connect \B 1'1
    connect \S \illegal_c_insn_i
    connect \Y \illegal_insn_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:613.22-613.44|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $pmux $procmux$8701
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 6'011011
    connect \S { $procmux$8704_CMP $procmux$8703_CMP $procmux$8702_CMP }
    connect \Y $procmux$8701_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:613.22-613.44|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $eq $procmux$8702_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'11
    connect \Y $procmux$8702_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:612.22-612.42|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $eq $procmux$8703_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'10
    connect \Y $procmux$8703_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:611.22-611.44|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $eq $procmux$8704_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'01
    connect \Y $procmux$8704_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8707
    parameter \WIDTH 2
    connect \A $procmux$8701_Y
    connect \B 2'x
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8707_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8709
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$8707_Y
    connect \S $procmux$8710_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_op$2914
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8710_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8710_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:613.22-613.44|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $pmux $procmux$8713
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 3'000
    connect \S { $procmux$8716_CMP $procmux$8715_CMP $procmux$8714_CMP }
    connect \Y $procmux$8713_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:613.22-613.44|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $eq $procmux$8714_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'11
    connect \Y $procmux$8714_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:612.22-612.42|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $eq $procmux$8715_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'10
    connect \Y $procmux$8715_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:611.22-611.44|designs/src/ibex_sv/ibex_decoder.sv:610.11-615.18"
  cell $eq $procmux$8716_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'01
    connect \Y $procmux$8716_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8719
    parameter \WIDTH 1
    connect \A $procmux$8713_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8719_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8721
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8719_Y
    connect \S $procmux$8722_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_illegal$2915
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8722_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8722_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:607.13-607.39|designs/src/ibex_sv/ibex_decoder.sv:606.11-608.14"
  cell $mux $procmux$8724
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instr_rdata_i [14]
    connect \Y $procmux$8724_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8727
    parameter \WIDTH 1
    connect \A $procmux$8724_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8727_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8729
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8727_Y
    connect \S $procmux$8730_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_ren_a_o$2913
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8730_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8730_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8737
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_illegal$2915
    connect \B $auto$slang_frontend.cc:696:finish$\illegal_insn$2908
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8737_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8739
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8737_Y
    connect \S $procmux$8740_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2925
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8740_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8740_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8747
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\wfi_insn_o$2898
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8747_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8749
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8747_Y
    connect \S $procmux$8750_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\wfi_insn_o$2923
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8750_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8750_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8757
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\ecall_insn_o$2897
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8757_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8759
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8757_Y
    connect \S $procmux$8760_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ecall_insn_o$2922
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8760_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8760_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8767
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\dret_insn_o$2896
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8767_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8769
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8767_Y
    connect \S $procmux$8770_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\dret_insn_o$2921
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8770_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8770_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8777
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mret_insn_o$2895
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8777_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8779
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8777_Y
    connect \S $procmux$8780_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mret_insn_o$2920
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8780_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8780_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8787
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\ebrk_insn_o$2894
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8787_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8789
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8787_Y
    connect \S $procmux$8790_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ebrk_insn_o$2919
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8790_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8790_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:598.13-598.33|designs/src/ibex_sv/ibex_decoder.sv:597.11-599.14"
  cell $mux $procmux$8793
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_insn$2899
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2905
    connect \Y $procmux$8793_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8796
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8793_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8796_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8798
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8796_Y
    connect \S $procmux$8799_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2908
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8799_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8799_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:577.15-577.35|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $mux $procmux$8807
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$8808_CMP
    connect \Y $procmux$8807_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:577.15-577.35|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $logic_not $procmux$8808_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \Y $procmux$8808_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8809
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8807_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8809_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8811
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8809_Y
    connect \S $procmux$8812_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ecall_insn_o$2897
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8812_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8812_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:590.15-590.33|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $pmux $procmux$8816
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 5'00000
    connect \S { $procmux$8821_CMP $procmux$8820_CMP $procmux$8819_CMP $procmux$8818_CMP $procmux$8817_CMP }
    connect \Y $procmux$8816_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:590.15-590.33|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8817_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'000100000101
    connect \Y $procmux$8817_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:587.15-587.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8818_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110010
    connect \Y $procmux$8818_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:584.15-584.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8819_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'001100000010
    connect \Y $procmux$8819_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:581.15-581.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8820_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'000000000001
    connect \Y $procmux$8820_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:577.15-577.35|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $logic_not $procmux$8821_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \Y $procmux$8821_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8822
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8816_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8822_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8824
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8822_Y
    connect \S $procmux$8825_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2899
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8825_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8825_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:590.15-590.33|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $mux $procmux$8829
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$8830_CMP
    connect \Y $procmux$8829_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:590.15-590.33|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8830_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'000100000101
    connect \Y $procmux$8830_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8831
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8829_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8831_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8833
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8831_Y
    connect \S $procmux$8834_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\wfi_insn_o$2898
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8834_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8834_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:587.15-587.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $mux $procmux$8839
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$8840_CMP
    connect \Y $procmux$8839_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:587.15-587.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8840_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110010
    connect \Y $procmux$8840_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8841
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8839_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8841_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8843
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8841_Y
    connect \S $procmux$8844_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\dret_insn_o$2896
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8844_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8844_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:584.15-584.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $mux $procmux$8850
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$8851_CMP
    connect \Y $procmux$8850_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:584.15-584.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8851_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'001100000010
    connect \Y $procmux$8851_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8852
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8850_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8852_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8854
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8852_Y
    connect \S $procmux$8855_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mret_insn_o$2895
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8855_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8855_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:581.15-581.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $mux $procmux$8862
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$8863_CMP
    connect \Y $procmux$8862_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:581.15-581.34|designs/src/ibex_sv/ibex_decoder.sv:574.11-594.18"
  cell $eq $procmux$8863_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'000000000001
    connect \Y $procmux$8863_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8864
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8862_Y
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8864_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8866
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8864_Y
    connect \S $procmux$8867_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ebrk_insn_o$2894
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8867_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8867_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8872
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8872_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8874
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8872_Y
    connect \S $procmux$8875_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we$2927
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8875_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8875_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8888
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8888_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8890
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8888_Y
    connect \S $procmux$8891_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_wdata_sel_o$2924
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8891_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8891_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8896
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\rf_ren_a_o$2913
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8896_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8898
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8896_Y
    connect \S $procmux$8899_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_ren_a_o$2918
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8899_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8899_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8904
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8904_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8906
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8904_Y
    connect \S $procmux$8907_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_access_o$2917
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8907_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8907_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.37-600.12|designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12"
  cell $mux $procmux$8912
    parameter \WIDTH 2
    connect \A $auto$slang_frontend.cc:696:finish$\csr_op$2914
    connect \B 2'00
    connect \S $auto$builder.cc:338:Biop$2891
    connect \Y $procmux$8912_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8914
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$8912_Y
    connect \S $procmux$8915_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_op$2916
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8915_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$8915_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:560.38-563.16|designs/src/ibex_sv/ibex_decoder.sv:560.13-563.16"
  cell $mux $procmux$8919
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8919_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $mux $procmux$8921
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8919_Y
    connect \S $procmux$8922_CMP
    connect \Y $procmux$8921_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $eq $procmux$8922_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8922_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8923
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8921_Y
    connect \S $procmux$8924_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set_o$2884
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8924_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8924_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:560.38-563.16|designs/src/ibex_sv/ibex_decoder.sv:560.13-563.16"
  cell $mux $procmux$8928
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_first_cycle_i
    connect \Y $procmux$8928_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $mux $procmux$8930
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8928_Y
    connect \S $procmux$8931_CMP
    connect \Y $procmux$8930_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $eq $procmux$8931_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8931_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8932
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8930_Y
    connect \S $procmux$8933_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\icache_inval_o$2883
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8933_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8933_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8940
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $procmux$8941_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we$2889
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8941_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8941_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $pmux $procmux$8945
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 2'00
    connect \S { $procmux$8947_CMP $procmux$8946_CMP }
    connect \Y $procmux$8945_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $eq $procmux$8946_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8946_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:549.13-549.36|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $logic_not $procmux$8947_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \Y $procmux$8947_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8948
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8945_Y
    connect \S $procmux$8949_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2888
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8949_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8949_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $mux $procmux$8954
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$8955_CMP
    connect \Y $procmux$8954_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $eq $procmux$8955_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8955_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8956
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8954_Y
    connect \S $procmux$8957_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_in_dec_o$2887
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8957_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8957_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $mux $procmux$8962
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\jump_set_o$2884
    connect \S $procmux$8963_CMP
    connect \Y $procmux$8962_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $eq $procmux$8963_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8963_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8964
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8962_Y
    connect \S $procmux$8965_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set_o$2886
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8965_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8965_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $mux $procmux$8970
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\icache_inval_o$2883
    connect \S $procmux$8971_CMP
    connect \Y $procmux$8970_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:551.19-564.14|designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16"
  cell $eq $procmux$8971_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$8971_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8972
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8970_Y
    connect \S $procmux$8973_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\icache_inval_o$2885
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8973_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$8973_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:529.36-533.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $pmux $procmux$8978
    parameter \S_WIDTH 9
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 9'000000000
    connect \S { $procmux$8987_CTRL $procmux$8986_CMP $procmux$8985_CMP $procmux$8984_CMP $procmux$8983_CMP $procmux$8982_CMP $procmux$8981_CMP $procmux$8980_CMP $procmux$8979_CMP }
    connect \Y $procmux$8978_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:529.36-533.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8979_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001111
    connect \Y $procmux$8979_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:524.36-528.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8980_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001110
    connect \Y $procmux$8980_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:519.36-523.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8981_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001101
    connect \Y $procmux$8981_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:514.36-518.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8982_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001100
    connect \Y $procmux$8982_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:509.36-513.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8983_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001011
    connect \Y $procmux$8983_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:504.36-508.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8984_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001010
    connect \Y $procmux$8984_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:499.36-503.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8985_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001001
    connect \Y $procmux$8985_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:494.36-498.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8986_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001000
    connect \Y $procmux$8986_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $reduce_or $procmux$8987_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A $procmux$8987_CMP
    connect \Y $procmux$8987_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $logic_not $procmux$8987_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \Y $procmux$8987_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0100000000
    connect \Y $procmux$8987_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000010
    connect \Y $procmux$8987_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000011
    connect \Y $procmux$8987_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000100
    connect \Y $procmux$8987_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000110
    connect \Y $procmux$8987_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000111
    connect \Y $procmux$8987_CMP [6]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000001
    connect \Y $procmux$8987_CMP [7]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000000101
    connect \Y $procmux$8987_CMP [8]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:456.36-456.56|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8987_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0100000101
    connect \Y $procmux$8987_CMP [9]
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:443.11-443.61|designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  cell $mux $procmux$8989
    parameter \WIDTH 1
    connect \A $procmux$8978_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$2872
    connect \Y $procmux$8989_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$8991
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$8989_Y
    connect \S $procmux$8992_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2877
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$8992_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$8992_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:524.36-528.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $pmux $procmux$8998
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 8'11011111
    connect \S { $procmux$9002_CMP $procmux$9001_CMP $procmux$9000_CMP $procmux$8999_CMP }
    connect \Y $procmux$8998_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:524.36-528.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$8999_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001110
    connect \Y $procmux$8999_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:514.36-518.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9000_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001100
    connect \Y $procmux$9000_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:504.36-508.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9001_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001010
    connect \Y $procmux$9001_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:499.36-503.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001001
    connect \Y $procmux$9002_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:443.11-443.61|designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  cell $mux $procmux$9004
    parameter \WIDTH 2
    connect \A $procmux$8998_Y
    connect \B 2'x
    connect \S $auto$builder.cc:338:Biop$2872
    connect \Y $procmux$9004_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9006
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$9004_Y
    connect \S $procmux$9007_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\multdiv_signed_mode_o$2876
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9007_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:529.36-533.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $pmux $procmux$9012
    parameter \S_WIDTH 7
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 14'01010110101111
    connect \S { $procmux$9019_CMP $procmux$9018_CMP $procmux$9017_CMP $procmux$9016_CMP $procmux$9015_CMP $procmux$9014_CMP $procmux$9013_CMP }
    connect \Y $procmux$9012_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:529.36-533.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001111
    connect \Y $procmux$9013_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:524.36-528.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001110
    connect \Y $procmux$9014_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:519.36-523.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001101
    connect \Y $procmux$9015_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:514.36-518.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001100
    connect \Y $procmux$9016_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:509.36-513.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001011
    connect \Y $procmux$9017_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:504.36-508.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001010
    connect \Y $procmux$9018_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:499.36-503.16|designs/src/ibex_sv/ibex_decoder.sv:445.11-537.18"
  cell $eq $procmux$9019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 1
    connect \A { \instr_rdata_i [31:25] \instr_rdata_i [14:12] }
    connect \B 10'0000001001
    connect \Y $procmux$9019_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:443.11-443.61|designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  cell $mux $procmux$9021
    parameter \WIDTH 2
    connect \A $procmux$9012_Y
    connect \B 2'x
    connect \S $auto$builder.cc:338:Biop$2872
    connect \Y $procmux$9021_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9023
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$9021_Y
    connect \S $procmux$9024_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\multdiv_operator_o$2875
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9024_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:443.11-443.61|designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  cell $mux $procmux$9030
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_insn$2877
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2872
    connect \Y $procmux$9030_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9032
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9030_Y
    connect \S $procmux$9033_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2880
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9033_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:443.11-443.61|designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  cell $mux $procmux$9039
    parameter \WIDTH 2
    connect \A $auto$slang_frontend.cc:696:finish$\multdiv_signed_mode_o$2876
    connect \B 2'00
    connect \S $auto$builder.cc:338:Biop$2872
    connect \Y $procmux$9039_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9041
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$9039_Y
    connect \S $procmux$9042_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\multdiv_signed_mode_o$2879
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9042_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:443.11-443.61|designs/src/ibex_sv/ibex_decoder.sv:442.9-538.12"
  cell $mux $procmux$9048
    parameter \WIDTH 2
    connect \A $auto$slang_frontend.cc:696:finish$\multdiv_operator_o$2875
    connect \B 2'00
    connect \S $auto$builder.cc:338:Biop$2872
    connect \Y $procmux$9048_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9050
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$9048_Y
    connect \S $procmux$9051_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\multdiv_operator_o$2878
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9051_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:422.19-426.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $mux $procmux$9059
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$9060_CMP
    connect \Y $procmux$9059_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:422.19-426.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00001
    connect \Y $procmux$9060_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9062
    parameter \WIDTH 1
    connect \A $procmux$9059_Y
    connect \B 1'x
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9062_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9064
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9062_Y
    connect \S $procmux$9065_CMP
    connect \Y $procmux$9064_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9065_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9066
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9064_Y
    connect \S $procmux$9067_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2867
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9067_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9067_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:413.19-419.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $mux $procmux$9075
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $auto$slang_frontend.cc:696:finish$\illegal_insn$2861
    connect \S $procmux$9076_CMP
    connect \Y $procmux$9075_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:413.19-419.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9076_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00101
    connect \Y $procmux$9076_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9078
    parameter \WIDTH 1
    connect \A $procmux$9075_Y
    connect \B 1'x
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9078_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9080
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9078_Y
    connect \S $procmux$9081_CMP
    connect \Y $procmux$9080_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9081_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9081_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9082
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9080_Y
    connect \S $procmux$9083_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2862
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9083_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9083_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:413.19-419.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $mux $procmux$9092
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$9093_CMP
    connect \Y $procmux$9092_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:413.19-419.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9093_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00101
    connect \Y $procmux$9093_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9095
    parameter \WIDTH 1
    connect \A $procmux$9092_Y
    connect \B 1'x
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9095_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9097
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9095_Y
    connect \S $procmux$9098_CMP
    connect \Y $procmux$9097_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9098_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9098_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9099
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9097_Y
    connect \S $procmux$9100_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2861
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9100_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9100_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:401.19-410.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $mux $procmux$9109
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $auto$slang_frontend.cc:696:finish$\illegal_insn$2855
    connect \S $procmux$9110_CMP
    connect \Y $procmux$9109_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:401.19-410.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9110_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'01101
    connect \Y $procmux$9110_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9112
    parameter \WIDTH 1
    connect \A $procmux$9109_Y
    connect \B 1'x
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9112_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9114
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9112_Y
    connect \S $procmux$9115_CMP
    connect \Y $procmux$9114_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9115_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9115_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9116
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9114_Y
    connect \S $procmux$9117_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2856
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9117_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9117_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:401.19-410.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $mux $procmux$9127
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$9128_CMP
    connect \Y $procmux$9127_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:401.19-410.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9128_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'01101
    connect \Y $procmux$9128_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9130
    parameter \WIDTH 1
    connect \A $procmux$9127_Y
    connect \B 1'x
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9130_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9132
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9130_Y
    connect \S $procmux$9133_CMP
    connect \Y $procmux$9132_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9133_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9133_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9134
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9132_Y
    connect \S $procmux$9135_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2855
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9135_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9135_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:422.19-426.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $pmux $procmux$9142
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $auto$rtlil.cc:2914:Mux$2854 $auto$slang_frontend.cc:696:finish$\illegal_insn$2856 $auto$slang_frontend.cc:696:finish$\illegal_insn$2862 $auto$slang_frontend.cc:696:finish$\illegal_insn$2867 }
    connect \S { $procmux$9148_CTRL $procmux$9147_CMP $procmux$9145_CMP $procmux$9143_CMP }
    connect \Y $procmux$9142_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:422.19-426.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9143_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00001
    connect \Y $procmux$9143_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:413.19-419.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9145_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00101
    connect \Y $procmux$9145_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:401.19-410.22|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9147_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'01101
    connect \Y $procmux$9147_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:394.28-394.81|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $reduce_or $procmux$9148_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$9148_CMP
    connect \Y $procmux$9148_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:394.28-394.81|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $logic_not $procmux$9148_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \Y $procmux$9148_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:394.28-394.81|designs/src/ibex_sv/ibex_decoder.sv:392.15-430.22"
  cell $eq $procmux$9148_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'01000
    connect \Y $procmux$9148_CMP [1]
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9150
    parameter \WIDTH 1
    connect \A $procmux$9142_Y
    connect \B 1'x
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9150_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9152
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9150_Y
    connect \S $procmux$9153_CMP
    connect \Y $procmux$9152_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9153_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9153_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9154
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9152_Y
    connect \S $procmux$9155_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2868
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9155_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9155_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:390.15-390.65|designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16"
  cell $mux $procmux$9162
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\illegal_insn$2868
    connect \B 1'1
    connect \S \instr_rdata_i [26]
    connect \Y $procmux$9162_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9164
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9162_Y
    connect \S $procmux$9165_CMP
    connect \Y $procmux$9164_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9165_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9165_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9166
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9164_Y
    connect \S $procmux$9167_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2869
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9167_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9167_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24"
  cell $mux $procmux$9175
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $auto$proc_rom.cc:154:do_switch$4375
    connect \S $procmux$9176_CMP
    connect \Y $procmux$9175_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24"
  cell $logic_not $procmux$9176_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [26:25]
    connect \Y $procmux$9176_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $mux $procmux$9177
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9175_Y
    connect \S $procmux$9178_CMP
    connect \Y $procmux$9177_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $eq $procmux$9178_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'01100
    connect \Y $procmux$9178_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9179
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9177_Y
    connect \S $procmux$9180_CMP
    connect \Y $procmux$9179_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9180_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$9180_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9181
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9179_Y
    connect \S $procmux$9182_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2845
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9182_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9182_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:362.26-366.18|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $mux $procmux$9192
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $procmux$9193_CMP
    connect \Y $procmux$9192_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:362.26-366.18|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $eq $procmux$9193_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00001
    connect \Y $procmux$9193_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9194
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9192_Y
    connect \S $procmux$9195_CMP
    connect \Y $procmux$9194_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9195_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$9195_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9196
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9194_Y
    connect \S $procmux$9197_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2844
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9197_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9197_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $pmux $procmux$9205
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $auto$rtlil.cc:2914:Mux$2839 $auto$slang_frontend.cc:696:finish$\illegal_insn$2844 $auto$slang_frontend.cc:696:finish$\illegal_insn$2845 }
    connect \S { $procmux$9209_CMP $procmux$9208_CMP $procmux$9206_CMP }
    connect \Y $procmux$9205_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:368.17-382.24|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $eq $procmux$9206_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'01100
    connect \Y $procmux$9206_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:362.26-366.18|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $eq $procmux$9208_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \B 5'00001
    connect \Y $procmux$9208_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:357.26-357.79|designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20"
  cell $logic_not $procmux$9209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:27]
    connect \Y $procmux$9209_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $mux $procmux$9210
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9205_Y
    connect \S $procmux$9211_CMP
    connect \Y $procmux$9210_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$9211_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9212
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9210_Y
    connect \S $procmux$9213_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2846
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9213_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $pmux $procmux$9219
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $auto$slang_frontend.cc:696:finish$\illegal_insn$2846 $auto$slang_frontend.cc:696:finish$\illegal_insn$2869 }
    connect \S { $procmux$9223_CTRL $procmux$9222_CMP $procmux$9220_CMP }
    connect \Y $procmux$9219_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:389.13-431.16|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9220_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9220_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:356.13-385.20|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9222_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$9222_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $reduce_or $procmux$9223_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $procmux$9223_CMP
    connect \Y $procmux$9223_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $logic_not $procmux$9223_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \Y $procmux$9223_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9223_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'010
    connect \Y $procmux$9223_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9223_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'011
    connect \Y $procmux$9223_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9223_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'100
    connect \Y $procmux$9223_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9223_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'110
    connect \Y $procmux$9223_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:353.19-353.39|designs/src/ibex_sv/ibex_decoder.sv:347.9-435.16"
  cell $eq $procmux$9223_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'111
    connect \Y $procmux$9223_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9224
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9219_Y
    connect \S $procmux$9225_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2870
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9225_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9225_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:322.15-322.35|designs/src/ibex_sv/ibex_decoder.sv:321.13-323.16"
  cell $mux $procmux$9234
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_rdata_i [14]
    connect \Y $procmux$9234_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:319.18-324.14|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $mux $procmux$9236
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9234_Y
    connect \S $procmux$9237_CMP
    connect \Y $procmux$9236_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:319.18-324.14|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $eq $procmux$9237_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'10
    connect \Y $procmux$9237_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9238
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9236_Y
    connect \S $procmux$9239_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2831
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9239_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9239_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:318.18-318.38|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $pmux $procmux$9250
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { $procmux$9252_CMP $procmux$9251_CMP }
    connect \Y $procmux$9250_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:318.18-318.38|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $eq $procmux$9251_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'01
    connect \Y $procmux$9251_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:317.18-317.38|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $logic_not $procmux$9252_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \Y $procmux$9252_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9253
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$9250_Y
    connect \S $procmux$9254_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_type_o$2832
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9254_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9254_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:319.18-324.14|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $pmux $procmux$9264
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { 2'00 $auto$slang_frontend.cc:696:finish$\illegal_insn$2831 }
    connect \S { $procmux$9267_CMP $procmux$9266_CMP $procmux$9265_CMP }
    connect \Y $procmux$9264_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:319.18-324.14|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $eq $procmux$9265_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'10
    connect \Y $procmux$9265_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:318.18-318.38|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $eq $procmux$9266_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'01
    connect \Y $procmux$9266_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:317.18-317.38|designs/src/ibex_sv/ibex_decoder.sv:316.9-328.16"
  cell $logic_not $procmux$9267_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \Y $procmux$9267_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9268
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9264_Y
    connect \S $procmux$9269_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2833
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9269_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9269_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:301.20-301.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $pmux $procmux$9280
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 4'1001
    connect \S { $procmux$9282_CMP $procmux$9281_CMP }
    connect \Y $procmux$9280_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:301.20-301.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $eq $procmux$9281_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'01
    connect \Y $procmux$9281_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:300.20-300.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $logic_not $procmux$9282_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \Y $procmux$9282_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9284
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$9280_Y
    connect \S $procmux$9285_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_type_o$2825
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9285_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9285_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:302.20-302.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $pmux $procmux$9295
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { $auto$slang_frontend.cc:696:finish$\illegal_insn$2824 $auto$slang_frontend.cc:696:finish$\illegal_insn$2824 $auto$slang_frontend.cc:696:finish$\illegal_insn$2824 }
    connect \S { $procmux$9298_CMP $procmux$9297_CMP $procmux$9296_CMP }
    connect \Y $procmux$9295_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:302.20-302.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $eq $procmux$9296_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'10
    connect \Y $procmux$9296_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:301.20-301.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $eq $procmux$9297_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \B 2'01
    connect \Y $procmux$9297_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:300.20-300.41|designs/src/ibex_sv/ibex_decoder.sv:299.9-304.16"
  cell $logic_not $procmux$9298_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [13:12]
    connect \Y $procmux$9298_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9300
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9295_Y
    connect \S $procmux$9301_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2826
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9301_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9301_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:295.11-295.31|designs/src/ibex_sv/ibex_decoder.sv:294.9-296.12"
  cell $mux $procmux$9310
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_rdata_i [14]
    connect \Y $procmux$9310_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9312
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9310_Y
    connect \S $procmux$9313_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2824
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9313_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9313_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $mux $procmux$9324
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $procmux$9325_CTRL
    connect \Y $procmux$9324_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $reduce_or $procmux$9325_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $procmux$9325_CMP
    connect \Y $procmux$9325_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $logic_not $procmux$9325_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \Y $procmux$9325_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $eq $procmux$9325_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'001
    connect \Y $procmux$9325_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $eq $procmux$9325_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'100
    connect \Y $procmux$9325_CMP [2]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $eq $procmux$9325_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'101
    connect \Y $procmux$9325_CMP [3]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $eq $procmux$9325_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'110
    connect \Y $procmux$9325_CMP [4]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:276.20-276.40|designs/src/ibex_sv/ibex_decoder.sv:270.9-278.16"
  cell $eq $procmux$9325_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [14:12]
    connect \B 3'111
    connect \Y $procmux$9325_CMP [5]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9326
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9324_Y
    connect \S $procmux$9327_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2821
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9327_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$9327_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:261.11-261.31|designs/src/ibex_sv/ibex_decoder.sv:260.9-262.12"
  cell $mux $procmux$9338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$2817
    connect \Y $procmux$9338_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9341
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9338_Y
    connect \S $procmux$9342_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2820
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9342_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9342_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:252.34-256.12|designs/src/ibex_sv/ibex_decoder.sv:252.9-259.12"
  cell $mux $procmux$9354
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instr_first_cycle_i
    connect \Y $procmux$9354_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9356
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9354_Y
    connect \S $procmux$9357_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we$2815
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9357_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9357_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:252.34-256.12|designs/src/ibex_sv/ibex_decoder.sv:252.9-259.12"
  cell $mux $procmux$9369
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_first_cycle_i
    connect \Y $procmux$9369_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9371
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9369_Y
    connect \S $procmux$9372_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set_o$2814
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9372_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9372_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9375
    parameter \S_WIDTH 8
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\rf_we$2811 $auto$slang_frontend.cc:696:finish$\rf_we$2815 4'1111 $auto$slang_frontend.cc:696:finish$\rf_we$2889 $auto$slang_frontend.cc:696:finish$\rf_we$2927 }
    connect \S { $procmux$9393_CMP $procmux$9391_CMP $procmux$9384_CMP $procmux$9383_CMP $procmux$9382_CMP $procmux$9380_CMP $procmux$9378_CMP $procmux$9376_CMP }
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we$2950
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9376_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9376_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9378_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$9378_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9380_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9380_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9382_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9382_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:340.9-340.33|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9383_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010111
    connect \Y $procmux$9383_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:336.9-336.33|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9384_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110111
    connect \Y $procmux$9384_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9391_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9391_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9393_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$9393_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9398
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 2'11 $auto$slang_frontend.cc:696:finish$\jump_in_dec_o$2887 }
    connect \S { $procmux$9410_CMP $procmux$9408_CMP $procmux$9399_CMP }
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_in_dec_o$2946
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9399_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$9399_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9408_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9408_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9410_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$9410_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9415
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\jump_set_o$2810 $auto$slang_frontend.cc:696:finish$\jump_set_o$2814 $auto$slang_frontend.cc:696:finish$\jump_set_o$2886 }
    connect \S { $procmux$9427_CMP $procmux$9425_CMP $procmux$9416_CMP }
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set_o$2940
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9416_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$9416_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9425_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9425_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9427_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$9427_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:239.34-243.12|designs/src/ibex_sv/ibex_decoder.sv:239.9-246.12"
  cell $mux $procmux$9440
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \instr_first_cycle_i
    connect \Y $procmux$9440_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9442
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9440_Y
    connect \S $procmux$9443_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we$2811
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9443_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$9443_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:239.34-243.12|designs/src/ibex_sv/ibex_decoder.sv:239.9-246.12"
  cell $mux $procmux$9456
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \instr_first_cycle_i
    connect \Y $procmux$9456_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9458
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$9456_Y
    connect \S $procmux$9459_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set_o$2810
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9459_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$9459_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9466
    parameter \S_WIDTH 11
    parameter \WIDTH 1
    connect \A 1'1
    connect \B { 1'0 $auto$slang_frontend.cc:696:finish$\illegal_insn$2820 $auto$slang_frontend.cc:696:finish$\illegal_insn$2821 $auto$slang_frontend.cc:696:finish$\illegal_insn$2826 $auto$slang_frontend.cc:696:finish$\illegal_insn$2833 2'00 $auto$slang_frontend.cc:696:finish$\illegal_insn$2870 $auto$slang_frontend.cc:696:finish$\illegal_insn$2880 $auto$slang_frontend.cc:696:finish$\illegal_insn$2888 $auto$slang_frontend.cc:696:finish$\illegal_insn$2925 }
    connect \S { $procmux$9486_CMP $procmux$9485_CMP $procmux$9482_CMP $procmux$9480_CMP $procmux$9477_CMP $procmux$9475_CMP $procmux$9474_CMP $procmux$9473_CMP $procmux$9471_CMP $procmux$9469_CMP $procmux$9467_CMP }
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_insn$2948
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9467_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9467_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9469_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$9469_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9471_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9471_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9473_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9473_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:340.9-340.33|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9474_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010111
    connect \Y $procmux$9474_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:336.9-336.33|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9475_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110111
    connect \Y $procmux$9475_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9477_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9477_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9480_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9480_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9482_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$9482_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9485_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9485_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:236.19-247.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9486_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1101111
    connect \Y $procmux$9486_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9504
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$9505_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\branch_in_dec_o$2947
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9505_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$9505_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9518
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$2828
    connect \S $procmux$9519_CMP
    connect \Y \data_sign_extension_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9519_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9519_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9532
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'00
    connect \B { $auto$slang_frontend.cc:696:finish$\data_type_o$2825 $auto$slang_frontend.cc:696:finish$\data_type_o$2832 }
    connect \S { $procmux$9536_CMP $procmux$9533_CMP }
    connect \Y \data_type_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9533_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9533_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9536_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9536_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9543
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$slang_frontend.cc:696:finish$\multdiv_signed_mode_o$2879
    connect \S $procmux$9544_CMP
    connect \Y \multdiv_signed_mode_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9544_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9544_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9551
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$slang_frontend.cc:696:finish$\multdiv_operator_o$2878
    connect \S $procmux$9552_CMP
    connect \Y \multdiv_operator_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9552_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9552_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9555
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\rf_wdata_sel_o$2924
    connect \S $procmux$9556_CMP
    connect \Y \rf_wdata_sel_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9556_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9556_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9559
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\wfi_insn_o$2923
    connect \S $procmux$9560_CMP
    connect \Y \wfi_insn_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9560_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9560_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9563
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\ecall_insn_o$2922
    connect \S $procmux$9564_CMP
    connect \Y \ecall_insn_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9564_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9564_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9567
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\dret_insn_o$2921
    connect \S $procmux$9568_CMP
    connect \Y \dret_insn_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9568_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9568_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9571
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\mret_insn_o$2920
    connect \S $procmux$9572_CMP
    connect \Y \mret_insn_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9572_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9572_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9575
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\ebrk_insn_o$2919
    connect \S $procmux$9576_CMP
    connect \Y \ebrk_insn_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9576_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9576_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9583
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 3'111
    connect \S { $procmux$9591_CMP $procmux$9589_CMP $procmux$9584_CMP }
    connect \Y \rf_ren_b_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9584_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9584_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9589_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9589_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$9591_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9594
    parameter \S_WIDTH 7
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 6'111111 $auto$slang_frontend.cc:696:finish$\rf_ren_a_o$2918 }
    connect \S { $procmux$9610_CMP $procmux$9607_CMP $procmux$9605_CMP $procmux$9602_CMP $procmux$9600_CMP $procmux$9598_CMP $procmux$9595_CMP }
    connect \Y \rf_ren_a_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9595_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9595_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:438.18-539.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9598_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0110011
    connect \Y $procmux$9598_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:343.22-436.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9600_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0010011
    connect \Y $procmux$9600_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9602_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9602_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9605_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:267.22-282.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9607_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100011
    connect \Y $procmux$9607_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:249.20-265.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9610_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1100111
    connect \Y $procmux$9610_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9613
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_access_o$2917
    connect \S $procmux$9614_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_access_o$2932
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9614_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9614_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9619
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\icache_inval_o$2885
    connect \S $procmux$9620_CMP
    connect \Y \icache_inval_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:546.9-568.16|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9620_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0001111
    connect \Y $procmux$9620_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9623
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$slang_frontend.cc:696:finish$\csr_op$2916
    connect \S $procmux$9624_CMP
    connect \Y \csr_op
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:572.9-618.12|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9624_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'1110011
    connect \Y $procmux$9624_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $mux $procmux$9640
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$9641_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_we_o$2929
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9641_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9641_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $pmux $procmux$9654
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 2'11
    connect \S { $procmux$9658_CMP $procmux$9655_CMP }
    connect \Y $auto$slang_frontend.cc:696:finish$\data_req_o$2928
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:307.20-329.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9655_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0000011
    connect \Y $procmux$9655_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:288.21-305.10|designs/src/ibex_sv/ibex_decoder.sv:230.5-624.12"
  cell $eq $procmux$9658_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [6:0]
    connect \B 7'0100011
    connect \Y $procmux$9658_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_decoder.sv:190.7-190.30|designs/src/ibex_sv/ibex_decoder.sv:188.5-191.8"
  cell $mux $procmux$9659
    parameter \WIDTH 2
    connect \A \csr_op
    connect \B 2'00
    connect \S $auto$builder.cc:338:Biop$2803
    connect \Y \csr_op_o
  end
  connect \rf_waddr_o \instr_rdata_i [11:7]
  connect \rf_raddr_b_o \instr_rdata_i [24:20]
  connect \zimm_rs1_type_o { 27'000000000000000000000000000 \instr_rdata_i [19:15] }
  connect \imm_j_type_o { \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [19:12] \instr_rdata_i [20] \instr_rdata_i [30:21] 1'0 }
  connect \imm_u_type_o { \instr_rdata_i [31:12] 12'000000000000 }
  connect \imm_b_type_o { \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [7] \instr_rdata_i [30:25] \instr_rdata_i [11:8] 1'0 }
  connect \imm_s_type_o { \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31:25] \instr_rdata_i [11:7] }
  connect \imm_i_type_o { \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31] \instr_rdata_i [31:20] }
end
attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:11.8"
module \ibex_ex_block$ibex_core.ex_block_i
  wire $auto$builder.cc:364:Unop$1430
  wire $auto$builder.cc:364:Unop$1432
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:48.35"
  wire width 32 output 22 \alu_adder_result_ex_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:61.16"
  wire width 34 \alu_adder_result_ext
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:66.16"
  wire width 64 \alu_imd_val_d
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:67.16"
  wire width 2 \alu_imd_val_we
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:23.35"
  wire input 7 \alu_instr_first_cycle_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:62.32"
  wire \alu_is_equal_result
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:21.35"
  wire width 32 input 5 \alu_operand_a_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:22.35"
  wire width 32 input 6 \alu_operand_b_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:20.35"
  wire width 6 input 4 \alu_operator_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:58.16"
  wire width 32 \alu_result
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:51.35"
  wire output 25 \branch_decision_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:50.35"
  wire width 32 output 24 \branch_target_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:27.35"
  wire width 32 input 8 \bt_a_operand_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:28.35"
  wire width 32 input 9 \bt_b_operand_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:16.35"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:40.35"
  wire input 3 \data_ind_timing_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:33.35"
  wire input 12 \div_en_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:35.35"
  wire input 14 \div_sel_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:53.35"
  wire output 26 \ex_valid_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:44.35"
  wire width 68 output 20 \imd_val_d_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:45.35"
  wire width 68 input 21 \imd_val_q_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:43.35"
  wire width 2 output 19 \imd_val_we_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:32.35"
  wire input 11 \mult_en_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:34.35"
  wire input 13 \mult_sel_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:60.39"
  wire width 33 \multdiv_alu_operand_a
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:60.16"
  wire width 33 \multdiv_alu_operand_b
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:68.16"
  wire width 68 \multdiv_imd_val_d
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:69.16"
  wire width 2 \multdiv_imd_val_we
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:37.35"
  wire width 32 input 16 \multdiv_operand_a_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:38.35"
  wire width 32 input 17 \multdiv_operand_b_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:31.35"
  wire width 2 input 10 \multdiv_operator_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:39.35"
  wire input 18 \multdiv_ready_id_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:58.28"
  wire width 32 \multdiv_result
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:64.16"
  wire \multdiv_sel
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:36.35"
  wire width 2 input 15 \multdiv_signed_mode_i
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:63.16"
  wire \multdiv_valid
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:49.35"
  wire width 32 output 23 \result_ex_o
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:17.35"
  wire input 2 \rst_ni
  cell $or $auto$builder.cc:330:Biop$1410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_sel_i
    connect \B \div_sel_i
    connect \Y \multdiv_sel
  end
  cell $reduce_or $auto$builder.cc:359:Unop$1429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_imd_val_we
    connect \Y $auto$builder.cc:364:Unop$1430
  end
  cell $not $auto$builder.cc:359:Unop$1431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$1430
    connect \Y $auto$builder.cc:364:Unop$1432
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1412
    parameter \WIDTH 34
    connect \A { 2'00 \alu_imd_val_d [63:32] }
    connect \B \multdiv_imd_val_d [67:34]
    connect \S \multdiv_sel
    connect \Y \imd_val_d_o [67:34]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1416
    parameter \WIDTH 34
    connect \A { 2'00 \alu_imd_val_d [31:0] }
    connect \B \multdiv_imd_val_d [33:0]
    connect \S \multdiv_sel
    connect \Y \imd_val_d_o [33:0]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1420
    parameter \WIDTH 2
    connect \A \alu_imd_val_we
    connect \B \multdiv_imd_val_we
    connect \S \multdiv_sel
    connect \Y \imd_val_we_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1424
    parameter \WIDTH 32
    connect \A \alu_result
    connect \B \multdiv_result
    connect \S \multdiv_sel
    connect \Y \result_ex_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1428
    parameter \WIDTH 1
    connect \A $auto$builder.cc:364:Unop$1432
    connect \B \multdiv_valid
    connect \S \multdiv_sel
    connect \Y \ex_valid_o
  end
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:118.5"
  cell \ibex_alu$ibex_core.ex_block_i.alu_i \alu_i
    connect \adder_result_ext_o \alu_adder_result_ext
    connect \adder_result_o \alu_adder_result_ex_o
    connect \comparison_result_o \branch_decision_o
    connect \imd_val_d_o \alu_imd_val_d
    connect \imd_val_q_i { \imd_val_q_i [65:34] \imd_val_q_i [31:0] }
    connect \imd_val_we_o \alu_imd_val_we
    connect \instr_first_cycle_i \alu_instr_first_cycle_i
    connect \is_equal_result_o \alu_is_equal_result
    connect \multdiv_operand_a_i \multdiv_alu_operand_a
    connect \multdiv_operand_b_i \multdiv_alu_operand_b
    connect \multdiv_sel_i \multdiv_sel
    connect \operand_a_i \alu_operand_a_i
    connect \operand_b_i \alu_operand_b_i
    connect \operator_i \alu_operator_i
    connect \result_o \alu_result
  end
  attribute \src "designs/src/ibex_sv/ibex_ex_block.sv:168.7"
  cell \ibex_multdiv_fast$ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i \gen_multdiv_fast.multdiv_i
    connect \alu_adder_ext_i \alu_adder_result_ext
    connect \alu_adder_i \alu_adder_result_ex_o
    connect \alu_operand_a_o \multdiv_alu_operand_a
    connect \alu_operand_b_o \multdiv_alu_operand_b
    connect \clk_i \clk_i
    connect \data_ind_timing_i \data_ind_timing_i
    connect \div_en_i \div_en_i
    connect \div_sel_i \div_sel_i
    connect \equal_to_zero_i \alu_is_equal_result
    connect \imd_val_d_o \multdiv_imd_val_d
    connect \imd_val_q_i \imd_val_q_i
    connect \imd_val_we_o \multdiv_imd_val_we
    connect \mult_en_i \mult_en_i
    connect \mult_sel_i \mult_sel_i
    connect \multdiv_ready_id_i \multdiv_ready_id_i
    connect \multdiv_result_o \multdiv_result
    connect \op_a_i \multdiv_operand_a_i
    connect \op_b_i \multdiv_operand_b_i
    connect \operator_i \multdiv_operator_i
    connect \rst_ni \rst_ni
    connect \signed_mode_i \multdiv_signed_mode_i
    connect \valid_o \multdiv_valid
  end
  connect \branch_target_o \alu_adder_result_ex_o
end
attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:15.8"
module \ibex_fetch_fifo$ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i
  wire $auto$builder.cc:338:Biop$4177
  wire $auto$builder.cc:338:Biop$4183
  wire $auto$builder.cc:338:Biop$4185
  wire $auto$builder.cc:338:Biop$4187
  wire $auto$builder.cc:338:Biop$4191
  wire $auto$builder.cc:338:Biop$4193
  wire $auto$builder.cc:338:Biop$4199
  wire $auto$builder.cc:338:Biop$4203
  wire $auto$builder.cc:338:Biop$4207
  wire $auto$builder.cc:338:Biop$4213
  wire $auto$builder.cc:338:Biop$4218
  wire $auto$builder.cc:338:Biop$4224
  wire $auto$builder.cc:338:Biop$4240
  wire $auto$builder.cc:338:Biop$4260
  wire $auto$builder.cc:338:Biop$4264
  wire $auto$builder.cc:338:Biop$4270
  wire $auto$builder.cc:338:Biop$4282
  wire $auto$builder.cc:338:Biop$4284
  wire $auto$builder.cc:338:Biop$4288
  wire $auto$builder.cc:338:Biop$4304
  wire $auto$builder.cc:338:Biop$4316
  wire $auto$builder.cc:338:Biop$4318
  wire $auto$builder.cc:338:Biop$4322
  wire $auto$builder.cc:338:Biop$4338
  wire $auto$builder.cc:364:Unop$4179
  wire $auto$builder.cc:364:Unop$4181
  wire $auto$builder.cc:364:Unop$4189
  wire $auto$builder.cc:364:Unop$4201
  wire $auto$builder.cc:364:Unop$4205
  wire $auto$builder.cc:364:Unop$4220
  wire $auto$builder.cc:364:Unop$4226
  wire $auto$builder.cc:364:Unop$4248
  wire $auto$builder.cc:364:Unop$4262
  wire $auto$builder.cc:364:Unop$4278
  wire $auto$builder.cc:364:Unop$4286
  wire $auto$builder.cc:364:Unop$4300
  wire $auto$builder.cc:364:Unop$4312
  wire $auto$builder.cc:364:Unop$4320
  wire $auto$builder.cc:364:Unop$4334
  wire $auto$builder.cc:364:Unop$4346
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  wire $auto$slang_frontend.cc:696:finish$\err_q[0]$4360
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  wire $auto$slang_frontend.cc:696:finish$\err_q[1]$4365
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  wire $auto$slang_frontend.cc:696:finish$\err_q[2]$4370
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:153.5-155.8"
  wire width 31 $auto$slang_frontend.cc:696:finish$\instr_addr_q$4258
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:120.7-124.10"
  wire $auto$slang_frontend.cc:696:finish$\out_valid_o$4234
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q[0]$4359
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q[32]$4364
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_q[64]$4369
  wire $procmux$4411_Y
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:58.29"
  wire \addr_incr_two
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:56.29"
  wire \aligned_is_compressed
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:23.33"
  wire width 2 output 3 \busy_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:22.33"
  wire input 4 \clear_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:18.33"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:49.29"
  wire width 3 \entry_en
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:53.29"
  wire \err
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:45.29"
  wire width 3 \err_d
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:53.51"
  wire \err_plus2
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:45.40"
  wire width 3 \err_q
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:53.36"
  wire \err_unaligned
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:27.33"
  wire width 32 input 6 \in_addr_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:29.33"
  wire input 8 \in_err_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:28.33"
  wire width 32 input 7 \in_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:26.33"
  wire input 5 \in_valid_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:60.29"
  wire width 31 \instr_addr_d
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:61.29"
  wire \instr_addr_en
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:59.29"
  wire width 31 \instr_addr_next
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:60.43"
  wire width 31 \instr_addr_q
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:47.29"
  wire width 3 \lowest_free_entry
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:35.33"
  wire width 32 output 12 \out_addr_next_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:34.33"
  wire width 32 output 11 \out_addr_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:37.33"
  wire output 14 \out_err_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:38.33"
  wire output 15 \out_err_plus2_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:36.33"
  wire width 32 output 13 \out_rdata_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:33.33"
  wire input 10 \out_ready_i
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:32.33"
  wire output 9 \out_valid_o
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:51.29"
  wire \pop_fifo
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:52.29"
  wire width 32 \rdata
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:44.29"
  wire width 96 \rdata_d
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:44.40"
  wire width 96 \rdata_q
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:52.36"
  wire width 32 \rdata_unaligned
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:19.33"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:56.52"
  wire \unaligned_is_compressed
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:54.29"
  wire \valid
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:46.29"
  wire width 3 \valid_d
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:48.43"
  wire width 3 \valid_popped
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:48.29"
  wire width 3 \valid_pushed
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:46.40"
  wire width 3 \valid_q
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:54.36"
  wire \valid_unaligned
  cell $or $auto$builder.cc:330:Biop$4169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [0]
    connect \B \in_valid_i
    connect \Y \valid
  end
  cell $and $auto$builder.cc:330:Biop$4176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [0]
    connect \B \err_q [0]
    connect \Y $auto$builder.cc:338:Biop$4177
  end
  cell $or $auto$builder.cc:330:Biop$4182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$4179
    connect \B $auto$builder.cc:364:Unop$4181
    connect \Y $auto$builder.cc:338:Biop$4183
  end
  cell $and $auto$builder.cc:330:Biop$4184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_err_i
    connect \B $auto$builder.cc:338:Biop$4183
    connect \Y $auto$builder.cc:338:Biop$4185
  end
  cell $or $auto$builder.cc:330:Biop$4186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4177
    connect \B $auto$builder.cc:338:Biop$4185
    connect \Y $auto$builder.cc:338:Biop$4187
  end
  cell $and $auto$builder.cc:330:Biop$4190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \err_q [1]
    connect \B $auto$builder.cc:364:Unop$4189
    connect \Y $auto$builder.cc:338:Biop$4191
  end
  cell $or $auto$builder.cc:330:Biop$4192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4191
    connect \B \err_q [0]
    connect \Y $auto$builder.cc:338:Biop$4193
  end
  cell $and $auto$builder.cc:330:Biop$4198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_err_i
    connect \B \valid_q [0]
    connect \Y $auto$builder.cc:338:Biop$4199
  end
  cell $and $auto$builder.cc:330:Biop$4202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4199
    connect \B $auto$builder.cc:364:Unop$4201
    connect \Y $auto$builder.cc:338:Biop$4203
  end
  cell $and $auto$builder.cc:330:Biop$4206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \err_q [1]
    connect \B $auto$builder.cc:364:Unop$4205
    connect \Y $auto$builder.cc:338:Biop$4207
  end
  cell $and $auto$builder.cc:330:Biop$4212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [0]
    connect \B \in_valid_i
    connect \Y $auto$builder.cc:338:Biop$4213
  end
  cell $ne $auto$builder.cc:330:Biop$4217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata [17:16]
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$4218
  end
  cell $and $auto$builder.cc:330:Biop$4221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4218
    connect \B $auto$builder.cc:364:Unop$4220
    connect \Y \unaligned_is_compressed
  end
  cell $ne $auto$builder.cc:330:Biop$4223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata [1:0]
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$4224
  end
  cell $and $auto$builder.cc:330:Biop$4227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4224
    connect \B $auto$builder.cc:364:Unop$4226
    connect \Y \aligned_is_compressed
  end
  cell $and $auto$builder.cc:330:Biop$4239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_ready_i
    connect \B \out_valid_o
    connect \Y $auto$builder.cc:338:Biop$4240
  end
  cell $or $auto$builder.cc:330:Biop$4241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear_i
    connect \B $auto$builder.cc:338:Biop$4240
    connect \Y \instr_addr_en
  end
  cell $add $auto$builder.cc:330:Biop$4249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \B_SIGNED 0
    parameter \B_WIDTH 31
    parameter \Y_WIDTH 31
    connect \A \instr_addr_q
    connect \B { 29'00000000000000000000000000000 $auto$builder.cc:364:Unop$4248 \addr_incr_two }
    connect \Y \instr_addr_next
  end
  cell $and $auto$builder.cc:330:Biop$4259
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \out_ready_i
    connect \B \out_valid_o
    connect \Y $auto$builder.cc:338:Biop$4260
  end
  cell $or $auto$builder.cc:330:Biop$4263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$4262
    connect \B \instr_addr_q [0]
    connect \Y $auto$builder.cc:338:Biop$4264
  end
  cell $and $auto$builder.cc:330:Biop$4265
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4260
    connect \B $auto$builder.cc:338:Biop$4264
    connect \Y \pop_fifo
  end
  cell $and $auto$builder.cc:330:Biop$4269
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_valid_i
    connect \B \lowest_free_entry [0]
    connect \Y $auto$builder.cc:338:Biop$4270
  end
  cell $or $auto$builder.cc:330:Biop$4271
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4270
    connect \B \valid_q [0]
    connect \Y \valid_pushed [0]
  end
  cell $and $auto$builder.cc:330:Biop$4279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_popped [0]
    connect \B $auto$builder.cc:364:Unop$4278
    connect \Y \valid_d [0]
  end
  cell $and $auto$builder.cc:330:Biop$4281
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_pushed [1]
    connect \B \pop_fifo
    connect \Y $auto$builder.cc:338:Biop$4282
  end
  cell $and $auto$builder.cc:330:Biop$4283
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_valid_i
    connect \B \lowest_free_entry [0]
    connect \Y $auto$builder.cc:338:Biop$4284
  end
  cell $and $auto$builder.cc:330:Biop$4287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4284
    connect \B $auto$builder.cc:364:Unop$4286
    connect \Y $auto$builder.cc:338:Biop$4288
  end
  cell $or $auto$builder.cc:330:Biop$4289
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4282
    connect \B $auto$builder.cc:338:Biop$4288
    connect \Y \entry_en [0]
  end
  cell $and $auto$builder.cc:330:Biop$4301
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$4300
    connect \B \valid_q [0]
    connect \Y \lowest_free_entry [1]
  end
  cell $and $auto$builder.cc:330:Biop$4303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_valid_i
    connect \B \lowest_free_entry [1]
    connect \Y $auto$builder.cc:338:Biop$4304
  end
  cell $or $auto$builder.cc:330:Biop$4305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4304
    connect \B \valid_q [1]
    connect \Y \valid_pushed [1]
  end
  cell $and $auto$builder.cc:330:Biop$4313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_popped [1]
    connect \B $auto$builder.cc:364:Unop$4312
    connect \Y \valid_d [1]
  end
  cell $and $auto$builder.cc:330:Biop$4315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_pushed [2]
    connect \B \pop_fifo
    connect \Y $auto$builder.cc:338:Biop$4316
  end
  cell $and $auto$builder.cc:330:Biop$4317
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_valid_i
    connect \B \lowest_free_entry [1]
    connect \Y $auto$builder.cc:338:Biop$4318
  end
  cell $and $auto$builder.cc:330:Biop$4321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4318
    connect \B $auto$builder.cc:364:Unop$4320
    connect \Y $auto$builder.cc:338:Biop$4322
  end
  cell $or $auto$builder.cc:330:Biop$4323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4316
    connect \B $auto$builder.cc:338:Biop$4322
    connect \Y \entry_en [1]
  end
  cell $and $auto$builder.cc:330:Biop$4335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$4334
    connect \B \valid_q [1]
    connect \Y \lowest_free_entry [2]
  end
  cell $and $auto$builder.cc:330:Biop$4337
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_valid_i
    connect \B \lowest_free_entry [2]
    connect \Y $auto$builder.cc:338:Biop$4338
  end
  cell $or $auto$builder.cc:330:Biop$4339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [2]
    connect \B $auto$builder.cc:338:Biop$4338
    connect \Y \valid_pushed [2]
  end
  cell $and $auto$builder.cc:330:Biop$4347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_popped [2]
    connect \B $auto$builder.cc:364:Unop$4346
    connect \Y \valid_d [2]
  end
  cell $and $auto$builder.cc:330:Biop$4349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_valid_i
    connect \B \lowest_free_entry [2]
    connect \Y \entry_en [2]
  end
  cell $not $auto$builder.cc:359:Unop$4178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [0]
    connect \Y $auto$builder.cc:364:Unop$4179
  end
  cell $not $auto$builder.cc:359:Unop$4180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unaligned_is_compressed
    connect \Y $auto$builder.cc:364:Unop$4181
  end
  cell $not $auto$builder.cc:359:Unop$4188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \unaligned_is_compressed
    connect \Y $auto$builder.cc:364:Unop$4189
  end
  cell $not $auto$builder.cc:359:Unop$4200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \err_q [0]
    connect \Y $auto$builder.cc:364:Unop$4201
  end
  cell $not $auto$builder.cc:359:Unop$4204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \err_q [0]
    connect \Y $auto$builder.cc:364:Unop$4205
  end
  cell $not $auto$builder.cc:359:Unop$4219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \err
    connect \Y $auto$builder.cc:364:Unop$4220
  end
  cell $not $auto$builder.cc:359:Unop$4225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \err
    connect \Y $auto$builder.cc:364:Unop$4226
  end
  cell $not $auto$builder.cc:359:Unop$4247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \addr_incr_two
    connect \Y $auto$builder.cc:364:Unop$4248
  end
  cell $not $auto$builder.cc:359:Unop$4261
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \aligned_is_compressed
    connect \Y $auto$builder.cc:364:Unop$4262
  end
  cell $not $auto$builder.cc:359:Unop$4267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [0]
    connect \Y \lowest_free_entry [0]
  end
  cell $not $auto$builder.cc:359:Unop$4277
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear_i
    connect \Y $auto$builder.cc:364:Unop$4278
  end
  cell $not $auto$builder.cc:359:Unop$4285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_fifo
    connect \Y $auto$builder.cc:364:Unop$4286
  end
  cell $not $auto$builder.cc:359:Unop$4299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [1]
    connect \Y $auto$builder.cc:364:Unop$4300
  end
  cell $not $auto$builder.cc:359:Unop$4311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear_i
    connect \Y $auto$builder.cc:364:Unop$4312
  end
  cell $not $auto$builder.cc:359:Unop$4319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_fifo
    connect \Y $auto$builder.cc:364:Unop$4320
  end
  cell $not $auto$builder.cc:359:Unop$4333
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_q [2]
    connect \Y $auto$builder.cc:364:Unop$4334
  end
  cell $not $auto$builder.cc:359:Unop$4345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clear_i
    connect \Y $auto$builder.cc:364:Unop$4346
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4161
    parameter \WIDTH 32
    connect \A \in_rdata_i
    connect \B \rdata_q [31:0]
    connect \S \valid_q [0]
    connect \Y \rdata
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4165
    parameter \WIDTH 1
    connect \A \in_err_i
    connect \B \err_q [0]
    connect \S \valid_q [0]
    connect \Y \err
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4171
    parameter \WIDTH 32
    connect \A { \in_rdata_i [15:0] \rdata [31:16] }
    connect \B { \rdata_q [47:32] \rdata [31:16] }
    connect \S \valid_q [1]
    connect \Y \rdata_unaligned
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4175
    parameter \WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4187
    connect \B $auto$builder.cc:338:Biop$4193
    connect \S \valid_q [1]
    connect \Y \err_unaligned
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4197
    parameter \WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4203
    connect \B $auto$builder.cc:338:Biop$4207
    connect \S \valid_q [1]
    connect \Y \err_plus2
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4211
    parameter \WIDTH 1
    connect \A $auto$builder.cc:338:Biop$4213
    connect \B 1'1
    connect \S \valid_q [1]
    connect \Y \valid_unaligned
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4243
    parameter \WIDTH 1
    connect \A \aligned_is_compressed
    connect \B \unaligned_is_compressed
    connect \S \instr_addr_q [0]
    connect \Y \addr_incr_two
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4251
    parameter \WIDTH 31
    connect \A \instr_addr_next
    connect \B \in_addr_i [31:1]
    connect \S \clear_i
    connect \Y \instr_addr_d
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4273
    parameter \WIDTH 1
    connect \A \valid_pushed [0]
    connect \B \valid_pushed [1]
    connect \S \pop_fifo
    connect \Y \valid_popped [0]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4291
    parameter \WIDTH 32
    connect \A \in_rdata_i
    connect \B \rdata_q [63:32]
    connect \S \valid_q [1]
    connect \Y \rdata_d [31:0]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4295
    parameter \WIDTH 1
    connect \A \in_err_i
    connect \B \err_q [1]
    connect \S \valid_q [1]
    connect \Y \err_d [0]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4307
    parameter \WIDTH 1
    connect \A \valid_pushed [1]
    connect \B \valid_pushed [2]
    connect \S \pop_fifo
    connect \Y \valid_popped [1]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4325
    parameter \WIDTH 32
    connect \A \in_rdata_i
    connect \B \rdata_q [95:64]
    connect \S \valid_q [2]
    connect \Y \rdata_d [63:32]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4329
    parameter \WIDTH 1
    connect \A \in_err_i
    connect \B \err_q [2]
    connect \S \valid_q [2]
    connect \Y \err_d [1]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$4341
    parameter \WIDTH 1
    connect \A \valid_pushed [2]
    connect \B 1'0
    connect \S \pop_fifo
    connect \Y \valid_popped [2]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:230.5"
  cell $dff $driver$err_q[0:0]
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\err_q[0]$4360
    connect \Q \err_q [0]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:230.5"
  cell $dff $driver$err_q[1:1]
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\err_q[1]$4365
    connect \Q \err_q [1]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:230.5"
  cell $dff $driver$err_q[2:2]
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\err_q[2]$4370
    connect \Q \err_q [2]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:152.3"
  cell $dff $driver$instr_addr_q
    parameter \CLK_POLARITY 1
    parameter \WIDTH 31
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_addr_q$4258
    connect \Q \instr_addr_q
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:230.5"
  cell $dff $driver$rdata_q[0]
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q[0]$4359
    connect \Q \rdata_q [31:0]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:230.5"
  cell $dff $driver$rdata_q[1]
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q[32]$4364
    connect \Q \rdata_q [63:32]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:230.5"
  cell $dff $driver$rdata_q[2]
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q[64]$4369
    connect \Q \rdata_q [95:64]
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:221.3"
  cell $aldff $driver$valid_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \AD 3'000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \valid_d
    connect \Q \valid_q
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.24-234.10|designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  cell $mux $procmux$4379
    parameter \WIDTH 1
    connect \A \err_q [1]
    connect \B \err_d [1]
    connect \S \entry_en [1]
    connect \Y $auto$slang_frontend.cc:696:finish$\err_q[1]$4365
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.24-234.10|designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  cell $mux $procmux$4381
    parameter \WIDTH 32
    connect \A \rdata_q [63:32]
    connect \B \rdata_d [63:32]
    connect \S \entry_en [1]
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q[32]$4364
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.24-234.10|designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  cell $mux $procmux$4383
    parameter \WIDTH 1
    connect \A \err_q [0]
    connect \B \err_d [0]
    connect \S \entry_en [0]
    connect \Y $auto$slang_frontend.cc:696:finish$\err_q[0]$4360
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.24-234.10|designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  cell $mux $procmux$4385
    parameter \WIDTH 32
    connect \A \rdata_q [31:0]
    connect \B \rdata_d [31:0]
    connect \S \entry_en [0]
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q[0]$4359
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.24-234.10|designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  cell $mux $procmux$4387
    parameter \WIDTH 1
    connect \A \err_q [2]
    connect \B \in_err_i
    connect \S \entry_en [2]
    connect \Y $auto$slang_frontend.cc:696:finish$\err_q[2]$4370
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:231.24-234.10|designs/src/ibex_sv/ibex_fetch_fifo.sv:231.7-234.10"
  cell $mux $procmux$4389
    parameter \WIDTH 32
    connect \A \rdata_q [95:64]
    connect \B \in_rdata_i
    connect \S \entry_en [2]
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q[64]$4369
  end
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:154.7-154.36|designs/src/ibex_sv/ibex_fetch_fifo.sv:153.5-155.8"
  cell $mux $procmux$4391
    parameter \WIDTH 31
    connect \A \instr_addr_q
    connect \B \instr_addr_d
    connect \S \instr_addr_en
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_addr_q$4258
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:114.24-125.8|designs/src/ibex_sv/ibex_fetch_fifo.sv:114.5-131.8"
  cell $mux $procmux$4395
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \err_plus2
    connect \S \instr_addr_q [0]
    connect \Y \out_err_plus2_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:114.24-125.8|designs/src/ibex_sv/ibex_fetch_fifo.sv:114.5-131.8"
  cell $mux $procmux$4399
    parameter \WIDTH 1
    connect \A \err
    connect \B \err_unaligned
    connect \S \instr_addr_q [0]
    connect \Y \out_err_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:114.24-125.8|designs/src/ibex_sv/ibex_fetch_fifo.sv:114.5-131.8"
  cell $mux $procmux$4403
    parameter \WIDTH 32
    connect \A \rdata
    connect \B \rdata_unaligned
    connect \S \instr_addr_q [0]
    connect \Y \out_rdata_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:114.24-125.8|designs/src/ibex_sv/ibex_fetch_fifo.sv:114.5-131.8"
  cell $mux $procmux$4407
    parameter \WIDTH 1
    connect \A \valid
    connect \B $auto$slang_frontend.cc:696:finish$\out_valid_o$4234
    connect \S \instr_addr_q [0]
    connect \Y \out_valid_o
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:121.9-121.29|designs/src/ibex_sv/ibex_fetch_fifo.sv:120.7-124.10"
  cell $mux $procmux$4411
    parameter \WIDTH 1
    connect \A \valid_unaligned
    connect \B \valid
    connect \S \unaligned_is_compressed
    connect \Y $procmux$4411_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_fetch_fifo.sv:114.24-125.8|designs/src/ibex_sv/ibex_fetch_fifo.sv:114.5-131.8"
  cell $mux $procmux$4413
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4411_Y
    connect \S \instr_addr_q [0]
    connect \Y $auto$slang_frontend.cc:696:finish$\out_valid_o$4234
  end
  connect \err_d [2] \in_err_i
  connect \rdata_d [95:64] \in_rdata_i
  connect \out_addr_next_o { \instr_addr_next 1'0 }
  connect \out_addr_o { \instr_addr_q 1'0 }
  connect \busy_o \valid_q [2:1]
end
attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:19.8"
module \ibex_id_stage$ibex_core.id_stage_i
  wire $auto$builder.cc:338:Biop$1161
  wire $auto$builder.cc:338:Biop$1172
  wire $auto$builder.cc:338:Biop$1174
  wire $auto$builder.cc:338:Biop$1176
  wire $auto$builder.cc:338:Biop$1178
  wire $auto$builder.cc:338:Biop$1182
  wire $auto$builder.cc:338:Biop$1184
  wire $auto$builder.cc:338:Biop$1186
  wire $auto$builder.cc:338:Biop$1193
  wire $auto$builder.cc:338:Biop$1195
  wire $auto$builder.cc:338:Biop$1199
  wire $auto$builder.cc:338:Biop$1201
  wire $auto$builder.cc:338:Biop$1203
  wire $auto$builder.cc:338:Biop$1205
  wire $auto$builder.cc:338:Biop$1207
  wire $auto$builder.cc:338:Biop$1209
  wire $auto$builder.cc:338:Biop$1211
  wire $auto$builder.cc:338:Biop$1218
  wire $auto$builder.cc:338:Biop$1225
  wire $auto$builder.cc:338:Biop$1238
  wire $auto$builder.cc:338:Biop$1280
  wire $auto$builder.cc:338:Biop$1286
  wire $auto$builder.cc:338:Biop$1288
  wire $auto$builder.cc:338:Biop$1310
  wire $auto$builder.cc:338:Biop$1313
  wire $auto$builder.cc:338:Biop$1345
  wire $auto$builder.cc:338:Biop$1347
  wire $auto$builder.cc:338:Biop$1349
  wire $auto$builder.cc:338:Biop$1357
  wire $auto$builder.cc:338:Biop$1361
  wire $auto$builder.cc:338:Biop$1371
  wire $auto$builder.cc:338:Biop$1373
  wire $auto$builder.cc:338:Biop$1379
  wire $auto$builder.cc:338:Biop$1383
  wire $auto$builder.cc:338:Biop$1393
  wire $auto$builder.cc:338:Biop$1397
  wire $auto$builder.cc:338:Biop$1401
  wire $auto$builder.cc:364:Unop$1163
  wire $auto$builder.cc:364:Unop$1353
  wire $auto$builder.cc:364:Unop$1355
  wire $auto$builder.cc:364:Unop$1369
  wire $auto$builder.cc:364:Unop$1377
  wire $auto$builder.cc:364:Unop$1385
  wire $auto$builder.cc:364:Unop$1389
  wire $auto$builder.cc:364:Unop$1391
  wire $auto$builder.cc:364:Unop$1395
  wire $auto$builder.cc:364:Unop$1399
  wire $auto$builder.cc:364:Unop$1403
  wire width 32 $auto$rtlil.cc:2914:Mux$1136
  wire $auto$rtlil.cc:2914:Mux$1282
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:770.15-772.18"
  wire $auto$slang_frontend.cc:696:finish$\branch_not_set$1291
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\branch_not_set$1299
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\branch_not_set$1323
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\branch_set_d$1298
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\branch_set_d$1322
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:505.7-508.10"
  wire $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1189
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:510.7-515.10"
  wire $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1214
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:509.14-516.8"
  wire $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1215
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:742.15-749.18"
  wire $auto$slang_frontend.cc:696:finish$\id_fsm_d$1267
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18"
  wire $auto$slang_frontend.cc:696:finish$\id_fsm_d$1274
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\id_fsm_d$1306
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  wire $auto$slang_frontend.cc:696:finish$\id_fsm_d$1319
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\id_fsm_d$1330
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:387.16-389.10"
  wire width 34 $auto$slang_frontend.cc:696:finish$\imd_val_q[0]$1159
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:387.16-389.10"
  wire width 34 $auto$slang_frontend.cc:696:finish$\imd_val_q[34]$1151
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\jump_set$1300
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\jump_set$1324
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\perf_branch_o$1296
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\perf_branch_o$1320
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18"
  wire $auto$slang_frontend.cc:696:finish$\rf_we_raw$1273
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\rf_we_raw$1304
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:797.11-799.14"
  wire $auto$slang_frontend.cc:696:finish$\rf_we_raw$1311
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\rf_we_raw$1328
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\stall_alu$1305
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_alu$1329
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\stall_branch$1302
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_branch$1317
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_branch$1326
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\stall_jump$1303
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_jump$1318
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_jump$1327
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18"
  wire $auto$slang_frontend.cc:696:finish$\stall_multdiv$1272
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  wire $auto$slang_frontend.cc:696:finish$\stall_multdiv$1301
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_multdiv$1316
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  wire $auto$slang_frontend.cc:696:finish$\stall_multdiv$1325
  wire $procmux$11429_Y
  wire $procmux$11432_Y
  wire $procmux$11437_Y
  wire $procmux$11440_Y
  wire $procmux$11445_Y
  wire $procmux$11448_Y
  wire $procmux$11453_Y
  wire $procmux$11456_Y
  wire $procmux$11460_Y
  wire $procmux$11462_Y
  wire $procmux$11468_Y
  wire $procmux$11471_CMP
  wire $procmux$11476_Y
  wire $procmux$11479_CMP
  wire $procmux$11484_Y
  wire $procmux$11487_CMP
  wire $procmux$11492_Y
  wire $procmux$11495_CMP
  wire $procmux$11500_Y
  wire $procmux$11503_CMP
  wire $procmux$11508_Y
  wire $procmux$11511_CMP
  wire $procmux$11516_Y
  wire $procmux$11519_CMP
  wire $procmux$11524_Y
  wire $procmux$11527_CMP
  wire $procmux$11532_Y
  wire $procmux$11535_CMP
  wire $procmux$11548_Y
  wire $procmux$11551_CMP
  wire $procmux$11558_Y
  wire $procmux$11560_Y
  wire $procmux$11569_Y
  wire $procmux$11571_Y
  wire $procmux$11573_Y
  wire $procmux$11582_Y
  wire $procmux$11584_Y
  wire $procmux$11586_Y
  wire $procmux$11595_Y
  wire $procmux$11597_Y
  wire $procmux$11599_Y
  wire $procmux$11605_Y
  wire $procmux$11612_Y
  wire $procmux$11622_Y
  wire $procmux$11624_Y
  wire $procmux$11630_Y
  wire $procmux$11632_Y
  wire $procmux$11638_Y
  wire $procmux$11642_Y
  wire $procmux$11649_Y
  wire $procmux$11651_Y
  wire $procmux$11659_Y
  wire $procmux$11661_Y
  wire $procmux$11671_Y
  wire $procmux$11673_Y
  wire $procmux$11680_Y
  wire $procmux$11682_Y
  wire $procmux$11690_Y
  wire $procmux$11692_Y
  wire $procmux$11700_Y
  wire $procmux$11702_Y
  wire $procmux$11720_Y
  wire $procmux$11722_Y
  wire $procmux$11759_Y
  wire $procmux$11761_Y
  wire $procmux$11767_Y
  wire $procmux$11778_Y
  wire $procmux$11784_CMP
  wire $procmux$11792_CMP
  wire $procmux$11793_CMP
  wire $procmux$11794_CMP
  wire $procmux$11795_CMP
  wire $procmux$11796_CMP
  wire $procmux$11797_CMP
  wire $procmux$11799_CMP
  wire $procmux$11800_CMP
  wire $procmux$11801_CMP
  wire $procmux$11802_CMP
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:248.16"
  wire \alu_multicycle_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:246.16"
  wire width 2 \alu_op_a_mux_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:246.34"
  wire width 2 \alu_op_a_mux_sel_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:247.16"
  wire \alu_op_b_mux_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:247.34"
  wire \alu_op_b_mux_sel_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:70.39"
  wire width 32 output 32 \alu_operand_a_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:71.39"
  wire width 32 output 33 \alu_operand_b_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:69.39"
  wire width 6 output 31 \alu_operator_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:49.39"
  wire input 18 \branch_decision_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:198.16"
  wire \branch_in_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:201.16"
  wire \branch_not_set
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:200.16"
  wire \branch_set
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:200.28"
  wire \branch_set_d
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:253.16"
  attribute \unused_bits "0 1"
  wire width 2 \bt_a_mux_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:79.39"
  wire width 32 output 37 \bt_a_operand_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:254.16"
  attribute \unused_bits "0 1 2"
  wire width 3 \bt_b_mux_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:80.39"
  wire width 32 output 38 \bt_b_operand_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:29.39"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:210.16"
  wire \controller_run
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:94.39"
  wire output 48 \csr_access_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:125.39"
  wire input 70 \csr_mstatus_mie_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:105.39"
  wire input 59 \csr_mstatus_tw_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:103.39"
  wire width 32 output 57 \csr_mtval_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:96.39"
  wire output 50 \csr_op_en_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:95.39"
  wire width 2 output 49 \csr_op_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:274.16"
  wire \csr_pipe_flush
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:146.39"
  wire width 32 input 84 \csr_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:101.39"
  wire output 55 \csr_restore_dret_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:100.39"
  wire output 54 \csr_restore_mret_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:102.39"
  wire output 56 \csr_save_cause_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:98.39"
  wire output 52 \csr_save_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:97.39"
  wire output 51 \csr_save_if_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:99.39"
  wire output 53 \csr_save_wb_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:32.39"
  wire output 7 \ctrl_busy_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:107.39"
  wire input 61 \data_ind_timing_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:136.39"
  wire width 3 output 77 \debug_cause_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:137.39"
  wire output 78 \debug_csr_save_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:140.39"
  wire input 80 \debug_ebreakm_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:141.39"
  wire input 81 \debug_ebreaku_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:135.39"
  wire output 76 \debug_mode_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:138.39"
  wire input 6 \debug_req_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:139.39"
  wire input 79 \debug_single_step_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:261.27"
  wire \div_en_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:84.39"
  wire output 40 \div_en_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:86.39"
  wire output 42 \div_sel_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:192.16"
  wire \dret_insn_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:190.16"
  wire \ebrk_insn
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:193.16"
  wire \ecall_insn_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:168.39"
  wire output 99 \en_wb_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:66.39"
  wire input 29 \ex_valid_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:57.39"
  wire width 6 output 24 \exc_cause_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:56.39"
  wire width 2 output 23 \exc_pc_mux_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:218.16"
  wire \flush_id
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:962.11"
  attribute \unused_bits "0"
  wire \gen_no_stall_mem.unused_wb_exception
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:46.39"
  wire output 17 \icache_inval_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:709.22"
  wire \id_fsm_d
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:709.12"
  wire \id_fsm_q
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:45.39"
  wire output 16 \id_in_ready_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:59.39"
  wire input 25 \illegal_c_insn_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:106.39"
  wire input 60 \illegal_csr_insn_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:189.16"
  wire \illegal_insn_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:33.39"
  wire output 8 \illegal_insn_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:75.39"
  wire width 68 input 35 \imd_val_d_ex_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:76.39"
  wire width 68 output 36 \imd_val_q_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:74.39"
  wire width 2 input 34 \imd_val_we_ex_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:229.16"
  wire width 32 \imm_a
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:256.16"
  wire \imm_a_mux_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:230.16"
  wire width 32 \imm_b
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:257.16"
  wire width 3 \imm_b_mux_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:257.31"
  wire width 3 \imm_b_mux_sel_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:224.16"
  wire width 32 \imm_b_type
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:222.16"
  wire width 32 \imm_i_type
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:226.16"
  wire width 32 \imm_j_type
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:223.16"
  wire width 32 \imm_s_type
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:225.16"
  wire width 32 \imm_u_type
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:41.39"
  wire input 13 \instr_bp_taken_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:208.16"
  wire \instr_executing
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:60.39"
  wire input 26 \instr_fetch_err_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:61.39"
  wire input 27 \instr_fetch_err_plus2_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:43.39"
  wire output 14 \instr_first_cycle_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:183.39"
  wire output 111 \instr_id_done_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:40.39"
  wire input 12 \instr_is_compressed_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:170.39"
  wire output 101 \instr_perf_count_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:38.39"
  wire width 32 input 10 \instr_rdata_alu_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:39.39"
  wire width 16 input 11 \instr_rdata_c_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:37.39"
  wire width 32 input 4 \instr_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:42.39"
  wire output 3 \instr_req_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:169.39"
  wire width 2 output 100 \instr_type_wb_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:44.39"
  wire output 15 \instr_valid_clear_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:36.39"
  wire input 9 \instr_valid_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:128.39"
  wire input 5 \irq_nm_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:126.39"
  wire input 71 \irq_pending_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:127.39"
  wire width 18 input 72 \irqs_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:203.16"
  wire \jump_in_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:205.16"
  wire \jump_set
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:204.16"
  wire \jump_set_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:121.39"
  wire input 68 \lsu_addr_incr_req_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:122.39"
  wire width 32 input 69 \lsu_addr_last_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:131.39"
  wire input 74 \lsu_load_err_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:270.25"
  wire \lsu_req_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:116.39"
  wire input 67 \lsu_req_done_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:110.39"
  wire output 62 \lsu_req_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:67.39"
  wire input 30 \lsu_resp_valid_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:113.39"
  wire output 65 \lsu_sign_ext_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:132.39"
  wire input 75 \lsu_store_err_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:112.39"
  wire width 2 output 64 \lsu_type_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:114.39"
  wire width 32 output 66 \lsu_wdata_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:111.39"
  wire output 63 \lsu_we_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:191.16"
  wire \mret_insn_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:260.28"
  wire \mult_en_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:83.39"
  wire output 39 \mult_en_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:85.39"
  wire output 41 \mult_sel_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:262.16"
  wire \multdiv_en_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:89.39"
  wire width 32 output 45 \multdiv_operand_a_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:90.39"
  wire width 32 output 46 \multdiv_operand_b_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:87.39"
  wire width 2 output 43 \multdiv_operator_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:91.39"
  wire output 47 \multdiv_ready_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:88.39"
  wire width 2 output 44 \multdiv_signed_mode_ex_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:219.16"
  wire \multicycle_done
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:129.39"
  wire output 73 \nmi_mode_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:55.39"
  wire output 22 \nt_branch_mispredict_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:172.39"
  wire input 103 \outstanding_load_wb_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:173.39"
  wire input 104 \outstanding_store_wb_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:63.39"
  wire width 32 input 28 \pc_id_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:54.39"
  wire width 3 output 21 \pc_mux_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:52.39"
  wire output 19 \pc_set_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:53.39"
  wire output 20 \pc_set_spec_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:177.39"
  wire output 106 \perf_branch_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:182.39"
  wire output 110 \perf_div_wait_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:179.39"
  wire output 108 \perf_dside_wait_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:176.39"
  wire output 105 \perf_jump_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:181.39"
  wire output 109 \perf_mul_wait_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:178.39"
  wire output 107 \perf_tbranch_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:104.39"
  wire width 2 input 58 \priv_mode_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:171.39"
  wire input 102 \ready_wb_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:145.39"
  wire width 32 input 83 \result_ex_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:149.39"
  wire width 5 output 85 \rf_raddr_a_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:151.39"
  wire width 5 output 87 \rf_raddr_b_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:160.39"
  wire output 94 \rf_rd_a_wb_match_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:161.39"
  wire output 95 \rf_rd_b_wb_match_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:150.39"
  wire width 32 input 86 \rf_rdata_a_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:152.39"
  wire width 32 input 88 \rf_rdata_b_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:153.39"
  wire output 89 \rf_ren_a_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:154.39"
  wire output 90 \rf_ren_b_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:157.39"
  wire width 5 output 91 \rf_waddr_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:164.39"
  wire width 5 input 96 \rf_waddr_wb_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:165.39"
  wire width 32 input 97 \rf_wdata_fwd_wb_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:158.39"
  wire width 32 output 92 \rf_wdata_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:234.16"
  wire \rf_wdata_sel
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:235.16"
  wire \rf_we_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:159.39"
  wire output 93 \rf_we_id_o
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:235.27"
  wire \rf_we_raw
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:166.39"
  wire input 98 \rf_write_wb_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:30.39"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:249.16"
  wire \stall_alu
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:214.16"
  wire \stall_branch
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:216.16"
  wire \stall_id
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:215.16"
  wire \stall_jump
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:212.16"
  wire \stall_mem
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:213.16"
  wire \stall_multdiv
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:142.39"
  wire input 82 \trigger_match_i
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:194.16"
  wire \wfi_insn_dec
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:227.16"
  wire width 32 \zimm_rs1_type
  cell $and $auto$builder.cc:330:Biop$1160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_we_raw
    connect \B \instr_executing
    connect \Y $auto$builder.cc:338:Biop$1161
  end
  cell $and $auto$builder.cc:330:Biop$1164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1161
    connect \B $auto$builder.cc:364:Unop$1163
    connect \Y \rf_we_id_o
  end
  cell $eq $auto$builder.cc:330:Biop$1171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_o
    connect \B 2'01
    connect \Y $auto$builder.cc:338:Biop$1172
  end
  cell $eq $auto$builder.cc:330:Biop$1173
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_o
    connect \B 2'10
    connect \Y $auto$builder.cc:338:Biop$1174
  end
  cell $logic_or $auto$builder.cc:330:Biop$1175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1172
    connect \B $auto$builder.cc:338:Biop$1174
    connect \Y $auto$builder.cc:338:Biop$1176
  end
  cell $logic_and $auto$builder.cc:330:Biop$1177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_op_en_o
    connect \B $auto$builder.cc:338:Biop$1176
    connect \Y $auto$builder.cc:338:Biop$1178
  end
  cell $eq $auto$builder.cc:330:Biop$1181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'001100000000
    connect \Y $auto$builder.cc:338:Biop$1182
  end
  cell $eq $auto$builder.cc:330:Biop$1183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'001100000100
    connect \Y $auto$builder.cc:338:Biop$1184
  end
  cell $logic_or $auto$builder.cc:330:Biop$1185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1182
    connect \B $auto$builder.cc:338:Biop$1184
    connect \Y $auto$builder.cc:338:Biop$1186
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$1192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \csr_op_o
    connect \Y $auto$builder.cc:338:Biop$1193
  end
  cell $logic_and $auto$builder.cc:330:Biop$1194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_op_en_o
    connect \B $auto$builder.cc:338:Biop$1193
    connect \Y $auto$builder.cc:338:Biop$1195
  end
  cell $eq $auto$builder.cc:330:Biop$1198
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110000
    connect \Y $auto$builder.cc:338:Biop$1199
  end
  cell $eq $auto$builder.cc:330:Biop$1200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110001
    connect \Y $auto$builder.cc:338:Biop$1201
  end
  cell $logic_or $auto$builder.cc:330:Biop$1202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1199
    connect \B $auto$builder.cc:338:Biop$1201
    connect \Y $auto$builder.cc:338:Biop$1203
  end
  cell $eq $auto$builder.cc:330:Biop$1204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110010
    connect \Y $auto$builder.cc:338:Biop$1205
  end
  cell $logic_or $auto$builder.cc:330:Biop$1206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1203
    connect \B $auto$builder.cc:338:Biop$1205
    connect \Y $auto$builder.cc:338:Biop$1207
  end
  cell $eq $auto$builder.cc:330:Biop$1208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 12
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A \instr_rdata_i [31:20]
    connect \B 12'011110110011
    connect \Y $auto$builder.cc:338:Biop$1209
  end
  cell $logic_or $auto$builder.cc:330:Biop$1210
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1207
    connect \B $auto$builder.cc:338:Biop$1209
    connect \Y $auto$builder.cc:338:Biop$1211
  end
  cell $or $auto$builder.cc:330:Biop$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn_dec
    connect \B \illegal_csr_insn_i
    connect \Y $auto$builder.cc:338:Biop$1218
  end
  cell $and $auto$builder.cc:330:Biop$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $auto$builder.cc:338:Biop$1218
    connect \Y \illegal_insn_o
  end
  cell $or $auto$builder.cc:330:Biop$1221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_en_dec
    connect \B \div_en_dec
    connect \Y \multdiv_en_dec
  end
  cell $and $auto$builder.cc:330:Biop$1224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_first_cycle_id_o
    connect \B \lsu_req_dec
    connect \Y $auto$builder.cc:338:Biop$1225
  end
  cell $and $auto$builder.cc:330:Biop$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_access_o
    connect \B \instr_executing
    connect \Y $auto$builder.cc:338:Biop$1238
  end
  cell $and $auto$builder.cc:330:Biop$1239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1238
    connect \B \en_wb_o
    connect \Y \csr_op_en_o
  end
  cell $logic_or $auto$builder.cc:330:Biop$1279
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \B \branch_decision_i
    connect \Y $auto$builder.cc:338:Biop$1280
  end
  cell $or $auto$builder.cc:330:Biop$1285
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_decision_i
    connect \B \data_ind_timing_i
    connect \Y $auto$builder.cc:338:Biop$1286
  end
  cell $or $auto$builder.cc:330:Biop$1287
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_decision_i
    connect \B \data_ind_timing_i
    connect \Y $auto$builder.cc:338:Biop$1288
  end
  cell $and $auto$builder.cc:330:Biop$1309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_we_dec
    connect \B \ex_valid_i
    connect \Y $auto$builder.cc:338:Biop$1310
  end
  cell $and $auto$builder.cc:330:Biop$1312
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multicycle_done
    connect \B \ready_wb_i
    connect \Y $auto$builder.cc:338:Biop$1313
  end
  cell $or $auto$builder.cc:330:Biop$1344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_mem
    connect \B \stall_multdiv
    connect \Y $auto$builder.cc:338:Biop$1345
  end
  cell $or $auto$builder.cc:330:Biop$1346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1345
    connect \B \stall_jump
    connect \Y $auto$builder.cc:338:Biop$1347
  end
  cell $or $auto$builder.cc:330:Biop$1348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1347
    connect \B \stall_branch
    connect \Y $auto$builder.cc:338:Biop$1349
  end
  cell $or $auto$builder.cc:330:Biop$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1349
    connect \B \stall_alu
    connect \Y \stall_id
  end
  cell $and $auto$builder.cc:330:Biop$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$1353
    connect \B $auto$builder.cc:364:Unop$1355
    connect \Y $auto$builder.cc:338:Biop$1357
  end
  cell $and $auto$builder.cc:330:Biop$1358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1357
    connect \B \instr_executing
    connect \Y \en_wb_o
  end
  cell $not $auto$builder.cc:330:Biop$1360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $auto$builder.cc:338:Biop$1361
  end
  cell $and $auto$builder.cc:330:Biop$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $auto$builder.cc:338:Biop$1361
    connect \Y \instr_first_cycle_id_o
  end
  cell $or $auto$builder.cc:330:Biop$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$1369
    connect \B \instr_first_cycle_id_o
    connect \Y $auto$builder.cc:338:Biop$1371
  end
  cell $and $auto$builder.cc:330:Biop$1372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_req_dec
    connect \B $auto$builder.cc:338:Biop$1371
    connect \Y $auto$builder.cc:338:Biop$1373
  end
  cell $and $auto$builder.cc:330:Biop$1374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $auto$builder.cc:338:Biop$1373
    connect \Y \stall_mem
  end
  cell $and $auto$builder.cc:330:Biop$1378
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \B $auto$builder.cc:364:Unop$1377
    connect \Y $auto$builder.cc:338:Biop$1379
  end
  cell $and $auto$builder.cc:330:Biop$1380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1379
    connect \B \controller_run
    connect \Y \instr_executing
  end
  cell $and $auto$builder.cc:330:Biop$1382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_executing
    connect \B \lsu_req_dec
    connect \Y $auto$builder.cc:338:Biop$1383
  end
  cell $and $auto$builder.cc:330:Biop$1386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1383
    connect \B $auto$builder.cc:364:Unop$1385
    connect \Y \perf_dside_wait_o
  end
  cell $and $auto$builder.cc:330:Biop$1392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$1389
    connect \B $auto$builder.cc:364:Unop$1391
    connect \Y $auto$builder.cc:338:Biop$1393
  end
  cell $and $auto$builder.cc:330:Biop$1396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1393
    connect \B $auto$builder.cc:364:Unop$1395
    connect \Y $auto$builder.cc:338:Biop$1397
  end
  cell $and $auto$builder.cc:330:Biop$1400
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1397
    connect \B $auto$builder.cc:364:Unop$1399
    connect \Y $auto$builder.cc:338:Biop$1401
  end
  cell $and $auto$builder.cc:330:Biop$1404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1401
    connect \B $auto$builder.cc:364:Unop$1403
    connect \Y \instr_perf_count_id_o
  end
  cell $and $auto$builder.cc:330:Biop$1406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_multdiv
    connect \B \mult_en_dec
    connect \Y \perf_mul_wait_o
  end
  cell $and $auto$builder.cc:330:Biop$1408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_multdiv
    connect \B \div_en_dec
    connect \Y \perf_div_wait_o
  end
  cell $not $auto$builder.cc:359:Unop$1162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr_insn_i
    connect \Y $auto$builder.cc:364:Unop$1163
  end
  cell $not $auto$builder.cc:359:Unop$1352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \stall_id
    connect \Y $auto$builder.cc:364:Unop$1353
  end
  cell $not $auto$builder.cc:359:Unop$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \flush_id
    connect \Y $auto$builder.cc:364:Unop$1355
  end
  cell $not $auto$builder.cc:359:Unop$1368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_resp_valid_i
    connect \Y $auto$builder.cc:364:Unop$1369
  end
  cell $not $auto$builder.cc:359:Unop$1376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err_i
    connect \Y $auto$builder.cc:364:Unop$1377
  end
  cell $not $auto$builder.cc:359:Unop$1384
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_resp_valid_i
    connect \Y $auto$builder.cc:364:Unop$1385
  end
  cell $not $auto$builder.cc:359:Unop$1388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ebrk_insn
    connect \Y $auto$builder.cc:364:Unop$1389
  end
  cell $not $auto$builder.cc:359:Unop$1390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ecall_insn_dec
    connect \Y $auto$builder.cc:364:Unop$1391
  end
  cell $not $auto$builder.cc:359:Unop$1394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_insn_dec
    connect \Y $auto$builder.cc:364:Unop$1395
  end
  cell $not $auto$builder.cc:359:Unop$1398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \illegal_csr_insn_i
    connect \Y $auto$builder.cc:364:Unop$1399
  end
  cell $not $auto$builder.cc:359:Unop$1402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_fetch_err_i
    connect \Y $auto$builder.cc:364:Unop$1403
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1112
    parameter \WIDTH 2
    connect \A \alu_op_a_mux_sel_dec
    connect \B 2'01
    connect \S \lsu_addr_incr_req_i
    connect \Y \alu_op_a_mux_sel
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1116
    parameter \WIDTH 1
    connect \A \alu_op_b_mux_sel_dec
    connect \B 1'1
    connect \S \lsu_addr_incr_req_i
    connect \Y \alu_op_b_mux_sel
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1120
    parameter \WIDTH 3
    connect \A \imm_b_mux_sel_dec
    connect \B 3'110
    connect \S \lsu_addr_incr_req_i
    connect \Y \imm_b_mux_sel
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1124
    parameter \WIDTH 32
    connect \A \zimm_rs1_type
    connect \B 0
    connect \S \imm_a_mux_sel
    connect \Y \imm_a
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1133
    parameter \WIDTH 32
    connect \A 4
    connect \B 2
    connect \S \instr_is_compressed_i
    connect \Y $auto$rtlil.cc:2914:Mux$1136
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1138
    parameter \WIDTH 32
    connect \A \rf_rdata_b_i
    connect \B \imm_b
    connect \S \alu_op_b_mux_sel
    connect \Y \alu_operand_b_ex_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1223
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:338:Biop$1225
    connect \S \instr_executing
    connect \Y \lsu_req_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1229
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \mult_en_dec
    connect \S \instr_executing
    connect \Y \mult_en_ex_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1233
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \div_en_dec
    connect \S \instr_executing
    connect \Y \div_en_ex_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1275
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1280
    connect \Y $auto$rtlil.cc:2914:Mux$1282
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1364
    parameter \WIDTH 1
    connect \A \ex_valid_i
    connect \B \lsu_resp_valid_i
    connect \S \lsu_req_dec
    connect \Y \multicycle_done
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:660.5"
  cell $aldff $driver$g_branch_set_flop.branch_set_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \branch_set_d
    connect \Q \branch_set
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:711.3"
  cell $aldff $driver$id_fsm_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \id_fsm_d
    connect \Q \id_fsm_q
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:384.5"
  cell $aldff $driver$imd_val_q[0]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 34
    connect \AD 34'0000000000000000000000000000000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\imd_val_q[34]$1151
    connect \Q \imd_val_q_ex_o [67:34]
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:384.5"
  cell $aldff $driver$imd_val_q[1]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 34
    connect \AD 34'0000000000000000000000000000000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\imd_val_q[0]$1159
    connect \Q \imd_val_q_ex_o [33:0]
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:802.13-802.43|designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  cell $mux $procmux$11429
    parameter \WIDTH 1
    connect \A \id_fsm_q
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$1313
    connect \Y $procmux$11429_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11432
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11429_Y
    connect \S \id_fsm_q
    connect \Y $procmux$11432_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11434
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11432_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\id_fsm_d$1319
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:802.13-802.43|designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  cell $mux $procmux$11437
    parameter \WIDTH 1
    connect \A \jump_in_dec
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$1313
    connect \Y $procmux$11437_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11440
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11437_Y
    connect \S \id_fsm_q
    connect \Y $procmux$11440_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11442
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11440_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_jump$1318
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:802.13-802.43|designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  cell $mux $procmux$11445
    parameter \WIDTH 1
    connect \A \branch_in_dec
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$1313
    connect \Y $procmux$11445_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11448
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11445_Y
    connect \S \id_fsm_q
    connect \Y $procmux$11448_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11450
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11448_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_branch$1317
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:802.13-802.43|designs/src/ibex_sv/ibex_id_stage.sv:801.11-807.14"
  cell $mux $procmux$11453
    parameter \WIDTH 1
    connect \A \multdiv_en_dec
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$1313
    connect \Y $procmux$11453_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11456
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11453_Y
    connect \S \id_fsm_q
    connect \Y $procmux$11456_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11458
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11456_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_multdiv$1316
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:798.13-798.54|designs/src/ibex_sv/ibex_id_stage.sv:797.11-799.14"
  cell $mux $procmux$11460
    parameter \WIDTH 1
    connect \A \rf_we_dec
    connect \B $auto$builder.cc:338:Biop$1310
    connect \S \multdiv_en_dec
    connect \Y $procmux$11460_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11462
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11460_Y
    connect \S \id_fsm_q
    connect \Y $procmux$11462_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11464
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11462_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we_raw$1311
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11468
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\id_fsm_d$1306 $auto$slang_frontend.cc:696:finish$\id_fsm_d$1319 }
    connect \S { $procmux$11471_CMP \id_fsm_q }
    connect \Y $procmux$11468_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11471_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11471_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11472
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11468_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\id_fsm_d$1330
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11476
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\stall_alu$1305 1'0 }
    connect \S { $procmux$11479_CMP \id_fsm_q }
    connect \Y $procmux$11476_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11479_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11479_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11480
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11476_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_alu$1329
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11484
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\rf_we_raw$1304 $auto$slang_frontend.cc:696:finish$\rf_we_raw$1311 }
    connect \S { $procmux$11487_CMP \id_fsm_q }
    connect \Y $procmux$11484_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11487_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11488
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11484_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we_raw$1328
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11492
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\stall_jump$1303 $auto$slang_frontend.cc:696:finish$\stall_jump$1318 }
    connect \S { $procmux$11495_CMP \id_fsm_q }
    connect \Y $procmux$11492_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11495_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11496
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11492_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_jump$1327
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11500
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\stall_branch$1302 $auto$slang_frontend.cc:696:finish$\stall_branch$1317 }
    connect \S { $procmux$11503_CMP \id_fsm_q }
    connect \Y $procmux$11500_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11503_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11503_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11504
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11500_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_branch$1326
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11508
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\stall_multdiv$1301 $auto$slang_frontend.cc:696:finish$\stall_multdiv$1316 }
    connect \S { $procmux$11511_CMP \id_fsm_q }
    connect \Y $procmux$11508_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11511_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11511_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11512
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11508_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_multdiv$1325
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11516
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\jump_set$1300 1'0 }
    connect \S { $procmux$11519_CMP \id_fsm_q }
    connect \Y $procmux$11516_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11519_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11519_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11520
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11516_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set$1324
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11524
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\branch_not_set$1299 1'0 }
    connect \S { $procmux$11527_CMP \id_fsm_q }
    connect \Y $procmux$11524_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11527_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11527_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11528
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11524_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\branch_not_set$1323
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11532
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\branch_set_d$1298 1'0 }
    connect \S { $procmux$11535_CMP \id_fsm_q }
    connect \Y $procmux$11532_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11535_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11535_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11536
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11532_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\branch_set_d$1322
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:796.22-808.12|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $pmux $procmux$11548
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { $auto$slang_frontend.cc:696:finish$\perf_branch_o$1296 1'0 }
    connect \S { $procmux$11551_CMP \id_fsm_q }
    connect \Y $procmux$11548_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $not $procmux$11551_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \id_fsm_q
    connect \Y $procmux$11551_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11552
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11548_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_branch_o$1320
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:761.28-777.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11558
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \branch_in_dec
    connect \Y $procmux$11558_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11560
    parameter \WIDTH 1
    connect \A $procmux$11558_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11560_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11562
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11560_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\branch_not_set$1291
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.32-759.18|designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18"
  cell $mux $procmux$11569
    parameter \WIDTH 1
    connect \A 1'1
    connect \B \id_fsm_q
    connect \S \ex_valid_i
    connect \Y $procmux$11569_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11571
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11569_Y
    connect \S \multdiv_en_dec
    connect \Y $procmux$11571_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11573
    parameter \WIDTH 1
    connect \A $procmux$11571_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11573_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11575
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11573_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\id_fsm_d$1274
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.32-759.18|designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18"
  cell $mux $procmux$11582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \rf_we_dec
    connect \S \ex_valid_i
    connect \Y $procmux$11582_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11584
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11582_Y
    connect \S \multdiv_en_dec
    connect \Y $procmux$11584_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11586
    parameter \WIDTH 1
    connect \A $procmux$11584_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11586_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11588
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11586_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we_raw$1273
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.32-759.18|designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18"
  cell $mux $procmux$11595
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \ex_valid_i
    connect \Y $procmux$11595_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11597
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11595_Y
    connect \S \multdiv_en_dec
    connect \Y $procmux$11597_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11599
    parameter \WIDTH 1
    connect \A $procmux$11597_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11599_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11601
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11599_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_multdiv$1272
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:785.33-789.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $pmux $procmux$11605
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\id_fsm_d$1267 $auto$slang_frontend.cc:696:finish$\id_fsm_d$1274 $auto$rtlil.cc:2914:Mux$1282 2'11 }
    connect \S { \lsu_req_dec \multdiv_en_dec \branch_in_dec \jump_in_dec \alu_multicycle_dec }
    connect \Y $procmux$11605_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11612
    parameter \WIDTH 1
    connect \A $procmux$11605_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11612_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11614
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11612_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\id_fsm_d$1306
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:742.15-749.18|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11622
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S \lsu_req_dec
    connect \Y $procmux$11622_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11624
    parameter \WIDTH 1
    connect \A $procmux$11622_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11624_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11626
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11624_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\id_fsm_d$1267
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:785.33-789.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11630
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \alu_multicycle_dec
    connect \Y $procmux$11630_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11632
    parameter \WIDTH 1
    connect \A $procmux$11630_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11632_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11634
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11632_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_alu$1305
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:785.33-789.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $pmux $procmux$11638
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rf_we_dec
    connect \B { $auto$slang_frontend.cc:696:finish$\rf_we_raw$1273 1'0 }
    connect \S { \multdiv_en_dec \alu_multicycle_dec }
    connect \Y $procmux$11638_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11642
    parameter \WIDTH 1
    connect \A $procmux$11638_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11642_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11644
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11642_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_we_raw$1304
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:778.26-784.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11649
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \jump_in_dec
    connect \Y $procmux$11649_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11651
    parameter \WIDTH 1
    connect \A $procmux$11649_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11651_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11653
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11651_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_jump$1303
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:761.28-777.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11659
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:338:Biop$1286
    connect \S \branch_in_dec
    connect \Y $procmux$11659_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11661
    parameter \WIDTH 1
    connect \A $procmux$11659_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11661_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11663
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11661_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_branch$1302
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:753.15-759.18|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\stall_multdiv$1272
    connect \S \multdiv_en_dec
    connect \Y $procmux$11671_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11673
    parameter \WIDTH 1
    connect \A $procmux$11671_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11673_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11675
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11673_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\stall_multdiv$1301
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:778.26-784.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11680
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \jump_set_dec
    connect \S \jump_in_dec
    connect \Y $procmux$11680_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11682
    parameter \WIDTH 1
    connect \A $procmux$11680_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11682_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11684
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11682_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\jump_set$1300
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:761.28-777.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11690
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\branch_not_set$1291
    connect \S \branch_in_dec
    connect \Y $procmux$11690_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11692
    parameter \WIDTH 1
    connect \A $procmux$11690_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11692_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11694
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11692_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\branch_not_set$1299
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:761.28-777.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11700
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:338:Biop$1288
    connect \S \branch_in_dec
    connect \Y $procmux$11700_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11702
    parameter \WIDTH 1
    connect \A $procmux$11700_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11702_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11704
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11702_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\branch_set_d$1298
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:761.28-777.16|designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18"
  cell $mux $procmux$11720
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \branch_in_dec
    connect \Y $procmux$11720_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:740.11-793.18|designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14"
  cell $mux $procmux$11722
    parameter \WIDTH 1
    connect \A $procmux$11720_Y
    connect \B 1'x
    connect \S \id_fsm_q
    connect \Y $procmux$11722_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11724
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11722_Y
    connect \S \instr_executing
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_branch_o$1296
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11727
    parameter \WIDTH 1
    connect \A \id_fsm_q
    connect \B $auto$slang_frontend.cc:696:finish$\id_fsm_d$1330
    connect \S \instr_executing
    connect \Y \id_fsm_d
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11730
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\stall_alu$1329
    connect \S \instr_executing
    connect \Y \stall_alu
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11733
    parameter \WIDTH 1
    connect \A \rf_we_dec
    connect \B $auto$slang_frontend.cc:696:finish$\rf_we_raw$1328
    connect \S \instr_executing
    connect \Y \rf_we_raw
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11736
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\stall_jump$1327
    connect \S \instr_executing
    connect \Y \stall_jump
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11739
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\stall_branch$1326
    connect \S \instr_executing
    connect \Y \stall_branch
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\stall_multdiv$1325
    connect \S \instr_executing
    connect \Y \stall_multdiv
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11745
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\jump_set$1324
    connect \S \instr_executing
    connect \Y \jump_set
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11748
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\branch_not_set$1323
    connect \S \instr_executing
    connect \Y \branch_not_set
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\branch_set_d$1322
    connect \S \instr_executing
    connect \Y \branch_set_d
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:738.7-813.14|designs/src/ibex_sv/ibex_id_stage.sv:737.5-814.8"
  cell $mux $procmux$11757
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\perf_branch_o$1320
    connect \S \instr_executing
    connect \Y \perf_branch_o
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:514.9-514.31|designs/src/ibex_sv/ibex_id_stage.sv:510.7-515.10"
  cell $mux $procmux$11759
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1211
    connect \Y $procmux$11759_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:510.7-515.10|designs/src/ibex_sv/ibex_id_stage.sv:509.14-516.8"
  cell $mux $procmux$11761
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11759_Y
    connect \S $auto$builder.cc:338:Biop$1195
    connect \Y $procmux$11761_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:505.7-508.10|designs/src/ibex_sv/ibex_id_stage.sv:504.5-516.8"
  cell $mux $procmux$11764
    parameter \WIDTH 1
    connect \A $procmux$11761_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$1178
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1214
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:510.7-515.10|designs/src/ibex_sv/ibex_id_stage.sv:509.14-516.8"
  cell $mux $procmux$11767
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1214
    connect \S $auto$builder.cc:338:Biop$1195
    connect \Y $procmux$11767_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:505.7-508.10|designs/src/ibex_sv/ibex_id_stage.sv:504.5-516.8"
  cell $mux $procmux$11770
    parameter \WIDTH 1
    connect \A $procmux$11767_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$1178
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1215
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:505.7-508.10|designs/src/ibex_sv/ibex_id_stage.sv:504.5-516.8"
  cell $mux $procmux$11775
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1215
    connect \B $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1189
    connect \S $auto$builder.cc:338:Biop$1178
    connect \Y \csr_pipe_flush
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:507.9-507.31|designs/src/ibex_sv/ibex_id_stage.sv:505.7-508.10"
  cell $mux $procmux$11778
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1186
    connect \Y $procmux$11778_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:505.7-508.10|designs/src/ibex_sv/ibex_id_stage.sv:504.5-516.8"
  cell $mux $procmux$11780
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11778_Y
    connect \S $auto$builder.cc:338:Biop$1178
    connect \Y $auto$slang_frontend.cc:696:finish$\csr_pipe_flush$1189
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:406.18-406.46|designs/src/ibex_sv/ibex_id_stage.sv:404.5-408.12"
  cell $pmux $procmux$11782
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \result_ex_i \csr_rdata_i }
    connect \S { $procmux$11784_CMP \rf_wdata_sel }
    connect \Y \rf_wdata_id_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:405.18-405.46|designs/src/ibex_sv/ibex_id_stage.sv:404.5-408.12"
  cell $not $procmux$11784_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rf_wdata_sel
    connect \Y $procmux$11784_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:388.9-388.43|designs/src/ibex_sv/ibex_id_stage.sv:387.16-389.10"
  cell $mux $procmux$11785
    parameter \WIDTH 34
    connect \A \imd_val_q_ex_o [33:0]
    connect \B \imd_val_d_ex_i [33:0]
    connect \S \imd_val_we_ex_i [1]
    connect \Y $auto$slang_frontend.cc:696:finish$\imd_val_q[0]$1159
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:388.9-388.43|designs/src/ibex_sv/ibex_id_stage.sv:387.16-389.10"
  cell $mux $procmux$11787
    parameter \WIDTH 34
    connect \A \imd_val_q_ex_o [67:34]
    connect \B \imd_val_d_ex_i [67:34]
    connect \S \imd_val_we_ex_i [0]
    connect \Y $auto$slang_frontend.cc:696:finish$\imd_val_q[34]$1151
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:361.26-361.72|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $pmux $procmux$11791
    parameter \S_WIDTH 6
    parameter \WIDTH 32
    connect \A 4
    connect \B { \imm_i_type \imm_s_type \imm_b_type \imm_u_type \imm_j_type $auto$rtlil.cc:2914:Mux$1136 }
    connect \S { $procmux$11797_CMP $procmux$11796_CMP $procmux$11795_CMP $procmux$11794_CMP $procmux$11793_CMP $procmux$11792_CMP }
    connect \Y \imm_b
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:361.26-361.72|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $eq $procmux$11792_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_b_mux_sel
    connect \B 3'101
    connect \Y $procmux$11792_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:360.26-360.45|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $eq $procmux$11793_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_b_mux_sel
    connect \B 3'100
    connect \Y $procmux$11793_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:359.26-359.45|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $eq $procmux$11794_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_b_mux_sel
    connect \B 3'011
    connect \Y $procmux$11794_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:358.26-358.45|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $eq $procmux$11795_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_b_mux_sel
    connect \B 3'010
    connect \Y $procmux$11795_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:357.26-357.45|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $eq $procmux$11796_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_b_mux_sel
    connect \B 3'001
    connect \Y $procmux$11796_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:356.26-356.45|designs/src/ibex_sv/ibex_id_stage.sv:355.7-364.14"
  cell $logic_not $procmux$11797_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \imm_b_mux_sel
    connect \Y $procmux$11797_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:301.20-301.42|designs/src/ibex_sv/ibex_id_stage.sv:297.5-303.12"
  cell $pmux $procmux$11798
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \rf_rdata_a_i \lsu_addr_last_i \pc_id_i \imm_a }
    connect \S { $procmux$11802_CMP $procmux$11801_CMP $procmux$11800_CMP $procmux$11799_CMP }
    connect \Y \alu_operand_a_ex_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:301.20-301.42|designs/src/ibex_sv/ibex_id_stage.sv:297.5-303.12"
  cell $eq $procmux$11799_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_op_a_mux_sel
    connect \B 2'11
    connect \Y $procmux$11799_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:300.20-300.44|designs/src/ibex_sv/ibex_id_stage.sv:297.5-303.12"
  cell $eq $procmux$11800_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_op_a_mux_sel
    connect \B 2'10
    connect \Y $procmux$11800_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:299.20-299.52|designs/src/ibex_sv/ibex_id_stage.sv:297.5-303.12"
  cell $eq $procmux$11801_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_op_a_mux_sel
    connect \B 2'01
    connect \Y $procmux$11801_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:298.20-298.51|designs/src/ibex_sv/ibex_id_stage.sv:297.5-303.12"
  cell $logic_not $procmux$11802_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \alu_op_a_mux_sel
    connect \Y $procmux$11802_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:528.5"
  cell \ibex_controller$ibex_core.id_stage_i.controller_i \controller_i
    connect \branch_not_set_i \branch_not_set
    connect \branch_set_i \branch_set
    connect \branch_set_spec_i \branch_set
    connect \clk_i \clk_i
    connect \controller_run_o \controller_run
    connect \csr_mstatus_mie_i \csr_mstatus_mie_i
    connect \csr_mstatus_tw_i \csr_mstatus_tw_i
    connect \csr_mtval_o \csr_mtval_o
    connect \csr_pipe_flush_i \csr_pipe_flush
    connect \csr_restore_dret_id_o \csr_restore_dret_id_o
    connect \csr_restore_mret_id_o \csr_restore_mret_id_o
    connect \csr_save_cause_o \csr_save_cause_o
    connect \csr_save_id_o \csr_save_id_o
    connect \csr_save_if_o \csr_save_if_o
    connect \csr_save_wb_o \csr_save_wb_o
    connect \ctrl_busy_o \ctrl_busy_o
    connect \debug_cause_o \debug_cause_o
    connect \debug_csr_save_o \debug_csr_save_o
    connect \debug_ebreakm_i \debug_ebreakm_i
    connect \debug_ebreaku_i \debug_ebreaku_i
    connect \debug_mode_o \debug_mode_o
    connect \debug_req_i \debug_req_i
    connect \debug_single_step_i \debug_single_step_i
    connect \dret_insn_i \dret_insn_dec
    connect \ebrk_insn_i \ebrk_insn
    connect \ecall_insn_i \ecall_insn_dec
    connect \exc_cause_o \exc_cause_o
    connect \exc_pc_mux_o \exc_pc_mux_o
    connect \flush_id_o \flush_id
    connect \id_in_ready_o \id_in_ready_o
    connect \illegal_insn_i \illegal_insn_o
    connect \instr_bp_taken_i \instr_bp_taken_i
    connect \instr_compressed_i \instr_rdata_c_i
    connect \instr_fetch_err_i \instr_fetch_err_i
    connect \instr_fetch_err_plus2_i \instr_fetch_err_plus2_i
    connect \instr_i \instr_rdata_i
    connect \instr_is_compressed_i \instr_is_compressed_i
    connect \instr_req_o \instr_req_o
    connect \instr_valid_clear_o \instr_valid_clear_o
    connect \instr_valid_i \instr_valid_i
    connect \irq_nm_i \irq_nm_i
    connect \irq_pending_i \irq_pending_i
    connect \irqs_i \irqs_i
    connect \jump_set_i \jump_set
    connect \load_err_i \lsu_load_err_i
    connect \lsu_addr_last_i \lsu_addr_last_i
    connect \mret_insn_i \mret_insn_dec
    connect \nmi_mode_o \nmi_mode_o
    connect \nt_branch_mispredict_o \nt_branch_mispredict_o
    connect \pc_id_i \pc_id_i
    connect \pc_mux_o \pc_mux_o
    connect \pc_set_o \pc_set_o
    connect \pc_set_spec_o \pc_set_spec_o
    connect \perf_jump_o \perf_jump_o
    connect \perf_tbranch_o \perf_tbranch_o
    connect \priv_mode_i \priv_mode_i
    connect \ready_wb_i \ready_wb_i
    connect \rst_ni \rst_ni
    connect \stall_id_i \stall_id
    connect \stall_wb_i 1'0
    connect \store_err_i \lsu_store_err_i
    connect \trigger_match_i \trigger_match_i
    connect \wb_exception_o \gen_no_stall_mem.unused_wb_exception
    connect \wfi_insn_i \wfi_insn_dec
  end
  attribute \src "designs/src/ibex_sv/ibex_id_stage.sv:420.5"
  cell \ibex_decoder$ibex_core.id_stage_i.decoder_i \decoder_i
    connect \alu_multicycle_o \alu_multicycle_dec
    connect \alu_op_a_mux_sel_o \alu_op_a_mux_sel_dec
    connect \alu_op_b_mux_sel_o \alu_op_b_mux_sel_dec
    connect \alu_operator_o \alu_operator_ex_o
    connect \branch_in_dec_o \branch_in_dec
    connect \branch_taken_i 1'1
    connect \bt_a_mux_sel_o \bt_a_mux_sel
    connect \bt_b_mux_sel_o \bt_b_mux_sel
    connect \clk_i \clk_i
    connect \csr_access_o \csr_access_o
    connect \csr_op_o \csr_op_o
    connect \data_req_o \lsu_req_dec
    connect \data_sign_extension_o \lsu_sign_ext_o
    connect \data_type_o \lsu_type_o
    connect \data_we_o \lsu_we_o
    connect \div_en_o \div_en_dec
    connect \div_sel_o \div_sel_ex_o
    connect \dret_insn_o \dret_insn_dec
    connect \ebrk_insn_o \ebrk_insn
    connect \ecall_insn_o \ecall_insn_dec
    connect \icache_inval_o \icache_inval_o
    connect \illegal_c_insn_i \illegal_c_insn_i
    connect \illegal_insn_o \illegal_insn_dec
    connect \imm_a_mux_sel_o \imm_a_mux_sel
    connect \imm_b_mux_sel_o \imm_b_mux_sel_dec
    connect \imm_b_type_o \imm_b_type
    connect \imm_i_type_o \imm_i_type
    connect \imm_j_type_o \imm_j_type
    connect \imm_s_type_o \imm_s_type
    connect \imm_u_type_o \imm_u_type
    connect \instr_first_cycle_i \instr_first_cycle_id_o
    connect \instr_rdata_alu_i \instr_rdata_alu_i
    connect \instr_rdata_i \instr_rdata_i
    connect \jump_in_dec_o \jump_in_dec
    connect \jump_set_o \jump_set_dec
    connect \mret_insn_o \mret_insn_dec
    connect \mult_en_o \mult_en_dec
    connect \mult_sel_o \mult_sel_ex_o
    connect \multdiv_operator_o \multdiv_operator_ex_o
    connect \multdiv_signed_mode_o \multdiv_signed_mode_ex_o
    connect \rf_raddr_a_o \rf_raddr_a_o
    connect \rf_raddr_b_o \rf_raddr_b_o
    connect \rf_ren_a_o \rf_ren_a_o
    connect \rf_ren_b_o \rf_ren_b_o
    connect \rf_waddr_o \rf_waddr_id_o
    connect \rf_wdata_sel_o \rf_wdata_sel
    connect \rf_we_o \rf_we_dec
    connect \rst_ni \rst_ni
    connect \wfi_insn_o \wfi_insn_dec
    connect \zimm_rs1_type_o \zimm_rs1_type
  end
  connect \instr_id_done_o \en_wb_o
  connect \instr_type_wb_o 2'10
  connect \rf_rd_b_wb_match_o 1'0
  connect \rf_rd_a_wb_match_o 1'0
  connect \lsu_wdata_o \rf_rdata_b_i
  connect \multdiv_ready_id_o \ready_wb_i
  connect \multdiv_operand_b_ex_o \rf_rdata_b_i
  connect \multdiv_operand_a_ex_o \rf_rdata_a_i
  connect \bt_b_operand_o 0
  connect \bt_a_operand_o 0
end
attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:15.8"
module \ibex_if_stage$ibex_core.if_stage_i
  wire $auto$builder.cc:338:Biop$1067
  wire $auto$builder.cc:338:Biop$1077
  wire $auto$builder.cc:338:Biop$1079
  wire $auto$builder.cc:338:Biop$1083
  wire $auto$builder.cc:338:Biop$1087
  wire $auto$builder.cc:364:Unop$1075
  wire $auto$builder.cc:364:Unop$1081
  wire $auto$builder.cc:364:Unop$1085
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire $auto$slang_frontend.cc:696:finish$\illegal_c_insn_id_o$1106
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire $auto$slang_frontend.cc:696:finish$\instr_fetch_err_o$1104
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire $auto$slang_frontend.cc:696:finish$\instr_fetch_err_plus2_o$1105
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire $auto$slang_frontend.cc:696:finish$\instr_is_compressed_id_o$1103
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_rdata_alu_id_o$1101
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire width 16 $auto$slang_frontend.cc:696:finish$\instr_rdata_c_id_o$1102
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\instr_rdata_id_o$1100
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\pc_id_o$1107
  wire $procmux$11821_CMP
  wire $procmux$11822_CMP
  wire $procmux$11823_CMP
  wire $procmux$11824_CMP
  wire $procmux$11825_CMP
  wire $procmux$11827_CMP
  wire $procmux$11828_CMP
  wire $procmux$11829_CMP
  wire $procmux$11830_CMP
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:27.36"
  wire width 32 input 3 \boot_addr_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:78.35"
  wire width 32 input 38 \branch_target_ex_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:24.36"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:83.35"
  wire width 32 input 40 \csr_depc_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:81.35"
  wire width 32 input 39 \csr_mepc_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:85.35"
  wire width 32 input 41 \csr_mtvec_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:86.35"
  wire output 42 \csr_mtvec_init_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:70.35"
  wire input 32 \dummy_instr_en_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:56.35"
  wire output 23 \dummy_instr_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:71.35"
  wire width 3 input 33 \dummy_instr_mask_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:72.35"
  wire input 34 \dummy_instr_seed_en_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:73.35"
  wire width 32 input 35 \dummy_instr_seed_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:68.35"
  wire width 6 input 10 \exc_cause
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:121.22"
  wire width 32 \exc_pc
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:67.35"
  wire width 2 input 31 \exc_pc_mux_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:106.22"
  attribute \unused_bits "0"
  wire width 32 \fetch_addr_n
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:113.22"
  wire \fetch_err
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:114.22"
  wire \fetch_err_plus2
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:111.22"
  wire width 32 \fetch_rdata
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:109.22"
  wire \fetch_valid
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:74.35"
  wire input 36 \icache_enable_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:75.35"
  wire input 37 \icache_inval_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:89.35"
  wire input 43 \id_in_ready_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:93.35"
  wire output 45 \if_busy_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:126.22"
  wire \if_id_pipe_reg_we
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:274.16"
  wire \illegal_c_insn
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:54.35"
  wire output 22 \illegal_c_insn_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:32.35"
  wire width 32 output 7 \instr_addr_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:50.35"
  wire output 19 \instr_bp_taken_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:273.16"
  wire width 32 \instr_decompressed
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:36.35"
  wire input 9 \instr_err_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:52.35"
  wire output 20 \instr_fetch_err_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:53.35"
  wire output 21 \instr_fetch_err_plus2_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:33.35"
  wire input 5 \instr_gnt_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:275.16"
  wire \instr_is_compressed
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:48.35"
  wire output 18 \instr_is_compressed_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:41.35"
  wire output 14 \instr_new_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:37.35"
  wire input 12 \instr_pmp_err_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:43.35"
  wire width 32 output 16 \instr_rdata_alu_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:45.35"
  wire width 16 output 17 \instr_rdata_c_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:35.35"
  wire width 32 input 8 \instr_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:42.35"
  wire width 32 output 15 \instr_rdata_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:31.35"
  wire output 4 \instr_req_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:34.35"
  wire input 6 \instr_rvalid_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:61.35"
  wire input 26 \instr_valid_clear_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:98.22"
  wire \instr_valid_id_d
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:40.35"
  wire output 13 \instr_valid_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:65.35"
  wire input 30 \nt_branch_mispredict_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:58.35"
  wire width 32 output 25 \pc_id_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:57.35"
  wire width 32 output 24 \pc_if_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:92.35"
  wire output 44 \pc_mismatch_alert_o
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:64.35"
  wire width 3 input 29 \pc_mux_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:62.35"
  wire input 27 \pc_set_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:63.35"
  wire input 28 \pc_set_spec_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:28.36"
  wire input 11 \req_i
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:25.36"
  wire input 2 \rst_ni
  cell $logic_not $auto$builder.cc:330:Biop$1066
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_mux_i
    connect \Y $auto$builder.cc:338:Biop$1067
  end
  cell $and $auto$builder.cc:330:Biop$1068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1067
    connect \B \pc_set_i
    connect \Y \csr_mtvec_init_o
  end
  cell $and $auto$builder.cc:330:Biop$1076
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fetch_valid
    connect \B $auto$builder.cc:364:Unop$1075
    connect \Y $auto$builder.cc:338:Biop$1077
  end
  cell $and $auto$builder.cc:330:Biop$1078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fetch_valid
    connect \B \id_in_ready_i
    connect \Y $auto$builder.cc:338:Biop$1079
  end
  cell $and $auto$builder.cc:330:Biop$1082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1079
    connect \B $auto$builder.cc:364:Unop$1081
    connect \Y $auto$builder.cc:338:Biop$1083
  end
  cell $and $auto$builder.cc:330:Biop$1086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_id_o
    connect \B $auto$builder.cc:364:Unop$1085
    connect \Y $auto$builder.cc:338:Biop$1087
  end
  cell $or $auto$builder.cc:330:Biop$1088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1083
    connect \B $auto$builder.cc:338:Biop$1087
    connect \Y \instr_valid_id_d
  end
  cell $and $auto$builder.cc:330:Biop$1090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fetch_valid
    connect \B \id_in_ready_i
    connect \Y \if_id_pipe_reg_we
  end
  cell $not $auto$builder.cc:359:Unop$1074
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fetch_err
    connect \Y $auto$builder.cc:364:Unop$1075
  end
  cell $not $auto$builder.cc:359:Unop$1080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_set_i
    connect \Y $auto$builder.cc:364:Unop$1081
  end
  cell $not $auto$builder.cc:359:Unop$1084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_clear_i
    connect \Y $auto$builder.cc:364:Unop$1085
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$illegal_c_insn_id_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\illegal_c_insn_id_o$1106
    connect \Q \illegal_c_insn_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$instr_fetch_err_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_fetch_err_o$1104
    connect \Q \instr_fetch_err_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$instr_fetch_err_plus2_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_fetch_err_plus2_o$1105
    connect \Q \instr_fetch_err_plus2_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$instr_is_compressed_id_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_is_compressed_id_o$1103
    connect \Q \instr_is_compressed_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:350.3"
  cell $aldff $driver$instr_new_id_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \if_id_pipe_reg_we
    connect \Q \instr_new_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$instr_rdata_alu_id_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_rdata_alu_id_o$1101
    connect \Q \instr_rdata_alu_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$instr_rdata_c_id_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 16
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_rdata_c_id_o$1102
    connect \Q \instr_rdata_c_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$instr_rdata_id_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\instr_rdata_id_o$1100
    connect \Q \instr_rdata_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:350.3"
  cell $aldff $driver$instr_valid_id_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \instr_valid_id_d
    connect \Q \instr_valid_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:367.3"
  cell $dff $driver$pc_id_o
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\pc_id_o$1107
    connect \Q \pc_id_o
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11803
    parameter \WIDTH 32
    connect \A \pc_id_o
    connect \B \pc_if_o
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\pc_id_o$1107
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11805
    parameter \WIDTH 1
    connect \A \illegal_c_insn_id_o
    connect \B \illegal_c_insn
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\illegal_c_insn_id_o$1106
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11807
    parameter \WIDTH 1
    connect \A \instr_fetch_err_plus2_o
    connect \B \fetch_err_plus2
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_fetch_err_plus2_o$1105
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11809
    parameter \WIDTH 1
    connect \A \instr_fetch_err_o
    connect \B \fetch_err
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_fetch_err_o$1104
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11811
    parameter \WIDTH 1
    connect \A \instr_is_compressed_id_o
    connect \B \instr_is_compressed
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_is_compressed_id_o$1103
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11813
    parameter \WIDTH 16
    connect \A \instr_rdata_c_id_o
    connect \B \fetch_rdata [15:0]
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_rdata_c_id_o$1102
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11815
    parameter \WIDTH 32
    connect \A \instr_rdata_alu_id_o
    connect \B \instr_decompressed
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_rdata_alu_id_o$1101
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:368.28-378.8|designs/src/ibex_sv/ibex_if_stage.sv:368.5-378.8"
  cell $mux $procmux$11817
    parameter \WIDTH 32
    connect \A \instr_rdata_id_o
    connect \B \instr_decompressed
    connect \S \if_id_pipe_reg_we
    connect \Y $auto$slang_frontend.cc:696:finish$\instr_rdata_id_o$1100
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:176.16-176.98|designs/src/ibex_sv/ibex_if_stage.sv:168.5-178.12"
  cell $pmux $procmux$11820
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A { \boot_addr_i [31:8] 8'10000000 }
    connect \B { \branch_target_ex_i \exc_pc \csr_mepc_i \csr_depc_i \boot_addr_i [31:8] 8'10000000 }
    connect \S { $procmux$11825_CMP $procmux$11824_CMP $procmux$11823_CMP $procmux$11822_CMP $procmux$11821_CMP }
    connect \Y \fetch_addr_n
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:176.16-176.98|designs/src/ibex_sv/ibex_if_stage.sv:168.5-178.12"
  cell $eq $procmux$11821_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_mux_i
    connect \B 3'101
    connect \Y $procmux$11821_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:173.16-173.42|designs/src/ibex_sv/ibex_if_stage.sv:168.5-178.12"
  cell $eq $procmux$11822_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_mux_i
    connect \B 3'100
    connect \Y $procmux$11822_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:172.16-172.42|designs/src/ibex_sv/ibex_if_stage.sv:168.5-178.12"
  cell $eq $procmux$11823_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_mux_i
    connect \B 3'011
    connect \Y $procmux$11823_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:171.16-171.38|designs/src/ibex_sv/ibex_if_stage.sv:168.5-178.12"
  cell $eq $procmux$11824_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_mux_i
    connect \B 3'010
    connect \Y $procmux$11824_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:170.16-170.50|designs/src/ibex_sv/ibex_if_stage.sv:168.5-178.12"
  cell $eq $procmux$11825_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_mux_i
    connect \B 3'001
    connect \Y $procmux$11825_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:156.23-156.48|designs/src/ibex_sv/ibex_if_stage.sv:152.5-158.12"
  cell $pmux $procmux$11826
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \csr_mtvec_i [31:8] 8'00000000 \csr_mtvec_i [31:8] 1'0 \exc_cause [4:0] 66'000001101000010001000010000000000000011010000100010000100000001000 }
    connect \S { $procmux$11830_CMP $procmux$11829_CMP $procmux$11828_CMP $procmux$11827_CMP }
    connect \Y \exc_pc
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:156.23-156.48|designs/src/ibex_sv/ibex_if_stage.sv:152.5-158.12"
  cell $eq $procmux$11827_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \exc_pc_mux_i
    connect \B 2'11
    connect \Y $procmux$11827_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:155.23-155.43|designs/src/ibex_sv/ibex_if_stage.sv:152.5-158.12"
  cell $eq $procmux$11828_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \exc_pc_mux_i
    connect \B 2'10
    connect \Y $procmux$11828_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:154.23-154.80|designs/src/ibex_sv/ibex_if_stage.sv:152.5-158.12"
  cell $eq $procmux$11829_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \exc_pc_mux_i
    connect \B 2'01
    connect \Y $procmux$11829_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:153.23-153.80|designs/src/ibex_sv/ibex_if_stage.sv:152.5-158.12"
  cell $logic_not $procmux$11830_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \exc_pc_mux_i
    connect \Y $procmux$11830_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:277.27"
  cell \ibex_compressed_decoder$ibex_core.if_stage_i.compressed_decoder_i \compressed_decoder_i
    connect \clk_i \clk_i
    connect \illegal_instr_o \illegal_c_insn
    connect \instr_i \fetch_rdata
    connect \instr_o \instr_decompressed
    connect \is_compressed_o \instr_is_compressed
    connect \rst_ni \rst_ni
    connect \valid_i $auto$builder.cc:338:Biop$1077
  end
  attribute \src "designs/src/ibex_sv/ibex_if_stage.sv:225.7"
  cell \ibex_prefetch_buffer$ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i \gen_prefetch_buffer.prefetch_buffer_i
    connect \addr_i { \fetch_addr_n [31:1] 1'0 }
    connect \addr_o \pc_if_o
    connect \branch_i \pc_set_i
    connect \branch_mispredict_i \nt_branch_mispredict_i
    connect \branch_spec_i \pc_set_spec_i
    connect \busy_o \if_busy_o
    connect \clk_i \clk_i
    connect \err_o \fetch_err
    connect \err_plus2_o \fetch_err_plus2
    connect \instr_addr_o \instr_addr_o
    connect \instr_err_i \instr_err_i
    connect \instr_gnt_i \instr_gnt_i
    connect \instr_pmp_err_i \instr_pmp_err_i
    connect \instr_rdata_i \instr_rdata_i
    connect \instr_req_o \instr_req_o
    connect \instr_rvalid_i \instr_rvalid_i
    connect \predicted_branch_i 1'0
    connect \rdata_o \fetch_rdata
    connect \ready_i \id_in_ready_i
    connect \req_i \req_i
    connect \rst_ni \rst_ni
    connect \valid_o \fetch_valid
  end
  connect \pc_mismatch_alert_o 1'0
  connect \dummy_instr_id_o 1'0
  connect \instr_bp_taken_o 1'0
end
attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:16.8"
module \ibex_load_store_unit$ibex_core.load_store_unit_i
  wire $auto$builder.cc:338:Biop$1530
  wire $auto$builder.cc:338:Biop$1532
  wire $auto$builder.cc:338:Biop$1534
  wire $auto$builder.cc:338:Biop$1536
  wire $auto$builder.cc:338:Biop$1538
  wire $auto$builder.cc:338:Biop$1540
  wire $auto$builder.cc:338:Biop$1572
  wire $auto$builder.cc:338:Biop$1580
  wire $auto$builder.cc:338:Biop$1584
  wire $auto$builder.cc:338:Biop$1592
  wire $auto$builder.cc:338:Biop$1596
  wire $auto$builder.cc:338:Biop$1610
  wire $auto$builder.cc:338:Biop$1642
  wire $auto$builder.cc:338:Biop$1644
  wire $auto$builder.cc:338:Biop$1646
  wire $auto$builder.cc:338:Biop$1655
  wire $auto$builder.cc:338:Biop$1659
  wire $auto$builder.cc:338:Biop$1661
  wire $auto$builder.cc:338:Biop$1665
  wire $auto$builder.cc:338:Biop$1667
  wire $auto$builder.cc:338:Biop$1671
  wire $auto$builder.cc:338:Biop$1679
  wire $auto$builder.cc:338:Biop$1683
  wire $auto$builder.cc:364:Unop$1547
  wire $auto$builder.cc:364:Unop$1586
  wire $auto$builder.cc:364:Unop$1594
  wire $auto$builder.cc:364:Unop$1598
  wire $auto$builder.cc:364:Unop$1614
  wire $auto$builder.cc:364:Unop$1622
  wire $auto$builder.cc:364:Unop$1624
  wire $auto$builder.cc:364:Unop$1669
  wire $auto$builder.cc:364:Unop$1673
  wire $auto$builder.cc:364:Unop$1677
  wire width 3 $auto$rtlil.cc:2914:Mux$1553
  wire width 3 $auto$rtlil.cc:2914:Mux$1557
  wire width 3 $auto$rtlil.cc:2914:Mux$1590
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:213.14-215.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\addr_last_q$1480
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  wire $auto$slang_frontend.cc:696:finish$\addr_update$1558
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\addr_update$1565
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  wire $auto$slang_frontend.cc:696:finish$\addr_update$1575
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  wire $auto$slang_frontend.cc:696:finish$\addr_update$1603
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  wire $auto$slang_frontend.cc:696:finish$\addr_update$1615
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  wire $auto$slang_frontend.cc:696:finish$\addr_update$1625
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  wire $auto$slang_frontend.cc:696:finish$\ctrl_update$1559
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\ctrl_update$1566
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  wire $auto$slang_frontend.cc:696:finish$\ctrl_update$1576
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  wire $auto$slang_frontend.cc:696:finish$\ctrl_update$1616
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18"
  wire width 4 $auto$slang_frontend.cc:696:finish$\data_be$1441
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:125.11-131.18"
  wire width 4 $auto$slang_frontend.cc:696:finish$\data_be$1442
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\data_be$1443
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18"
  wire width 4 $auto$slang_frontend.cc:696:finish$\data_be$1448
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12"
  wire width 4 $auto$slang_frontend.cc:696:finish$\data_be$1449
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16"
  wire width 4 $auto$slang_frontend.cc:696:finish$\data_be$1450
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\data_req_o$1562
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  wire $auto$slang_frontend.cc:696:finish$\data_sign_ext_q$1471
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  wire width 2 $auto$slang_frontend.cc:696:finish$\data_type_q$1470
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  wire $auto$slang_frontend.cc:696:finish$\data_we_q$1472
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  wire $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1560
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1567
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  wire $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1577
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:405.11-409.14"
  wire $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1601
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  wire $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1605
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  wire $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1617
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1561
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1570
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1578
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:405.11-409.14"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1602
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1608
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1618
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1629
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\lsu_err_d$1569
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  wire $auto$slang_frontend.cc:696:finish$\lsu_err_d$1607
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  wire $auto$slang_frontend.cc:696:finish$\lsu_err_d$1628
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\perf_load_o$1563
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\perf_store_o$1564
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  wire $auto$slang_frontend.cc:696:finish$\pmp_err_d$1568
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  wire $auto$slang_frontend.cc:696:finish$\pmp_err_d$1606
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  wire $auto$slang_frontend.cc:696:finish$\pmp_err_d$1627
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:276.9-280.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1510
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:284.9-288.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1515
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:292.9-296.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1520
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:300.9-304.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1525
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:237.9-241.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1488
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:245.9-249.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1493
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:253.9-257.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1498
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:261.9-265.12"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1503
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  wire width 2 $auto$slang_frontend.cc:696:finish$\rdata_offset_q$1469
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:188.14-190.8"
  wire width 24 $auto$slang_frontend.cc:696:finish$\rdata_q$1461
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  wire $auto$slang_frontend.cc:696:finish$\rdata_update$1604
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  wire $auto$slang_frontend.cc:696:finish$\rdata_update$1626
  wire width 3 $procmux$10857_Y
  wire $procmux$10860_CMP
  wire $procmux$10862_Y
  wire $procmux$10865_CMP
  wire $procmux$10867_Y
  wire $procmux$10870_CMP
  wire $procmux$10872_Y
  wire $procmux$10875_CMP
  wire $procmux$10877_Y
  wire $procmux$10880_CMP
  wire width 3 $procmux$10883_Y
  wire $procmux$10886_CMP
  wire $procmux$10889_Y
  wire $procmux$10892_CMP
  wire $procmux$10895_Y
  wire $procmux$10898_CMP
  wire $procmux$10901_Y
  wire $procmux$10904_CMP
  wire width 3 $procmux$10908_Y
  wire width 3 $procmux$10911_Y
  wire $procmux$10914_CMP
  wire $procmux$10918_Y
  wire $procmux$10921_Y
  wire $procmux$10924_CMP
  wire width 3 $procmux$10930_Y
  wire $procmux$10933_CMP
  wire $procmux$10939_Y
  wire $procmux$10942_CMP
  wire $procmux$10948_Y
  wire $procmux$10951_CMP
  wire $procmux$10957_Y
  wire $procmux$10960_CMP
  wire $procmux$10966_Y
  wire $procmux$10969_CMP
  wire $procmux$10975_Y
  wire $procmux$10978_CMP
  wire width 3 $procmux$10983_Y
  wire $procmux$10986_CMP
  wire $procmux$10991_Y
  wire $procmux$10994_CMP
  wire $procmux$10999_Y
  wire $procmux$11002_CMP
  wire $procmux$11007_Y
  wire $procmux$11010_CMP
  wire $procmux$11014_CMP
  wire $procmux$11016_CMP
  wire $procmux$11018_CMP
  wire $procmux$11020_CMP
  wire $procmux$11022_CMP
  wire $procmux$11026_CMP
  wire $procmux$11029_CMP
  wire $procmux$11032_CMP
  wire $procmux$11036_CMP
  wire $procmux$11039_CMP
  wire $procmux$11042_CMP
  wire $procmux$11048_CMP
  wire $procmux$11050_CMP
  wire $procmux$11052_CMP
  wire $procmux$11054_CMP
  wire $procmux$11060_CMP
  wire $procmux$11063_CMP
  wire $procmux$11065_CMP
  wire $procmux$11069_CMP
  wire $procmux$11071_CMP
  wire $procmux$11073_CMP
  wire $procmux$11075_CMP
  wire $procmux$11077_CMP
  wire $procmux$11089_CMP
  wire $procmux$11101_CMP
  wire $procmux$11107_CMP
  wire $procmux$11109_CMP
  wire $procmux$11111_CMP
  wire $procmux$11113_CMP
  wire width 3 $procmux$11120_Y
  wire width 3 $procmux$11122_Y
  wire $procmux$11125_CMP
  wire $procmux$11132_Y
  wire $procmux$11134_Y
  wire $procmux$11137_CMP
  wire $procmux$11144_Y
  wire $procmux$11146_Y
  wire $procmux$11149_CMP
  wire $procmux$11156_Y
  wire $procmux$11158_Y
  wire $procmux$11161_CMP
  wire width 3 $procmux$11168_Y
  wire $procmux$11171_CMP
  wire $procmux$11178_Y
  wire $procmux$11181_CMP
  wire $procmux$11188_Y
  wire $procmux$11191_CMP
  wire $procmux$11198_Y
  wire $procmux$11201_CMP
  wire $procmux$11208_Y
  wire $procmux$11211_CMP
  wire $procmux$11218_Y
  wire $procmux$11221_CMP
  wire $procmux$11228_Y
  wire $procmux$11231_CMP
  wire $procmux$11238_Y
  wire $procmux$11241_CMP
  wire $procmux$11248_Y
  wire $procmux$11251_CMP
  wire $procmux$11255_CMP
  wire $procmux$11258_CMP
  wire $procmux$11262_CMP
  wire $procmux$11264_CMP
  wire $procmux$11266_CMP
  wire width 2 $procmux$11268_CMP
  wire $procmux$11268_CTRL
  wire $procmux$11269_CMP
  wire $procmux$11270_CMP
  wire width 32 $procmux$11272_Y
  wire $procmux$11275_CMP
  wire width 32 $procmux$11278_Y
  wire $procmux$11281_CMP
  wire width 32 $procmux$11285_Y
  wire $procmux$11288_CMP
  wire $procmux$11291_CMP
  wire $procmux$11293_CMP
  wire $procmux$11295_CMP
  wire $procmux$11297_CMP
  wire width 32 $procmux$11302_Y
  wire $procmux$11305_CMP
  wire width 32 $procmux$11307_Y
  wire $procmux$11310_CMP
  wire width 32 $procmux$11313_Y
  wire $procmux$11316_CMP
  wire width 32 $procmux$11320_Y
  wire $procmux$11323_CMP
  wire $procmux$11326_CMP
  wire $procmux$11328_CMP
  wire $procmux$11330_CMP
  wire $procmux$11332_CMP
  wire width 32 $procmux$11337_Y
  wire $procmux$11340_CMP
  wire $procmux$11342_CMP
  wire $procmux$11343_CMP
  wire $procmux$11344_CMP
  wire $procmux$11345_CMP
  wire $procmux$11359_CMP
  wire $procmux$11360_CMP
  wire $procmux$11361_CMP
  wire $procmux$11362_CMP
  wire width 4 $procmux$11363_Y
  wire $procmux$11364_CMP
  wire $procmux$11365_CMP
  wire $procmux$11366_CMP
  wire $procmux$11367_CMP
  wire width 2 $procmux$11369_CMP
  wire $procmux$11369_CTRL
  wire width 4 $procmux$11373_Y
  wire $procmux$11376_CMP
  wire width 4 $procmux$11379_Y
  wire $procmux$11380_CMP
  wire $procmux$11381_CMP
  wire $procmux$11382_CMP
  wire $procmux$11383_CMP
  wire width 4 $procmux$11384_Y
  wire $procmux$11387_CMP
  wire width 2 $procmux$11390_CMP
  wire $procmux$11390_CTRL
  wire $procmux$11392_CMP
  wire $procmux$11394_CMP
  wire width 4 $procmux$11397_Y
  wire $procmux$11398_CMP
  wire $procmux$11399_CMP
  wire $procmux$11400_CMP
  wire $procmux$11401_CMP
  wire width 4 $procmux$11403_Y
  wire $procmux$11406_CMP
  wire width 4 $procmux$11412_Y
  wire $procmux$11415_CMP
  wire width 4 $procmux$11419_Y
  wire $procmux$11420_CMP
  wire $procmux$11421_CMP
  wire $procmux$11422_CMP
  wire $procmux$11423_CMP
  wire width 4 $procmux$11424_Y
  wire $procmux$11427_CMP
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:44.26"
  wire width 32 input 20 \adder_result_ex_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:46.26"
  wire output 21 \addr_incr_req_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:48.26"
  wire width 32 output 22 \addr_last_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:72.17"
  wire \addr_update
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:62.26"
  wire output 27 \busy_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:18.26"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:73.17"
  wire \ctrl_update
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:28.26"
  wire width 32 output 8 \data_addr_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:30.26"
  wire width 4 output 7 \data_be_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:25.26"
  wire input 11 \data_err_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:23.26"
  wire input 4 \data_gnt_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:97.17"
  wire \data_or_pmp_err
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:26.26"
  wire input 12 \data_pmp_err_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:32.26"
  wire width 32 input 10 \data_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:22.26"
  wire output 3 \data_req_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:24.26"
  wire input 5 \data_rvalid_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:78.17"
  wire \data_sign_ext_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:77.17"
  wire width 2 \data_type_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:31.26"
  wire width 32 output 9 \data_wdata_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:29.26"
  wire output 6 \data_we_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:79.17"
  wire \data_we_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:93.38"
  wire \handle_misaligned_d
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:93.17"
  wire \handle_misaligned_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:59.26"
  wire output 25 \load_err_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:104.12"
  wire width 3 \ls_fsm_cs
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:104.23"
  wire width 3 \ls_fsm_ns
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:96.28"
  wire \lsu_err_d
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:96.17"
  wire \lsu_err_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:40.26"
  wire width 32 output 17 \lsu_rdata_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:41.26"
  wire output 18 \lsu_rdata_valid_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:52.26"
  wire output 23 \lsu_req_done_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:42.26"
  wire input 19 \lsu_req_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:56.26"
  wire output 24 \lsu_resp_valid_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:38.26"
  wire input 16 \lsu_sign_ext_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:36.26"
  wire width 2 input 14 \lsu_type_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:37.26"
  wire width 32 input 15 \lsu_wdata_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:35.26"
  wire input 13 \lsu_we_i
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:64.26"
  wire output 28 \perf_load_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:65.26"
  wire output 29 \perf_store_o
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:95.28"
  wire \pmp_err_d
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:95.17"
  wire \pmp_err_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:90.17"
  wire width 32 \rdata_b_ext
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:89.17"
  wire width 32 \rdata_h_ext
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:76.17"
  wire width 2 \rdata_offset_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:75.17"
  wire width 24 \rdata_q
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:74.17"
  wire \rdata_update
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:88.17"
  wire width 32 \rdata_w_ext
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:19.26"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:92.17"
  wire \split_misaligned_access
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:60.26"
  wire output 26 \store_err_o
  cell $logic_not $auto$builder.cc:330:Biop$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \Y $auto$builder.cc:338:Biop$1530
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \Y $auto$builder.cc:338:Biop$1532
  end
  cell $logic_and $auto$builder.cc:330:Biop$1533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1530
    connect \B $auto$builder.cc:338:Biop$1532
    connect \Y $auto$builder.cc:338:Biop$1534
  end
  cell $eq $auto$builder.cc:330:Biop$1535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'01
    connect \Y $auto$builder.cc:338:Biop$1536
  end
  cell $eq $auto$builder.cc:330:Biop$1537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'11
    connect \Y $auto$builder.cc:338:Biop$1538
  end
  cell $logic_and $auto$builder.cc:330:Biop$1539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1536
    connect \B $auto$builder.cc:338:Biop$1538
    connect \Y $auto$builder.cc:338:Biop$1540
  end
  cell $logic_or $auto$builder.cc:330:Biop$1541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1534
    connect \B $auto$builder.cc:338:Biop$1540
    connect \Y \split_misaligned_access
  end
  cell $logic_or $auto$builder.cc:330:Biop$1571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_gnt_i
    connect \B \pmp_err_q
    connect \Y $auto$builder.cc:338:Biop$1572
  end
  cell $logic_or $auto$builder.cc:330:Biop$1579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_rvalid_i
    connect \B \pmp_err_q
    connect \Y $auto$builder.cc:338:Biop$1580
  end
  cell $or $auto$builder.cc:330:Biop$1583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_err_i
    connect \B \pmp_err_q
    connect \Y $auto$builder.cc:338:Biop$1584
  end
  cell $or $auto$builder.cc:330:Biop$1591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_err_i
    connect \B \pmp_err_q
    connect \Y $auto$builder.cc:338:Biop$1592
  end
  cell $and $auto$builder.cc:330:Biop$1595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_gnt_i
    connect \B $auto$builder.cc:364:Unop$1594
    connect \Y $auto$builder.cc:338:Biop$1596
  end
  cell $logic_or $auto$builder.cc:330:Biop$1609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_gnt_i
    connect \B \pmp_err_q
    connect \Y $auto$builder.cc:338:Biop$1610
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$1641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $auto$builder.cc:338:Biop$1642
  end
  cell $or $auto$builder.cc:330:Biop$1643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_req_i
    connect \B $auto$builder.cc:338:Biop$1642
    connect \Y $auto$builder.cc:338:Biop$1644
  end
  cell $logic_not $auto$builder.cc:330:Biop$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_ns
    connect \Y $auto$builder.cc:338:Biop$1646
  end
  cell $and $auto$builder.cc:330:Biop$1647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1644
    connect \B $auto$builder.cc:338:Biop$1646
    connect \Y \lsu_req_done_o
  end
  cell $or $auto$builder.cc:330:Biop$1654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_err_q
    connect \B \data_err_i
    connect \Y $auto$builder.cc:338:Biop$1655
  end
  cell $or $auto$builder.cc:330:Biop$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1655
    connect \B \pmp_err_q
    connect \Y \data_or_pmp_err
  end
  cell $or $auto$builder.cc:330:Biop$1658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_rvalid_i
    connect \B \pmp_err_q
    connect \Y $auto$builder.cc:338:Biop$1659
  end
  cell $logic_not $auto$builder.cc:330:Biop$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $auto$builder.cc:338:Biop$1661
  end
  cell $and $auto$builder.cc:330:Biop$1662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1659
    connect \B $auto$builder.cc:338:Biop$1661
    connect \Y \lsu_resp_valid_o
  end
  cell $logic_not $auto$builder.cc:330:Biop$1664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $auto$builder.cc:338:Biop$1665
  end
  cell $and $auto$builder.cc:330:Biop$1666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1665
    connect \B \data_rvalid_i
    connect \Y $auto$builder.cc:338:Biop$1667
  end
  cell $and $auto$builder.cc:330:Biop$1670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1667
    connect \B $auto$builder.cc:364:Unop$1669
    connect \Y $auto$builder.cc:338:Biop$1671
  end
  cell $and $auto$builder.cc:330:Biop$1674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1671
    connect \B $auto$builder.cc:364:Unop$1673
    connect \Y \lsu_rdata_valid_o
  end
  cell $and $auto$builder.cc:330:Biop$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_or_pmp_err
    connect \B $auto$builder.cc:364:Unop$1677
    connect \Y $auto$builder.cc:338:Biop$1679
  end
  cell $and $auto$builder.cc:330:Biop$1680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1679
    connect \B \lsu_resp_valid_o
    connect \Y \load_err_o
  end
  cell $and $auto$builder.cc:330:Biop$1682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_or_pmp_err
    connect \B \data_we_q
    connect \Y $auto$builder.cc:338:Biop$1683
  end
  cell $and $auto$builder.cc:330:Biop$1684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1683
    connect \B \lsu_resp_valid_o
    connect \Y \store_err_o
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$1686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y \busy_o
  end
  cell $not $auto$builder.cc:359:Unop$1546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_we_i
    connect \Y $auto$builder.cc:364:Unop$1547
  end
  cell $not $auto$builder.cc:359:Unop$1585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_we_q
    connect \Y $auto$builder.cc:364:Unop$1586
  end
  cell $not $auto$builder.cc:359:Unop$1593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1592
    connect \Y $auto$builder.cc:364:Unop$1594
  end
  cell $not $auto$builder.cc:359:Unop$1597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_gnt_i
    connect \Y $auto$builder.cc:364:Unop$1598
  end
  cell $not $auto$builder.cc:359:Unop$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_err_q
    connect \Y $auto$builder.cc:364:Unop$1614
  end
  cell $not $auto$builder.cc:359:Unop$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_err_i
    connect \Y $auto$builder.cc:364:Unop$1622
  end
  cell $not $auto$builder.cc:359:Unop$1623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_we_q
    connect \Y $auto$builder.cc:364:Unop$1624
  end
  cell $not $auto$builder.cc:359:Unop$1668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_or_pmp_err
    connect \Y $auto$builder.cc:364:Unop$1669
  end
  cell $not $auto$builder.cc:359:Unop$1672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_we_q
    connect \Y $auto$builder.cc:364:Unop$1673
  end
  cell $not $auto$builder.cc:359:Unop$1676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_we_q
    connect \Y $auto$builder.cc:364:Unop$1677
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1550
    parameter \WIDTH 3
    connect \A 3'000
    connect \B 3'010
    connect \S \split_misaligned_access
    connect \Y $auto$rtlil.cc:2914:Mux$1553
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1554
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'001
    connect \S \split_misaligned_access
    connect \Y $auto$rtlil.cc:2914:Mux$1557
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1587
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'000
    connect \S \data_gnt_i
    connect \Y $auto$rtlil.cc:2914:Mux$1590
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:210.3"
  cell $aldff $driver$addr_last_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\addr_last_q$1480
    connect \Q \addr_last_o
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:194.3"
  cell $aldff $driver$data_sign_ext_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\data_sign_ext_q$1471
    connect \Q \data_sign_ext_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:194.3"
  cell $aldff $driver$data_type_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'00
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\data_type_q$1470
    connect \Q \data_type_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:194.3"
  cell $aldff $driver$data_we_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\data_we_q$1472
    connect \Q \data_we_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:454.3"
  cell $aldff $driver$handle_misaligned_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \handle_misaligned_d
    connect \Q \handle_misaligned_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:454.3"
  cell $aldff $driver$ls_fsm_cs
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \AD 3'000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \ls_fsm_ns
    connect \Q \ls_fsm_cs
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:454.3"
  cell $aldff $driver$lsu_err_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \lsu_err_d
    connect \Q \lsu_err_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:454.3"
  cell $aldff $driver$pmp_err_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \pmp_err_d
    connect \Q \pmp_err_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:194.3"
  cell $aldff $driver$rdata_offset_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'00
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_offset_q$1469
    connect \Q \rdata_offset_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:185.3"
  cell $aldff $driver$rdata_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 24
    connect \AD 24'000000000000000000000000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rdata_q$1461
    connect \Q \rdata_q
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.28-442.12|designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  cell $mux $procmux$10857
    parameter \WIDTH 3
    connect \A \ls_fsm_cs
    connect \B 3'000
    connect \S \data_rvalid_i
    connect \Y $procmux$10857_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10859
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10857_Y
    connect \S $procmux$10860_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1629
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10860_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$10860_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.28-442.12|designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  cell $mux $procmux$10862
    parameter \WIDTH 1
    connect \A \lsu_err_q
    connect \B \data_err_i
    connect \S \data_rvalid_i
    connect \Y $procmux$10862_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10864
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10862_Y
    connect \S $procmux$10865_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\lsu_err_d$1628
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10865_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$10865_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.28-442.12|designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  cell $mux $procmux$10867
    parameter \WIDTH 1
    connect \A \pmp_err_q
    connect \B \data_pmp_err_i
    connect \S \data_rvalid_i
    connect \Y $procmux$10867_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10869
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10867_Y
    connect \S $procmux$10870_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pmp_err_d$1627
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10870_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$10870_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.28-442.12|designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  cell $mux $procmux$10872
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$1624
    connect \S \data_rvalid_i
    connect \Y $procmux$10872_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10874
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10872_Y
    connect \S $procmux$10875_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_update$1626
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10875_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$10875_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:431.28-442.12|designs/src/ibex_sv/ibex_load_store_unit.sv:431.9-442.12"
  cell $mux $procmux$10877
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$1622
    connect \S \data_rvalid_i
    connect \Y $procmux$10877_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10879
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10877_Y
    connect \S $procmux$10880_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_update$1625
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10880_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$10880_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.38-423.12|designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  cell $mux $procmux$10883
    parameter \WIDTH 3
    connect \A \ls_fsm_cs
    connect \B 3'000
    connect \S $auto$builder.cc:338:Biop$1610
    connect \Y $procmux$10883_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10885
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10883_Y
    connect \S $procmux$10886_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1618
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10886_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$10886_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.38-423.12|designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  cell $mux $procmux$10889
    parameter \WIDTH 1
    connect \A \handle_misaligned_q
    connect \B 1'0
    connect \S $auto$builder.cc:338:Biop$1610
    connect \Y $procmux$10889_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10891
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10889_Y
    connect \S $procmux$10892_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1617
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10892_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$10892_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.38-423.12|designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  cell $mux $procmux$10895
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1610
    connect \Y $procmux$10895_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10897
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10895_Y
    connect \S $procmux$10898_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_update$1616
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10898_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$10898_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:417.38-423.12|designs/src/ibex_sv/ibex_load_store_unit.sv:417.9-423.12"
  cell $mux $procmux$10901
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$1614
    connect \S $auto$builder.cc:338:Biop$1610
    connect \Y $procmux$10901_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10903
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10901_Y
    connect \S $procmux$10904_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_update$1615
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10904_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$10904_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:405.27-409.14|designs/src/ibex_sv/ibex_load_store_unit.sv:405.11-409.14"
  cell $mux $procmux$10908
    parameter \WIDTH 3
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \S \data_gnt_i
    connect \Y $procmux$10908_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10911
    parameter \WIDTH 3
    connect \A $procmux$10908_Y
    connect \B 3'x
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10911_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10913
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10911_Y
    connect \S $procmux$10914_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1602
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10914_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10914_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:405.27-409.14|designs/src/ibex_sv/ibex_load_store_unit.sv:405.11-409.14"
  cell $mux $procmux$10918
    parameter \WIDTH 1
    connect \A \handle_misaligned_q
    connect \B 1'0
    connect \S \data_gnt_i
    connect \Y $procmux$10918_Y
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10921
    parameter \WIDTH 1
    connect \A $procmux$10918_Y
    connect \B 1'x
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10921_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10923
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10921_Y
    connect \S $procmux$10924_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1601
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10924_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10924_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10930
    parameter \WIDTH 3
    connect \A $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1602
    connect \B $auto$rtlil.cc:2914:Mux$1590
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10930_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10932
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10930_Y
    connect \S $procmux$10933_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1608
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10933_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10933_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10939
    parameter \WIDTH 1
    connect \A \lsu_err_q
    connect \B $auto$builder.cc:338:Biop$1584
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10939_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10941
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10939_Y
    connect \S $procmux$10942_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\lsu_err_d$1607
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10942_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10942_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10948
    parameter \WIDTH 1
    connect \A \pmp_err_q
    connect \B \data_pmp_err_i
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10948_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10950
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10948_Y
    connect \S $procmux$10951_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pmp_err_d$1606
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10951_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10951_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10957
    parameter \WIDTH 1
    connect \A $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1601
    connect \B $auto$builder.cc:364:Unop$1598
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10957_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10959
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10957_Y
    connect \S $procmux$10960_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1605
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10960_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10960_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10966
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$1586
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10966_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10968
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10966_Y
    connect \S $procmux$10969_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_update$1604
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10969_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10969_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:390.41-403.12|designs/src/ibex_sv/ibex_load_store_unit.sv:390.9-410.12"
  cell $mux $procmux$10975
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:338:Biop$1596
    connect \S $auto$builder.cc:338:Biop$1580
    connect \Y $procmux$10975_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10977
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10975_Y
    connect \S $procmux$10978_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_update$1603
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10978_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$10978_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.38-380.12|designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  cell $mux $procmux$10983
    parameter \WIDTH 3
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \S $auto$builder.cc:338:Biop$1572
    connect \Y $procmux$10983_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10985
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$10983_Y
    connect \S $procmux$10986_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1578
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10986_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$10986_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.38-380.12|designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  cell $mux $procmux$10991
    parameter \WIDTH 1
    connect \A \handle_misaligned_q
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1572
    connect \Y $procmux$10991_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$10993
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10991_Y
    connect \S $procmux$10994_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1577
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$10994_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$10994_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.38-380.12|designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  cell $mux $procmux$10999
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1572
    connect \Y $procmux$10999_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11001
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$10999_Y
    connect \S $procmux$11002_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_update$1576
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11002_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11002_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:375.38-380.12|designs/src/ibex_sv/ibex_load_store_unit.sv:375.9-380.12"
  cell $mux $procmux$11007
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$1572
    connect \Y $procmux$11007_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11009
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11007_Y
    connect \S $procmux$11010_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_update$1575
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11010_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11013
    parameter \S_WIDTH 5
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1570 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1578 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1608 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1618 $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1629 }
    connect \S { $procmux$11022_CMP $procmux$11020_CMP $procmux$11018_CMP $procmux$11016_CMP $procmux$11014_CMP }
    connect \Y \ls_fsm_ns
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$11014_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$11016_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11018_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11020_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11022_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11025
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A \lsu_err_q
    connect \B { $auto$slang_frontend.cc:696:finish$\lsu_err_d$1569 $auto$slang_frontend.cc:696:finish$\lsu_err_d$1607 $auto$slang_frontend.cc:696:finish$\lsu_err_d$1628 }
    connect \S { $procmux$11032_CMP $procmux$11029_CMP $procmux$11026_CMP }
    connect \Y \lsu_err_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11026_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$11026_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11029_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11029_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11032_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11032_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11035
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A \pmp_err_q
    connect \B { $auto$slang_frontend.cc:696:finish$\pmp_err_d$1568 $auto$slang_frontend.cc:696:finish$\pmp_err_d$1606 $auto$slang_frontend.cc:696:finish$\pmp_err_d$1627 }
    connect \S { $procmux$11042_CMP $procmux$11039_CMP $procmux$11036_CMP }
    connect \Y \pmp_err_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$11036_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11039_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11042_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11047
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A \handle_misaligned_q
    connect \B { $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1567 $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1577 $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1605 $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1617 }
    connect \S { $procmux$11054_CMP $procmux$11052_CMP $procmux$11050_CMP $procmux$11048_CMP }
    connect \Y \handle_misaligned_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11048_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$11048_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11050_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11050_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11052_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11052_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11054_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11054_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11059
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\ctrl_update$1566 $auto$slang_frontend.cc:696:finish$\ctrl_update$1576 $auto$slang_frontend.cc:696:finish$\ctrl_update$1616 }
    connect \S { $procmux$11065_CMP $procmux$11063_CMP $procmux$11060_CMP }
    connect \Y \ctrl_update
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$11060_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11063_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11063_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11065_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11065_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11068
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\addr_update$1565 $auto$slang_frontend.cc:696:finish$\addr_update$1575 $auto$slang_frontend.cc:696:finish$\addr_update$1603 $auto$slang_frontend.cc:696:finish$\addr_update$1615 $auto$slang_frontend.cc:696:finish$\addr_update$1625 }
    connect \S { $procmux$11077_CMP $procmux$11075_CMP $procmux$11073_CMP $procmux$11071_CMP $procmux$11069_CMP }
    connect \Y \addr_update
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11069_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$11069_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11071_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$11071_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11073_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11073_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11075_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11075_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11077_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11077_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11088
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\perf_store_o$1564
    connect \S $procmux$11089_CMP
    connect \Y \perf_store_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11089_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11089_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11100
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\perf_load_o$1563
    connect \S $procmux$11101_CMP
    connect \Y \perf_load_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11101_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11101_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11106
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\data_req_o$1562 3'111 }
    connect \S { $procmux$11113_CMP $procmux$11111_CMP $procmux$11109_CMP $procmux$11107_CMP }
    connect \Y \data_req_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11107_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$11107_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11109_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11109_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:369.21-381.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11111_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'001
    connect \Y $procmux$11111_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11113_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11113_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.27-363.14|designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  cell $mux $procmux$11120
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2914:Mux$1557
    connect \B $auto$rtlil.cc:2914:Mux$1553
    connect \S \data_gnt_i
    connect \Y $procmux$11120_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11122
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$11120_Y
    connect \S \lsu_req_i
    connect \Y $procmux$11122_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11124
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$11122_Y
    connect \S $procmux$11125_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1561
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11125_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11125_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.27-363.14|designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  cell $mux $procmux$11132
    parameter \WIDTH 1
    connect \A \handle_misaligned_q
    connect \B \split_misaligned_access
    connect \S \data_gnt_i
    connect \Y $procmux$11132_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11134
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11132_Y
    connect \S \lsu_req_i
    connect \Y $procmux$11134_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11136
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11134_Y
    connect \S $procmux$11137_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1560
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11137_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11137_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.27-363.14|designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  cell $mux $procmux$11144
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \data_gnt_i
    connect \Y $procmux$11144_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11146
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11144_Y
    connect \S \lsu_req_i
    connect \Y $procmux$11146_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11148
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11146_Y
    connect \S $procmux$11149_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_update$1559
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11149_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11149_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:358.27-363.14|designs/src/ibex_sv/ibex_load_store_unit.sv:358.11-365.14"
  cell $mux $procmux$11156
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \data_gnt_i
    connect \Y $procmux$11156_Y
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11158
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11156_Y
    connect \S \lsu_req_i
    connect \Y $procmux$11158_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11160
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11158_Y
    connect \S $procmux$11161_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_update$1558
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11161_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11161_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11168
    parameter \WIDTH 3
    connect \A \ls_fsm_cs
    connect \B $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1561
    connect \S \lsu_req_i
    connect \Y $procmux$11168_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11170
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$11168_Y
    connect \S $procmux$11171_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ls_fsm_ns$1570
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11171_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11171_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11178
    parameter \WIDTH 1
    connect \A \lsu_err_q
    connect \B 1'0
    connect \S \lsu_req_i
    connect \Y $procmux$11178_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11180
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11178_Y
    connect \S $procmux$11181_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\lsu_err_d$1569
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11181_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11181_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11188
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \data_pmp_err_i
    connect \S \lsu_req_i
    connect \Y $procmux$11188_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11190
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11188_Y
    connect \S $procmux$11191_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\pmp_err_d$1568
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11191_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11191_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11198
    parameter \WIDTH 1
    connect \A \handle_misaligned_q
    connect \B $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1560
    connect \S \lsu_req_i
    connect \Y $procmux$11198_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11200
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11198_Y
    connect \S $procmux$11201_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\handle_misaligned_d$1567
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11201_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11201_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11208
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\ctrl_update$1559
    connect \S \lsu_req_i
    connect \Y $procmux$11208_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11210
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11208_Y
    connect \S $procmux$11211_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\ctrl_update$1566
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11211_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11218
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$slang_frontend.cc:696:finish$\addr_update$1558
    connect \S \lsu_req_i
    connect \Y $procmux$11218_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11220
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11218_Y
    connect \S $procmux$11221_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_update$1565
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11221_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11221_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11228
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_we_i
    connect \S \lsu_req_i
    connect \Y $procmux$11228_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11230
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11228_Y
    connect \S $procmux$11231_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_store_o$1564
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11231_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11231_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11238
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$1547
    connect \S \lsu_req_i
    connect \Y $procmux$11238_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11240
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11238_Y
    connect \S $procmux$11241_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\perf_load_o$1563
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11241_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11241_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:351.24-366.12|designs/src/ibex_sv/ibex_load_store_unit.sv:351.9-366.12"
  cell $mux $procmux$11248
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \lsu_req_i
    connect \Y $procmux$11248_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $mux $procmux$11250
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$11248_Y
    connect \S $procmux$11251_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_req_o$1562
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:349.13-367.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $logic_not $procmux$11251_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \Y $procmux$11251_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11254
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\rdata_update$1604 $auto$slang_frontend.cc:696:finish$\rdata_update$1626 }
    connect \S { $procmux$11258_CMP $procmux$11255_CMP }
    connect \Y \rdata_update
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11255_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$11255_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11258_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11258_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $pmux $procmux$11261
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 \handle_misaligned_q 1'1 }
    connect \S { $procmux$11266_CMP $procmux$11264_CMP $procmux$11262_CMP }
    connect \Y \addr_incr_req_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:426.34-443.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11262_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'100
    connect \Y $procmux$11262_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:413.17-424.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11264_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'011
    connect \Y $procmux$11264_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:383.24-411.10|designs/src/ibex_sv/ibex_load_store_unit.sv:347.5-448.12"
  cell $eq $procmux$11266_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \ls_fsm_cs
    connect \B 3'010
    connect \Y $procmux$11266_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:316.20-316.49|designs/src/ibex_sv/ibex_load_store_unit.sv:313.5-318.12"
  cell $pmux $procmux$11267
    parameter \S_WIDTH 3
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \rdata_w_ext \rdata_h_ext \rdata_b_ext }
    connect \S { $procmux$11270_CMP $procmux$11269_CMP $procmux$11268_CTRL }
    connect \Y \lsu_rdata_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:316.20-316.49|designs/src/ibex_sv/ibex_load_store_unit.sv:313.5-318.12"
  cell $reduce_or $procmux$11268_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$11268_CMP
    connect \Y $procmux$11268_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:316.20-316.49|designs/src/ibex_sv/ibex_load_store_unit.sv:313.5-318.12"
  cell $eq $procmux$11268_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \data_type_q
    connect \B 2'10
    connect \Y $procmux$11268_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:316.20-316.49|designs/src/ibex_sv/ibex_load_store_unit.sv:313.5-318.12"
  cell $eq $procmux$11268_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \data_type_q
    connect \B 2'11
    connect \Y $procmux$11268_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:315.20-315.49|designs/src/ibex_sv/ibex_load_store_unit.sv:313.5-318.12"
  cell $eq $procmux$11269_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \data_type_q
    connect \B 2'01
    connect \Y $procmux$11269_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:314.20-314.49|designs/src/ibex_sv/ibex_load_store_unit.sv:313.5-318.12"
  cell $logic_not $procmux$11270_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \data_type_q
    connect \Y $procmux$11270_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:301.11-301.60|designs/src/ibex_sv/ibex_load_store_unit.sv:300.9-304.12"
  cell $mux $procmux$11272
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \data_rdata_i [31:24] }
    connect \B { \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:24] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11272_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:300.9-304.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $mux $procmux$11274
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11272_Y
    connect \S $procmux$11275_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1525
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:300.9-304.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $eq $procmux$11275_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'11
    connect \Y $procmux$11275_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:293.11-293.60|designs/src/ibex_sv/ibex_load_store_unit.sv:292.9-296.12"
  cell $mux $procmux$11278
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \data_rdata_i [23:16] }
    connect \B { \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:16] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11278_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:292.9-296.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $mux $procmux$11280
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11278_Y
    connect \S $procmux$11281_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1520
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:292.9-296.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $eq $procmux$11281_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'10
    connect \Y $procmux$11281_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:285.11-285.59|designs/src/ibex_sv/ibex_load_store_unit.sv:284.9-288.12"
  cell $mux $procmux$11285
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \data_rdata_i [15:8] }
    connect \B { \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:8] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11285_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:284.9-288.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $mux $procmux$11287
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11285_Y
    connect \S $procmux$11288_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1515
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:284.9-288.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $eq $procmux$11288_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'01
    connect \Y $procmux$11288_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:300.9-304.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $pmux $procmux$11290
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1510 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1515 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1520 $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1525 }
    connect \S { $procmux$11297_CMP $procmux$11295_CMP $procmux$11293_CMP $procmux$11291_CMP }
    connect \Y \rdata_b_ext
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:300.9-304.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $eq $procmux$11291_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'11
    connect \Y $procmux$11291_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:292.9-296.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $eq $procmux$11293_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'10
    connect \Y $procmux$11293_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:284.9-288.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $eq $procmux$11295_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'01
    connect \Y $procmux$11295_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:276.9-280.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $logic_not $procmux$11297_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \Y $procmux$11297_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:277.11-277.58|designs/src/ibex_sv/ibex_load_store_unit.sv:276.9-280.12"
  cell $mux $procmux$11302
    parameter \WIDTH 32
    connect \A { 24'000000000000000000000000 \data_rdata_i [7:0] }
    connect \B { \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11302_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:276.9-280.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $mux $procmux$11304
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11302_Y
    connect \S $procmux$11305_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_b_ext$1510
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:276.9-280.12|designs/src/ibex_sv/ibex_load_store_unit.sv:274.5-308.12"
  cell $logic_not $procmux$11305_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \Y $procmux$11305_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:262.11-262.71|designs/src/ibex_sv/ibex_load_store_unit.sv:261.9-265.12"
  cell $mux $procmux$11307
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \data_rdata_i [7:0] \rdata_q [23:16] }
    connect \B { \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] \rdata_q [23:16] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11307_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:261.9-265.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $mux $procmux$11309
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11307_Y
    connect \S $procmux$11310_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1503
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:261.9-265.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $eq $procmux$11310_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'11
    connect \Y $procmux$11310_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:254.11-254.57|designs/src/ibex_sv/ibex_load_store_unit.sv:253.9-257.12"
  cell $mux $procmux$11313
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \data_rdata_i [31:16] }
    connect \B { \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:16] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11313_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:253.9-257.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $mux $procmux$11315
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11313_Y
    connect \S $procmux$11316_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1498
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:253.9-257.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $eq $procmux$11316_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'10
    connect \Y $procmux$11316_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:246.11-246.56|designs/src/ibex_sv/ibex_load_store_unit.sv:245.9-249.12"
  cell $mux $procmux$11320
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \data_rdata_i [23:8] }
    connect \B { \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:8] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11320_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:245.9-249.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $mux $procmux$11322
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11320_Y
    connect \S $procmux$11323_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1493
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:245.9-249.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $eq $procmux$11323_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'01
    connect \Y $procmux$11323_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:261.9-265.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $pmux $procmux$11325
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1488 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1493 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1498 $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1503 }
    connect \S { $procmux$11332_CMP $procmux$11330_CMP $procmux$11328_CMP $procmux$11326_CMP }
    connect \Y \rdata_h_ext
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:261.9-265.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $eq $procmux$11326_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'11
    connect \Y $procmux$11326_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:253.9-257.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $eq $procmux$11328_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'10
    connect \Y $procmux$11328_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:245.9-249.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $eq $procmux$11330_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'01
    connect \Y $procmux$11330_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:237.9-241.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $logic_not $procmux$11332_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \Y $procmux$11332_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:238.11-238.56|designs/src/ibex_sv/ibex_load_store_unit.sv:237.9-241.12"
  cell $mux $procmux$11337
    parameter \WIDTH 32
    connect \A { 16'0000000000000000 \data_rdata_i [15:0] }
    connect \B { \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:0] }
    connect \S \data_sign_ext_q
    connect \Y $procmux$11337_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:237.9-241.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $mux $procmux$11339
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $procmux$11337_Y
    connect \S $procmux$11340_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_h_ext$1488
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:237.9-241.12|designs/src/ibex_sv/ibex_load_store_unit.sv:235.5-269.12"
  cell $logic_not $procmux$11340_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \Y $procmux$11340_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:224.16-224.67|designs/src/ibex_sv/ibex_load_store_unit.sv:220.5-226.12"
  cell $pmux $procmux$11341
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \data_rdata_i \data_rdata_i [7:0] \rdata_q \data_rdata_i [15:0] \rdata_q [23:8] \data_rdata_i [23:0] \rdata_q [23:16] }
    connect \S { $procmux$11345_CMP $procmux$11344_CMP $procmux$11343_CMP $procmux$11342_CMP }
    connect \Y \rdata_w_ext
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:224.16-224.67|designs/src/ibex_sv/ibex_load_store_unit.sv:220.5-226.12"
  cell $eq $procmux$11342_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'11
    connect \Y $procmux$11342_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:223.16-223.67|designs/src/ibex_sv/ibex_load_store_unit.sv:220.5-226.12"
  cell $eq $procmux$11343_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'10
    connect \Y $procmux$11343_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:222.16-222.66|designs/src/ibex_sv/ibex_load_store_unit.sv:220.5-226.12"
  cell $eq $procmux$11344_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \B 2'01
    connect \Y $procmux$11344_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:221.16-221.50|designs/src/ibex_sv/ibex_load_store_unit.sv:220.5-226.12"
  cell $logic_not $procmux$11345_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_offset_q
    connect \Y $procmux$11345_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:214.7-214.32|designs/src/ibex_sv/ibex_load_store_unit.sv:213.14-215.8"
  cell $mux $procmux$11346
    parameter \WIDTH 32
    connect \A \addr_last_o
    connect \B \adder_result_ex_i
    connect \S \addr_update
    connect \Y $auto$slang_frontend.cc:696:finish$\addr_last_q$1480
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.31-205.8|designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  cell $mux $procmux$11348
    parameter \WIDTH 1
    connect \A \data_we_q
    connect \B \lsu_we_i
    connect \S \ctrl_update
    connect \Y $auto$slang_frontend.cc:696:finish$\data_we_q$1472
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.31-205.8|designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  cell $mux $procmux$11350
    parameter \WIDTH 1
    connect \A \data_sign_ext_q
    connect \B \lsu_sign_ext_i
    connect \S \ctrl_update
    connect \Y $auto$slang_frontend.cc:696:finish$\data_sign_ext_q$1471
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.31-205.8|designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  cell $mux $procmux$11352
    parameter \WIDTH 2
    connect \A \data_type_q
    connect \B \lsu_type_i
    connect \S \ctrl_update
    connect \Y $auto$slang_frontend.cc:696:finish$\data_type_q$1470
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:200.31-205.8|designs/src/ibex_sv/ibex_load_store_unit.sv:200.14-205.8"
  cell $mux $procmux$11354
    parameter \WIDTH 2
    connect \A \rdata_offset_q
    connect \B \adder_result_ex_i [1:0]
    connect \S \ctrl_update
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_offset_q$1469
  end
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:189.7-189.37|designs/src/ibex_sv/ibex_load_store_unit.sv:188.14-190.8"
  cell $mux $procmux$11356
    parameter \WIDTH 24
    connect \A \rdata_q
    connect \B \data_rdata_i [31:8]
    connect \S \rdata_update
    connect \Y $auto$slang_frontend.cc:696:finish$\rdata_q$1461
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:175.16-175.69|designs/src/ibex_sv/ibex_load_store_unit.sv:171.5-177.12"
  cell $pmux $procmux$11358
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A 32'x
    connect \B { \lsu_wdata_i \lsu_wdata_i [23:0] \lsu_wdata_i [31:24] \lsu_wdata_i [15:0] \lsu_wdata_i [31:16] \lsu_wdata_i [7:0] \lsu_wdata_i [31:8] }
    connect \S { $procmux$11362_CMP $procmux$11361_CMP $procmux$11360_CMP $procmux$11359_CMP }
    connect \Y \data_wdata_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:175.16-175.69|designs/src/ibex_sv/ibex_load_store_unit.sv:171.5-177.12"
  cell $eq $procmux$11359_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'11
    connect \Y $procmux$11359_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:174.16-174.69|designs/src/ibex_sv/ibex_load_store_unit.sv:171.5-177.12"
  cell $eq $procmux$11360_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'10
    connect \Y $procmux$11360_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:173.16-173.69|designs/src/ibex_sv/ibex_load_store_unit.sv:171.5-177.12"
  cell $eq $procmux$11361_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'01
    connect \Y $procmux$11361_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:172.16-172.48|designs/src/ibex_sv/ibex_load_store_unit.sv:171.5-177.12"
  cell $logic_not $procmux$11362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \Y $procmux$11362_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:155.20-155.38|designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16"
  cell $pmux $procmux$11363
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A 4'x
    connect \B 16'0001001001001000
    connect \S { $procmux$11367_CMP $procmux$11366_CMP $procmux$11365_CMP $procmux$11364_CMP }
    connect \Y $procmux$11363_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:155.20-155.38|designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16"
  cell $eq $procmux$11364_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'11
    connect \Y $procmux$11364_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:154.20-154.38|designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16"
  cell $eq $procmux$11365_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'10
    connect \Y $procmux$11365_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:153.20-153.38|designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16"
  cell $eq $procmux$11366_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'01
    connect \Y $procmux$11366_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:152.20-152.38|designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16"
  cell $logic_not $procmux$11367_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \Y $procmux$11367_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $mux $procmux$11368
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11363_Y
    connect \S $procmux$11369_CTRL
    connect \Y $auto$slang_frontend.cc:696:finish$\data_be$1450
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $reduce_or $procmux$11369_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$11369_CMP
    connect \Y $procmux$11369_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11369_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'10
    connect \Y $procmux$11369_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11369_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'11
    connect \Y $procmux$11369_CMP [1]
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18|designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12"
  cell $mux $procmux$11373
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\data_be$1448
    connect \B 4'0001
    connect \S \handle_misaligned_q
    connect \Y $procmux$11373_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $mux $procmux$11375
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11373_Y
    connect \S $procmux$11376_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_be$1449
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11376_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'01
    connect \Y $procmux$11376_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:141.22-141.40|designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18"
  cell $pmux $procmux$11379
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A 4'x
    connect \B 16'0011011011001000
    connect \S { $procmux$11383_CMP $procmux$11382_CMP $procmux$11381_CMP $procmux$11380_CMP }
    connect \Y $procmux$11379_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:141.22-141.40|designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18"
  cell $eq $procmux$11380_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'11
    connect \Y $procmux$11380_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:140.22-140.40|designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18"
  cell $eq $procmux$11381_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'10
    connect \Y $procmux$11381_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:139.22-139.40|designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18"
  cell $eq $procmux$11382_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'01
    connect \Y $procmux$11382_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:138.22-138.40|designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18"
  cell $logic_not $procmux$11383_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \Y $procmux$11383_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:137.11-143.18|designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12"
  cell $mux $procmux$11384
    parameter \WIDTH 4
    connect \A $procmux$11379_Y
    connect \B 4'x
    connect \S \handle_misaligned_q
    connect \Y $procmux$11384_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $mux $procmux$11386
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11384_Y
    connect \S $procmux$11387_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_be$1448
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11387_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'01
    connect \Y $procmux$11387_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $pmux $procmux$11389
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'x
    connect \B { $auto$slang_frontend.cc:696:finish$\data_be$1443 $auto$slang_frontend.cc:696:finish$\data_be$1449 $auto$slang_frontend.cc:696:finish$\data_be$1450 }
    connect \S { $procmux$11394_CMP $procmux$11392_CMP $procmux$11390_CTRL }
    connect \Y \data_be_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $reduce_or $procmux$11390_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$11390_CMP
    connect \Y $procmux$11390_CTRL
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11390_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'10
    connect \Y $procmux$11390_CMP [0]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:151.9-157.16|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11390_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'11
    connect \Y $procmux$11390_CMP [1]
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:136.9-146.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $eq $procmux$11392_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \B 2'01
    connect \Y $procmux$11392_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $logic_not $procmux$11394_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \Y $procmux$11394_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:129.22-129.40|designs/src/ibex_sv/ibex_load_store_unit.sv:125.11-131.18"
  cell $pmux $procmux$11397
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A 4'x
    connect \B 16'0000000100110111
    connect \S { $procmux$11401_CMP $procmux$11400_CMP $procmux$11399_CMP $procmux$11398_CMP }
    connect \Y $procmux$11397_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:129.22-129.40|designs/src/ibex_sv/ibex_load_store_unit.sv:125.11-131.18"
  cell $eq $procmux$11398_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'11
    connect \Y $procmux$11398_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:128.22-128.40|designs/src/ibex_sv/ibex_load_store_unit.sv:125.11-131.18"
  cell $eq $procmux$11399_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'10
    connect \Y $procmux$11399_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:127.22-127.40|designs/src/ibex_sv/ibex_load_store_unit.sv:125.11-131.18"
  cell $eq $procmux$11400_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'01
    connect \Y $procmux$11400_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:126.22-126.40|designs/src/ibex_sv/ibex_load_store_unit.sv:125.11-131.18"
  cell $logic_not $procmux$11401_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \Y $procmux$11401_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18|designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12"
  cell $mux $procmux$11403
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11397_Y
    connect \S \handle_misaligned_q
    connect \Y $procmux$11403_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $mux $procmux$11405
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11403_Y
    connect \S $procmux$11406_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_be$1442
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $logic_not $procmux$11406_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \Y $procmux$11406_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18|designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12"
  cell $mux $procmux$11412
    parameter \WIDTH 4
    connect \A $auto$slang_frontend.cc:696:finish$\data_be$1441
    connect \B $auto$slang_frontend.cc:696:finish$\data_be$1442
    connect \S \handle_misaligned_q
    connect \Y $procmux$11412_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $mux $procmux$11414
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11412_Y
    connect \S $procmux$11415_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_be$1443
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $logic_not $procmux$11415_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \Y $procmux$11415_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:121.22-121.40|designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18"
  cell $pmux $procmux$11419
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A 4'x
    connect \B 16'1111111011001000
    connect \S { $procmux$11423_CMP $procmux$11422_CMP $procmux$11421_CMP $procmux$11420_CMP }
    connect \Y $procmux$11419_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:121.22-121.40|designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18"
  cell $eq $procmux$11420_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'11
    connect \Y $procmux$11420_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:120.22-120.40|designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18"
  cell $eq $procmux$11421_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'10
    connect \Y $procmux$11421_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:119.22-119.40|designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18"
  cell $eq $procmux$11422_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \B 2'01
    connect \Y $procmux$11422_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:118.22-118.40|designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18"
  cell $logic_not $procmux$11423_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \adder_result_ex_i [1:0]
    connect \Y $procmux$11423_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:117.11-123.18|designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12"
  cell $mux $procmux$11424
    parameter \WIDTH 4
    connect \A $procmux$11419_Y
    connect \B 4'x
    connect \S \handle_misaligned_q
    connect \Y $procmux$11424_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $mux $procmux$11426
    parameter \WIDTH 4
    connect \A 4'x
    connect \B $procmux$11424_Y
    connect \S $procmux$11427_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\data_be$1441
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_load_store_unit.sv:116.9-132.12|designs/src/ibex_sv/ibex_load_store_unit.sv:114.5-161.12"
  cell $logic_not $procmux$11427_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_type_i
    connect \Y $procmux$11427_CMP
  end
  connect \data_we_o \lsu_we_i
  connect \data_addr_o { \adder_result_ex_i [31:2] 2'00 }
end
attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:17.8"
module \ibex_multdiv_fast$ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i
  wire width 35 $auto$builder.cc:338:Biop$3829
  wire $auto$builder.cc:338:Biop$3834
  wire $auto$builder.cc:338:Biop$3836
  wire $auto$builder.cc:338:Biop$3841
  wire $auto$builder.cc:338:Biop$3843
  wire $auto$builder.cc:338:Biop$3854
  wire $auto$builder.cc:338:Biop$3856
  wire $auto$builder.cc:338:Biop$3858
  wire width 33 $auto$builder.cc:338:Biop$3884
  wire $auto$builder.cc:338:Biop$3892
  wire $auto$builder.cc:338:Biop$3898
  wire $auto$builder.cc:338:Biop$3905
  wire width 5 $auto$builder.cc:338:Biop$3912
  wire $auto$builder.cc:338:Biop$3916
  wire $auto$builder.cc:338:Biop$3924
  wire $auto$builder.cc:338:Biop$3932
  wire $auto$builder.cc:338:Biop$3961
  wire $auto$builder.cc:338:Biop$3967
  wire $auto$builder.cc:338:Biop$3974
  wire $auto$builder.cc:364:Unop$3797
  wire $auto$builder.cc:364:Unop$3801
  wire $auto$builder.cc:364:Unop$3847
  wire $auto$builder.cc:364:Unop$3860
  wire $auto$builder.cc:364:Unop$3907
  wire width 32 $auto$builder.cc:364:Unop$3914
  wire $auto$builder.cc:364:Unop$3922
  wire $auto$builder.cc:364:Unop$3930
  wire width 32 $auto$builder.cc:364:Unop$3939
  wire width 32 $auto$builder.cc:364:Unop$3945
  wire width 32 $auto$builder.cc:364:Unop$3951
  wire width 32 $auto$builder.cc:364:Unop$3965
  wire width 32 $auto$builder.cc:364:Unop$3972
  wire width 32 $auto$builder.cc:364:Unop$3987
  wire $auto$builder.cc:364:Unop$3989
  wire $auto$rtlil.cc:2831:Lt$3953
  wire width 3 $auto$rtlil.cc:2914:Mux$3926
  wire width 3 $auto$rtlil.cc:2914:Mux$3934
  wire width 32 $auto$rtlil.cc:2914:Mux$3943
  wire width 32 $auto$rtlil.cc:2914:Mux$3949
  wire $auto$rtlil.cc:2914:Mux$3957
  wire width 3 $auto$rtlil.cc:2914:Mux$3963
  wire width 34 $auto$rtlil.cc:2914:Mux$3980
  wire width 34 $auto$rtlil.cc:2914:Mux$3984
  wire $auto$rtlil.cc:2935:Bmux$3955
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  wire width 34 $auto$slang_frontend.cc:696:finish$\accum$3848
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:420.9-437.12"
  wire $auto$slang_frontend.cc:696:finish$\div_by_zero_d$3936
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  wire $auto$slang_frontend.cc:696:finish$\div_by_zero_q$3814
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  wire width 5 $auto$slang_frontend.cc:696:finish$\div_counter_q$3813
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  wire width 2 $auto$slang_frontend.cc:696:finish$\gen_mult_fast.mult_state_d$3852
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:366.9-368.12"
  wire width 2 $auto$slang_frontend.cc:696:finish$\gen_mult_fast.mult_state_q$3877
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:309.11-314.14"
  wire width 34 $auto$slang_frontend.cc:696:finish$\mac_res_d$3839
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  wire width 34 $auto$slang_frontend.cc:696:finish$\mac_res_d$3850
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:420.9-437.12"
  wire width 3 $auto$slang_frontend.cc:696:finish$\md_state_d$3937
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  wire width 3 $auto$slang_frontend.cc:696:finish$\md_state_q$3815
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  wire $auto$slang_frontend.cc:696:finish$\mult_hold$3851
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  wire $auto$slang_frontend.cc:696:finish$\mult_valid$3849
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\op_numerator_q$3811
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\op_quotient_q$3812
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:420.9-437.12"
  wire width 34 $auto$slang_frontend.cc:696:finish$\op_remainder_d$3935
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:478.9-485.12"
  wire width 34 $auto$slang_frontend.cc:696:finish$\op_remainder_d$3970
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:495.9-499.12"
  wire width 34 $auto$slang_frontend.cc:696:finish$\op_remainder_d$3985
  wire width 34 $procmux$4476_Y
  wire $procmux$4479_CMP
  wire width 34 $procmux$4484_Y
  wire $procmux$4487_CMP
  wire $procmux$4492_CMP
  wire $procmux$4494_CMP
  wire $procmux$4495_CMP
  wire $procmux$4496_CMP
  wire $procmux$4497_CMP
  wire $procmux$4499_CMP
  wire $procmux$4511_CMP
  wire $procmux$4520_CMP
  wire $procmux$4521_CMP
  wire $procmux$4523_CMP
  wire $procmux$4528_CMP
  wire $procmux$4530_CMP
  wire $procmux$4531_CMP
  wire $procmux$4532_CMP
  wire $procmux$4534_CMP
  wire $procmux$4539_CMP
  wire $procmux$4541_CMP
  wire $procmux$4542_CMP
  wire $procmux$4543_CMP
  wire $procmux$4544_CMP
  wire $procmux$4546_CMP
  wire $procmux$4553_CMP
  wire $procmux$4554_CMP
  wire width 3 $procmux$4564_Y
  wire $procmux$4567_CMP
  wire $procmux$4576_Y
  wire $procmux$4579_CMP
  wire width 34 $procmux$4588_Y
  wire $procmux$4591_CMP
  wire $procmux$4594_CMP
  wire $procmux$4597_CMP
  wire $procmux$4605_CMP
  wire $procmux$4606_CMP
  wire $procmux$4616_CMP
  wire $procmux$4625_CMP
  wire width 2 $procmux$4633_Y
  wire $procmux$4636_CMP
  wire $procmux$4639_Y
  wire $procmux$4642_CMP
  wire width 34 $procmux$4645_Y
  wire $procmux$4648_CMP
  wire $procmux$4651_Y
  wire $procmux$4654_CMP
  wire width 34 $procmux$4657_Y
  wire $procmux$4660_CMP
  wire width 34 $procmux$4664_Y
  wire $procmux$4667_CMP
  wire $procmux$4669_CMP
  wire $procmux$4671_CMP
  wire $procmux$4673_CMP
  wire $procmux$4674_CMP
  wire $procmux$4676_CMP
  wire $procmux$4678_CMP
  wire $procmux$4680_CMP
  wire $procmux$4681_CMP
  wire $procmux$4683_CMP
  wire $procmux$4685_CMP
  wire $procmux$4687_CMP
  wire $procmux$4688_CMP
  wire $procmux$4690_CMP
  wire $procmux$4692_CMP
  wire $procmux$4694_CMP
  wire $procmux$4695_CMP
  wire $procmux$4697_CMP
  wire $procmux$4699_CMP
  wire $procmux$4701_CMP
  wire $procmux$4702_CMP
  wire $procmux$4704_CMP
  wire $procmux$4706_CMP
  wire $procmux$4708_CMP
  wire $procmux$4709_CMP
  wire $procmux$4711_CMP
  wire $procmux$4713_CMP
  wire $procmux$4715_CMP
  wire $procmux$4716_CMP
  wire $procmux$4718_CMP
  wire $procmux$4720_CMP
  wire $procmux$4722_CMP
  wire $procmux$4724_CMP
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:53.23"
  wire width 34 \accum
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:30.30"
  wire width 34 input 17 \alu_adder_ext_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:31.30"
  wire width 32 input 18 \alu_adder_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:35.30"
  wire width 33 output 20 \alu_operand_a_o
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:36.30"
  wire width 33 output 21 \alu_operand_b_o
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:20.30"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:33.30"
  wire input 3 \data_ind_timing_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:82.16"
  wire \div_by_zero_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:82.31"
  wire \div_by_zero_q
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:66.16"
  wire \div_change_sign
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:78.31"
  wire width 5 \div_counter_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:78.16"
  wire width 5 \div_counter_q
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:23.30"
  wire input 5 \div_en_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:85.16"
  wire \div_en_internal
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:81.16"
  wire \div_hold
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:25.30"
  wire input 7 \div_sel_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:64.16"
  wire \div_sign_a
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:64.28"
  wire \div_sign_b
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:77.16"
  wire \div_valid
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:32.30"
  wire input 19 \equal_to_zero_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:260.18"
  wire width 16 \gen_mult_fast.mult_op_a
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:261.18"
  wire width 16 \gen_mult_fast.mult_op_b
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:266.30"
  wire width 2 \gen_mult_fast.mult_state_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:266.16"
  wire width 2 \gen_mult_fast.mult_state_q
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:39.30"
  wire width 68 output 10 \imd_val_d_o
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:38.30"
  wire width 68 input 11 \imd_val_q_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:40.30"
  wire width 2 output 9 \imd_val_we_o
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:65.16"
  wire \is_greater_equal
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:59.16"
  wire width 34 \mac_res_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:52.23"
  attribute \unused_bits "34"
  wire width 35 \mac_res_ext
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:90.24"
  wire width 3 \md_state_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:90.12"
  wire width 3 \md_state_q
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:22.30"
  wire input 4 \mult_en_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:84.16"
  wire \mult_en_internal
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:80.16"
  wire \mult_hold
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:24.30"
  wire input 6 \mult_sel_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:55.16"
  wire \mult_valid
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:79.16"
  wire \multdiv_en
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:42.30"
  wire input 8 \multdiv_ready_id_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:44.30"
  wire width 32 output 22 \multdiv_result_o
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:75.16"
  wire width 33 \next_quotient
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:74.16"
  wire width 32 \next_remainder
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:67.16"
  wire width 32 \one_shift
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:28.30"
  wire width 32 input 15 \op_a_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:29.30"
  wire width 32 input 16 \op_b_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:71.16"
  wire width 32 \op_denominator_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:72.16"
  wire width 32 \op_numerator_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:69.16"
  wire width 32 \op_numerator_q
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:73.16"
  wire width 32 \op_quotient_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:70.16"
  wire width 32 \op_quotient_q
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:59.27"
  wire width 34 \op_remainder_d
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:26.30"
  wire width 2 input 13 \operator_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:21.30"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:54.16"
  wire \sign_a
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:54.24"
  wire \sign_b
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:27.30"
  wire width 2 input 14 \signed_mode_i
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:56.16"
  wire \signed_mult
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:45.30"
  wire output 12 \valid_o
  cell $mux $auto$builder.cc:112:Mux$3956
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $auto$rtlil.cc:2935:Bmux$3955
    connect \S $auto$rtlil.cc:2831:Lt$3953
    connect \Y $auto$rtlil.cc:2914:Mux$3957
  end
  cell $bmux $auto$builder.cc:195:Bmux$3954
    parameter \S_WIDTH 5
    parameter \WIDTH 1
    connect \A \op_numerator_q
    connect \S $auto$builder.cc:338:Biop$3912
    connect \Y $auto$rtlil.cc:2935:Bmux$3955
  end
  cell $and $auto$builder.cc:330:Biop$3798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_en_i
    connect \B $auto$builder.cc:364:Unop$3797
    connect \Y \mult_en_internal
  end
  cell $and $auto$builder.cc:330:Biop$3802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_en_i
    connect \B $auto$builder.cc:364:Unop$3801
    connect \Y \div_en_internal
  end
  cell $or $auto$builder.cc:330:Biop$3816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_en_internal
    connect \B \div_en_internal
    connect \Y \multdiv_en
  end
  cell $reduce_bool $auto$builder.cc:330:Biop$3822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i
    connect \Y \signed_mult
  end
  cell $mul $auto$builder.cc:330:Biop$3828
    parameter \A_SIGNED 1
    parameter \A_WIDTH 35
    parameter \B_SIGNED 1
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A { \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \sign_a \gen_mult_fast.mult_op_a }
    connect \B { \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \sign_b \gen_mult_fast.mult_op_b }
    connect \Y $auto$builder.cc:338:Biop$3829
  end
  cell $add $auto$builder.cc:330:Biop$3830
    parameter \A_SIGNED 1
    parameter \A_WIDTH 35
    parameter \B_SIGNED 1
    parameter \B_WIDTH 35
    parameter \Y_WIDTH 35
    connect \A $auto$builder.cc:338:Biop$3829
    connect \B { \accum [33] \accum }
    connect \Y \mac_res_ext
  end
  cell $and $auto$builder.cc:330:Biop$3833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [1]
    connect \B \op_b_i [31]
    connect \Y $auto$builder.cc:338:Biop$3834
  end
  cell $logic_not $auto$builder.cc:330:Biop$3835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \Y $auto$builder.cc:338:Biop$3836
  end
  cell $and $auto$builder.cc:330:Biop$3840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [0]
    connect \B \op_a_i [31]
    connect \Y $auto$builder.cc:338:Biop$3841
  end
  cell $logic_not $auto$builder.cc:330:Biop$3842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \Y $auto$builder.cc:338:Biop$3843
  end
  cell $and $auto$builder.cc:330:Biop$3853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [0]
    connect \B \op_a_i [31]
    connect \Y $auto$builder.cc:338:Biop$3854
  end
  cell $and $auto$builder.cc:330:Biop$3855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mode_i [1]
    connect \B \op_b_i [31]
    connect \Y $auto$builder.cc:338:Biop$3856
  end
  cell $and $auto$builder.cc:330:Biop$3857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_mult
    connect \B \imd_val_q_i [67]
    connect \Y $auto$builder.cc:338:Biop$3858
  end
  cell $or $auto$builder.cc:330:Biop$3883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 33
    parameter \B_SIGNED 0
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { 1'0 \op_quotient_q }
    connect \B { 1'0 \one_shift }
    connect \Y $auto$builder.cc:338:Biop$3884
  end
  cell $shl $auto$builder.cc:330:Biop$3888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A 1
    connect \B \div_counter_q
    connect \Y \one_shift
  end
  cell $xor $auto$builder.cc:330:Biop$3891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \imd_val_q_i [65]
    connect \B \imd_val_q_i [31]
    connect \Y $auto$builder.cc:338:Biop$3892
  end
  cell $not $auto$builder.cc:330:Biop$3897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \alu_adder_ext_i [32]
    connect \Y $auto$builder.cc:338:Biop$3898
  end
  cell $and $auto$builder.cc:330:Biop$3900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_a_i [31]
    connect \B \signed_mode_i [0]
    connect \Y \div_sign_a
  end
  cell $and $auto$builder.cc:330:Biop$3902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \op_b_i [31]
    connect \B \signed_mode_i [1]
    connect \Y \div_sign_b
  end
  cell $xor $auto$builder.cc:330:Biop$3904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_sign_a
    connect \B \div_sign_b
    connect \Y $auto$builder.cc:338:Biop$3905
  end
  cell $and $auto$builder.cc:330:Biop$3908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3905
    connect \B $auto$builder.cc:364:Unop$3907
    connect \Y \div_change_sign
  end
  cell $sub $auto$builder.cc:330:Biop$3911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 5
    connect \A \div_counter_q
    connect \B 5'00001
    connect \Y $auto$builder.cc:338:Biop$3912
  end
  cell $eq $auto$builder.cc:330:Biop$3915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'10
    connect \Y $auto$builder.cc:338:Biop$3916
  end
  cell $logic_and $auto$builder.cc:330:Biop$3923
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$3922
    connect \B \equal_to_zero_i
    connect \Y $auto$builder.cc:338:Biop$3924
  end
  cell $logic_and $auto$builder.cc:330:Biop$3931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$3930
    connect \B \equal_to_zero_i
    connect \Y $auto$builder.cc:338:Biop$3932
  end
  cell $eq $auto$builder.cc:330:Biop$3960
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \div_counter_q
    connect \B 5'00001
    connect \Y $auto$builder.cc:338:Biop$3961
  end
  cell $eq $auto$builder.cc:330:Biop$3966
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'10
    connect \Y $auto$builder.cc:338:Biop$3967
  end
  cell $eq $auto$builder.cc:330:Biop$3973
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \operator_i
    connect \B 2'10
    connect \Y $auto$builder.cc:338:Biop$3974
  end
  cell $or $auto$builder.cc:330:Biop$4001
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_valid
    connect \B \div_valid
    connect \Y \valid_o
  end
  cell $not $auto$builder.cc:359:Unop$3796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \mult_hold
    connect \Y $auto$builder.cc:364:Unop$3797
  end
  cell $not $auto$builder.cc:359:Unop$3800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_hold
    connect \Y $auto$builder.cc:364:Unop$3801
  end
  cell $not $auto$builder.cc:359:Unop$3846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multdiv_ready_id_i
    connect \Y $auto$builder.cc:364:Unop$3847
  end
  cell $not $auto$builder.cc:359:Unop$3859
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multdiv_ready_id_i
    connect \Y $auto$builder.cc:364:Unop$3860
  end
  cell $not $auto$builder.cc:359:Unop$3906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \div_by_zero_q
    connect \Y $auto$builder.cc:364:Unop$3907
  end
  cell $not $auto$builder.cc:359:Unop$3913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_b_i
    connect \Y $auto$builder.cc:364:Unop$3914
  end
  cell $logic_not $auto$builder.cc:359:Unop$3921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \Y $auto$builder.cc:364:Unop$3922
  end
  cell $logic_not $auto$builder.cc:359:Unop$3929
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \data_ind_timing_i
    connect \Y $auto$builder.cc:364:Unop$3930
  end
  cell $not $auto$builder.cc:359:Unop$3938
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_b_i
    connect \Y $auto$builder.cc:364:Unop$3939
  end
  cell $not $auto$builder.cc:359:Unop$3944
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_a_i
    connect \Y $auto$builder.cc:364:Unop$3945
  end
  cell $not $auto$builder.cc:359:Unop$3950
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \op_b_i
    connect \Y $auto$builder.cc:364:Unop$3951
  end
  cell $not $auto$builder.cc:359:Unop$3964
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \imd_val_q_i [31:0]
    connect \Y $auto$builder.cc:364:Unop$3965
  end
  cell $not $auto$builder.cc:359:Unop$3971
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \imd_val_q_i [31:0]
    connect \Y $auto$builder.cc:364:Unop$3972
  end
  cell $not $auto$builder.cc:359:Unop$3986
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \imd_val_q_i [65:34]
    connect \Y $auto$builder.cc:364:Unop$3987
  end
  cell $not $auto$builder.cc:359:Unop$3988
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \multdiv_ready_id_i
    connect \Y $auto$builder.cc:364:Unop$3989
  end
  cell $lt $auto$builder.cc:56:Lt$3952
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 $auto$builder.cc:338:Biop$3912 }
    connect \B 7'0100000
    connect \Y $auto$rtlil.cc:2831:Lt$3953
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3818
    parameter \WIDTH 34
    connect \A \mac_res_d
    connect \B \op_remainder_d
    connect \S \div_sel_i
    connect \Y \imd_val_d_o [67:34]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3824
    parameter \WIDTH 32
    connect \A \mac_res_d [31:0]
    connect \B \imd_val_q_i [65:34]
    connect \S \div_sel_i
    connect \Y \multdiv_result_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3878
    parameter \WIDTH 32
    connect \A \imd_val_q_i [65:34]
    connect \B \alu_adder_ext_i [32:1]
    connect \S \is_greater_equal
    connect \Y \next_remainder
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3882
    parameter \WIDTH 33
    connect \A { 1'0 \op_quotient_q }
    connect \B $auto$builder.cc:338:Biop$3884
    connect \S \is_greater_equal
    connect \Y \next_quotient
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3919
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'110
    connect \S $auto$builder.cc:338:Biop$3924
    connect \Y $auto$rtlil.cc:2914:Mux$3926
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3927
    parameter \WIDTH 3
    connect \A 3'001
    connect \B 3'110
    connect \S $auto$builder.cc:338:Biop$3932
    connect \Y $auto$rtlil.cc:2914:Mux$3934
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3940
    parameter \WIDTH 32
    connect \A \op_a_i
    connect \B \alu_adder_i
    connect \S \div_sign_a
    connect \Y $auto$rtlil.cc:2914:Mux$3943
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3946
    parameter \WIDTH 32
    connect \A \op_b_i
    connect \B \alu_adder_i
    connect \S \div_sign_b
    connect \Y $auto$rtlil.cc:2914:Mux$3949
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3958
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S $auto$builder.cc:338:Biop$3961
    connect \Y $auto$rtlil.cc:2914:Mux$3963
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3977
    parameter \WIDTH 34
    connect \A \imd_val_q_i [67:34]
    connect \B { 2'00 \alu_adder_i }
    connect \S \div_change_sign
    connect \Y $auto$rtlil.cc:2914:Mux$3980
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$3981
    parameter \WIDTH 34
    connect \A \imd_val_q_i [67:34]
    connect \B { 2'00 \alu_adder_i }
    connect \S \div_sign_a
    connect \Y $auto$rtlil.cc:2914:Mux$3984
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:98.3"
  cell $aldff $driver$div_by_zero_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\div_by_zero_q$3814
    connect \Q \div_by_zero_q
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:98.3"
  cell $aldff $driver$div_counter_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 5
    connect \AD 5'00000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\div_counter_q$3813
    connect \Q \div_counter_q
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:362.5"
  cell $aldff $driver$gen_mult_fast.mult_state_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'00
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\gen_mult_fast.mult_state_q$3877
    connect \Q \gen_mult_fast.mult_state_q
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:98.3"
  cell $aldff $driver$md_state_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 3
    connect \AD 3'000
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\md_state_q$3815
    connect \Q \md_state_q
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:98.3"
  cell $aldff $driver$op_numerator_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\op_numerator_q$3811
    connect \Q \op_numerator_q
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:98.3"
  cell $aldff $driver$op_quotient_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\op_quotient_q$3812
    connect \Q \op_quotient_q
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:496.11-496.85|designs/src/ibex_sv/ibex_multdiv_fast.sv:495.9-499.12"
  cell $mux $procmux$4476
    parameter \WIDTH 34
    connect \A $auto$rtlil.cc:2914:Mux$3984
    connect \B $auto$rtlil.cc:2914:Mux$3980
    connect \S $auto$builder.cc:338:Biop$3974
    connect \Y $procmux$4476_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4478
    parameter \WIDTH 34
    connect \A 34'x
    connect \B $procmux$4476_Y
    connect \S $procmux$4479_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\op_remainder_d$3985
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4479_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'101
    connect \Y $procmux$4479_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:481.11-481.50|designs/src/ibex_sv/ibex_multdiv_fast.sv:478.9-485.12"
  cell $mux $procmux$4484
    parameter \WIDTH 34
    connect \A { 2'00 \next_remainder }
    connect \B { 1'0 \next_quotient }
    connect \S $auto$builder.cc:338:Biop$3967
    connect \Y $procmux$4484_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4486
    parameter \WIDTH 34
    connect \A 34'x
    connect \B $procmux$4484_Y
    connect \S $procmux$4487_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\op_remainder_d$3970
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'100
    connect \Y $procmux$4487_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $pmux $procmux$4491
    parameter \S_WIDTH 6
    parameter \WIDTH 3
    connect \A 3'000
    connect \B { $auto$slang_frontend.cc:696:finish$\md_state_d$3937 6'010011 $auto$rtlil.cc:2914:Mux$3963 6'101110 }
    connect \S { $procmux$4499_CMP $procmux$4497_CMP $procmux$4496_CMP $procmux$4495_CMP $procmux$4494_CMP $procmux$4492_CMP }
    connect \Y \md_state_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4492_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'101
    connect \Y $procmux$4492_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4494_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'100
    connect \Y $procmux$4494_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:468.16-475.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'011
    connect \Y $procmux$4495_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4496_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'010
    connect \Y $procmux$4496_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:444.17-454.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4497_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'001
    connect \Y $procmux$4497_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4499_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4499_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4510
    parameter \WIDTH 1
    connect \A \div_by_zero_q
    connect \B $auto$slang_frontend.cc:696:finish$\div_by_zero_d$3936
    connect \S $procmux$4511_CMP
    connect \Y \div_by_zero_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4511_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4511_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $pmux $procmux$4519
    parameter \S_WIDTH 3
    parameter \WIDTH 5
    connect \A $auto$builder.cc:338:Biop$3912
    connect \B 15'111111111111111
    connect \S { $procmux$4523_CMP $procmux$4521_CMP $procmux$4520_CMP }
    connect \Y \div_counter_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4520_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'010
    connect \Y $procmux$4520_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:444.17-454.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4521_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'001
    connect \Y $procmux$4521_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4523_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4523_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $pmux $procmux$4527
    parameter \S_WIDTH 5
    parameter \WIDTH 34
    connect \A \imd_val_q_i [67:34]
    connect \B { $auto$slang_frontend.cc:696:finish$\op_remainder_d$3935 33'000000000000000000000000000000000 \op_numerator_q [31] 1'0 \next_remainder $auto$rtlil.cc:2914:Mux$3957 $auto$slang_frontend.cc:696:finish$\op_remainder_d$3970 $auto$slang_frontend.cc:696:finish$\op_remainder_d$3985 }
    connect \S { $procmux$4534_CMP $procmux$4532_CMP $procmux$4531_CMP $procmux$4530_CMP $procmux$4528_CMP }
    connect \Y \op_remainder_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4528_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'101
    connect \Y $procmux$4528_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4530_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'100
    connect \Y $procmux$4530_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:468.16-475.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4531_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'011
    connect \Y $procmux$4531_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4532_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'010
    connect \Y $procmux$4532_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4534_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4534_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $pmux $procmux$4538
    parameter \S_WIDTH 6
    parameter \WIDTH 33
    connect \A { $auto$builder.cc:364:Unop$3914 1'1 }
    connect \B { $auto$builder.cc:364:Unop$3939 1'1 $auto$builder.cc:364:Unop$3945 1'1 $auto$builder.cc:364:Unop$3951 1'1 $auto$builder.cc:364:Unop$3965 1'1 $auto$builder.cc:364:Unop$3972 1'1 $auto$builder.cc:364:Unop$3987 1'1 }
    connect \S { $procmux$4546_CMP $procmux$4544_CMP $procmux$4543_CMP $procmux$4542_CMP $procmux$4541_CMP $procmux$4539_CMP }
    connect \Y \alu_operand_b_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:493.23-503.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4539_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'101
    connect \Y $procmux$4539_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4541_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'100
    connect \Y $procmux$4541_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:468.16-475.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4542_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'011
    connect \Y $procmux$4542_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4543_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'010
    connect \Y $procmux$4543_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:444.17-454.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4544_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'001
    connect \Y $procmux$4544_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4546_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4546_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $pmux $procmux$4552
    parameter \S_WIDTH 2
    parameter \WIDTH 33
    connect \A 33'000000000000000000000000000000001
    connect \B { \imd_val_q_i [65:34] 1'1 \imd_val_q_i [65:34] 1'1 }
    connect \S { $procmux$4554_CMP $procmux$4553_CMP }
    connect \Y \alu_operand_a_o
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:477.16-491.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4553_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'100
    connect \Y $procmux$4553_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:468.16-475.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4554_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'011
    connect \Y $procmux$4554_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:420.38-430.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:420.9-437.12"
  cell $mux $procmux$4564
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2914:Mux$3934
    connect \B $auto$rtlil.cc:2914:Mux$3926
    connect \S $auto$builder.cc:338:Biop$3916
    connect \Y $procmux$4564_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4566
    parameter \WIDTH 3
    connect \A 3'x
    connect \B $procmux$4564_Y
    connect \S $procmux$4567_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\md_state_d$3937
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4567_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4567_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:420.38-430.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:420.9-437.12"
  cell $mux $procmux$4576
    parameter \WIDTH 1
    connect \A \div_by_zero_q
    connect \B \equal_to_zero_i
    connect \S $auto$builder.cc:338:Biop$3916
    connect \Y $procmux$4576_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4578
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4576_Y
    connect \S $procmux$4579_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\div_by_zero_d$3936
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4579_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4579_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:420.38-430.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:420.9-437.12"
  cell $mux $procmux$4588
    parameter \WIDTH 34
    connect \A { 2'00 \op_a_i }
    connect \B 34'1111111111111111111111111111111111
    connect \S $auto$builder.cc:338:Biop$3916
    connect \Y $procmux$4588_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4590
    parameter \WIDTH 34
    connect \A 34'x
    connect \B $procmux$4588_Y
    connect \S $procmux$4591_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\op_remainder_d$3935
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:419.16-442.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $logic_not $procmux$4591_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \Y $procmux$4591_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:505.18-511.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4593
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$3989
    connect \S $procmux$4594_CMP
    connect \Y \div_hold
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:505.18-511.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4594_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'110
    connect \Y $procmux$4594_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:505.18-511.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$4597_CMP
    connect \Y \div_valid
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:505.18-511.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4597_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'110
    connect \Y $procmux$4597_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:468.16-475.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $pmux $procmux$4604
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \op_quotient_q
    connect \B { 32'00000000000000000000000000000000 \next_quotient [31:0] }
    connect \S { $procmux$4606_CMP $procmux$4605_CMP }
    connect \Y \op_quotient_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:468.16-475.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4605_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'011
    connect \Y $procmux$4605_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:444.17-454.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4606_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'001
    connect \Y $procmux$4606_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:444.17-454.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4615
    parameter \WIDTH 32
    connect \A \op_numerator_q
    connect \B $auto$rtlil.cc:2914:Mux$3943
    connect \S $procmux$4616_CMP
    connect \Y \op_numerator_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:444.17-454.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4616_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'001
    connect \Y $procmux$4616_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $mux $procmux$4624
    parameter \WIDTH 32
    connect \A \imd_val_q_i [31:0]
    connect \B $auto$rtlil.cc:2914:Mux$3949
    connect \S $procmux$4625_CMP
    connect \Y \op_denominator_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:456.17-466.10|designs/src/ibex_sv/ibex_multdiv_fast.sv:418.5-516.12"
  cell $eq $procmux$4625_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \md_state_q
    connect \B 3'010
    connect \Y $procmux$4625_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:393.7-393.52|designs/src/ibex_sv/ibex_multdiv_fast.sv:392.5-396.8"
  cell $mux $procmux$4627
    parameter \WIDTH 1
    connect \A $auto$builder.cc:338:Biop$3898
    connect \B \imd_val_q_i [65]
    connect \S $auto$builder.cc:338:Biop$3892
    connect \Y \is_greater_equal
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:367.11-367.40|designs/src/ibex_sv/ibex_multdiv_fast.sv:366.9-368.12"
  cell $mux $procmux$4629
    parameter \WIDTH 2
    connect \A \gen_mult_fast.mult_state_q
    connect \B \gen_mult_fast.mult_state_d
    connect \S \mult_en_internal
    connect \Y $auto$slang_frontend.cc:696:finish$\gen_mult_fast.mult_state_q$3877
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.41-332.14|designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  cell $mux $procmux$4633
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 2'00
    connect \S $auto$builder.cc:338:Biop$3843
    connect \Y $procmux$4633_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $mux $procmux$4635
    parameter \WIDTH 2
    connect \A 2'x
    connect \B $procmux$4633_Y
    connect \S $procmux$4636_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\gen_mult_fast.mult_state_d$3852
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4636_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4636_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.41-332.14|designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  cell $mux $procmux$4639
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$builder.cc:364:Unop$3847
    connect \S $auto$builder.cc:338:Biop$3843
    connect \Y $procmux$4639_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $mux $procmux$4641
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4639_Y
    connect \S $procmux$4642_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mult_hold$3851
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4642_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4642_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.41-332.14|designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  cell $mux $procmux$4645
    parameter \WIDTH 34
    connect \A \mac_res_ext [33:0]
    connect \B { 2'00 \mac_res_ext [15:0] \imd_val_q_i [49:34] }
    connect \S $auto$builder.cc:338:Biop$3843
    connect \Y $procmux$4645_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $mux $procmux$4647
    parameter \WIDTH 34
    connect \A 34'x
    connect \B $procmux$4645_Y
    connect \S $procmux$4648_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mac_res_d$3850
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4648_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4648_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.41-332.14|designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  cell $mux $procmux$4651
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$builder.cc:338:Biop$3843
    connect \Y $procmux$4651_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $mux $procmux$4653
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $procmux$4651_Y
    connect \S $procmux$4654_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mult_valid$3849
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4654_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4654_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:324.41-332.14|designs/src/ibex_sv/ibex_multdiv_fast.sv:324.11-336.14"
  cell $mux $procmux$4657
    parameter \WIDTH 34
    connect \A \imd_val_q_i [67:34]
    connect \B { 18'000000000000000000 \imd_val_q_i [65:50] }
    connect \S $auto$builder.cc:338:Biop$3843
    connect \Y $procmux$4657_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $mux $procmux$4659
    parameter \WIDTH 34
    connect \A 34'x
    connect \B $procmux$4657_Y
    connect \S $procmux$4660_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\accum$3848
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4660_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4660_CMP
  end
  attribute \full_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:310.13-310.71|designs/src/ibex_sv/ibex_multdiv_fast.sv:309.11-314.14"
  cell $mux $procmux$4664
    parameter \WIDTH 34
    connect \A \mac_res_ext [33:0]
    connect \B { 2'00 \mac_res_ext [15:0] \imd_val_q_i [49:34] }
    connect \S $auto$builder.cc:338:Biop$3836
    connect \Y $procmux$4664_Y
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $mux $procmux$4666
    parameter \WIDTH 34
    connect \A 34'x
    connect \B $procmux$4664_Y
    connect \S $procmux$4667_CMP
    connect \Y $auto$slang_frontend.cc:696:finish$\mac_res_d$3839
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4667_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4667_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4668
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A 2'x
    connect \B { 4'0110 $auto$slang_frontend.cc:696:finish$\gen_mult_fast.mult_state_d$3852 2'00 }
    connect \S { $procmux$4674_CMP $procmux$4673_CMP $procmux$4671_CMP $procmux$4669_CMP }
    connect \Y \gen_mult_fast.mult_state_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4669_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4669_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4671_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4671_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4673_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4673_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4674_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4674_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4675
    parameter \S_WIDTH 4
    parameter \WIDTH 16
    connect \A 16'x
    connect \B { \op_b_i [15:0] \op_b_i \op_b_i [31:16] }
    connect \S { $procmux$4681_CMP $procmux$4680_CMP $procmux$4678_CMP $procmux$4676_CMP }
    connect \Y \gen_mult_fast.mult_op_b
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4676_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4676_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4678_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4678_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4680_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4680_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4681_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4681_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4682
    parameter \S_WIDTH 4
    parameter \WIDTH 16
    connect \A 16'x
    connect \B { \op_a_i [15:0] \op_a_i [15:0] \op_a_i [31:16] \op_a_i [31:16] }
    connect \S { $procmux$4688_CMP $procmux$4687_CMP $procmux$4685_CMP $procmux$4683_CMP }
    connect \Y \gen_mult_fast.mult_op_a
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4683_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4683_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4685_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4685_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4687_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4687_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4688_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4688_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4689
    parameter \S_WIDTH 4
    parameter \WIDTH 34
    connect \A 34'x
    connect \B { \mac_res_ext [33:0] $auto$slang_frontend.cc:696:finish$\mac_res_d$3839 $auto$slang_frontend.cc:696:finish$\mac_res_d$3850 \mac_res_ext [33:0] }
    connect \S { $procmux$4695_CMP $procmux$4694_CMP $procmux$4692_CMP $procmux$4690_CMP }
    connect \Y \mac_res_d
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4690_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4690_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4692_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4692_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4694_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4694_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4695_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4695_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4696
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 1'0 $auto$builder.cc:338:Biop$3834 1'0 $auto$builder.cc:338:Biop$3856 }
    connect \S { $procmux$4702_CMP $procmux$4701_CMP $procmux$4699_CMP $procmux$4697_CMP }
    connect \Y \sign_b
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4697_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4697_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4699_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4699_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4701_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4701_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4702_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4702_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4703
    parameter \S_WIDTH 4
    parameter \WIDTH 1
    connect \A 1'x
    connect \B { 2'00 $auto$builder.cc:338:Biop$3841 $auto$builder.cc:338:Biop$3854 }
    connect \S { $procmux$4709_CMP $procmux$4708_CMP $procmux$4706_CMP $procmux$4704_CMP }
    connect \Y \sign_a
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4704_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4704_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4706_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4706_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4708_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4708_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4709_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4709_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4710
    parameter \S_WIDTH 4
    parameter \WIDTH 34
    connect \A 34'x
    connect \B { 52'0000000000000000000000000000000000000000000000000000 \imd_val_q_i [65:50] $auto$slang_frontend.cc:696:finish$\accum$3848 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 $auto$builder.cc:338:Biop$3858 \imd_val_q_i [67:50] }
    connect \S { $procmux$4716_CMP $procmux$4715_CMP $procmux$4713_CMP $procmux$4711_CMP }
    connect \Y \accum
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4711_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4711_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4713_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4713_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:301.15-316.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4715_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'01
    connect \Y $procmux$4715_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:290.15-299.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $logic_not $procmux$4716_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \Y $procmux$4716_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4717
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\mult_hold$3851 $auto$builder.cc:364:Unop$3860 }
    connect \S { $procmux$4720_CMP $procmux$4718_CMP }
    connect \Y \mult_hold
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4718_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4718_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4720_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4720_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $pmux $procmux$4721
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $auto$slang_frontend.cc:696:finish$\mult_valid$3849 1'1 }
    connect \S { $procmux$4724_CMP $procmux$4722_CMP }
    connect \Y \mult_valid
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:339.15-355.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4722_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'11
    connect \Y $procmux$4722_CMP
  end
  attribute \full_case 1
  attribute \parallel_case 1
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:318.15-337.12|designs/src/ibex_sv/ibex_multdiv_fast.sv:288.7-359.14"
  cell $eq $procmux$4724_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \gen_mult_fast.mult_state_q
    connect \B 2'10
    connect \Y $procmux$4724_CMP
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.35-111.8|designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  cell $mux $procmux$4725
    parameter \WIDTH 3
    connect \A \md_state_q
    connect \B \md_state_d
    connect \S \div_en_internal
    connect \Y $auto$slang_frontend.cc:696:finish$\md_state_q$3815
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.35-111.8|designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  cell $mux $procmux$4727
    parameter \WIDTH 1
    connect \A \div_by_zero_q
    connect \B \div_by_zero_d
    connect \S \div_en_internal
    connect \Y $auto$slang_frontend.cc:696:finish$\div_by_zero_q$3814
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.35-111.8|designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  cell $mux $procmux$4729
    parameter \WIDTH 5
    connect \A \div_counter_q
    connect \B \div_counter_d
    connect \S \div_en_internal
    connect \Y $auto$slang_frontend.cc:696:finish$\div_counter_q$3813
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.35-111.8|designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  cell $mux $procmux$4731
    parameter \WIDTH 32
    connect \A \op_quotient_q
    connect \B \op_quotient_d
    connect \S \div_en_internal
    connect \Y $auto$slang_frontend.cc:696:finish$\op_quotient_q$3812
  end
  attribute \src "designs/src/ibex_sv/ibex_multdiv_fast.sv:105.35-111.8|designs/src/ibex_sv/ibex_multdiv_fast.sv:105.14-111.8"
  cell $mux $procmux$4733
    parameter \WIDTH 32
    connect \A \op_numerator_q
    connect \B \op_numerator_d
    connect \S \div_en_internal
    connect \Y $auto$slang_frontend.cc:696:finish$\op_numerator_q$3811
  end
  connect \imd_val_we_o { \div_en_internal \multdiv_en }
  connect \imd_val_d_o [33:0] { 2'00 \op_denominator_d }
end
attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:12.8"
module \ibex_prefetch_buffer$ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i
  wire width 2 $auto$builder.cc:338:Biop$2547
  wire $auto$builder.cc:338:Biop$2559
  wire $auto$builder.cc:338:Biop$2561
  wire $auto$builder.cc:338:Biop$2563
  wire $auto$builder.cc:338:Biop$2573
  wire $auto$builder.cc:338:Biop$2581
  wire $auto$builder.cc:338:Biop$2587
  wire $auto$builder.cc:338:Biop$2599
  wire $auto$builder.cc:338:Biop$2613
  wire $auto$builder.cc:338:Biop$2633
  wire $auto$builder.cc:338:Biop$2637
  wire $auto$builder.cc:338:Biop$2639
  wire $auto$builder.cc:338:Biop$2641
  wire $auto$builder.cc:338:Biop$2643
  wire $auto$builder.cc:338:Biop$2649
  wire $auto$builder.cc:338:Biop$2651
  wire $auto$builder.cc:338:Biop$2655
  wire $auto$builder.cc:338:Biop$2657
  wire $auto$builder.cc:338:Biop$2661
  wire $auto$builder.cc:338:Biop$2663
  wire $auto$builder.cc:338:Biop$2665
  wire $auto$builder.cc:338:Biop$2667
  wire $auto$builder.cc:338:Biop$2669
  wire $auto$builder.cc:338:Biop$2675
  wire $auto$builder.cc:338:Biop$2677
  wire $auto$builder.cc:338:Biop$2679
  wire $auto$builder.cc:364:Unop$2539
  wire $auto$builder.cc:364:Unop$2549
  wire $auto$builder.cc:364:Unop$2553
  wire $auto$builder.cc:364:Unop$2557
  wire $auto$builder.cc:364:Unop$2565
  wire $auto$builder.cc:364:Unop$2577
  wire $auto$builder.cc:364:Unop$2585
  wire $auto$builder.cc:364:Unop$2589
  wire $auto$builder.cc:364:Unop$2597
  wire $auto$builder.cc:364:Unop$2611
  wire $auto$builder.cc:364:Unop$2647
  wire $auto$builder.cc:364:Unop$2673
  wire $auto$builder.cc:364:Unop$2695
  wire $auto$builder.cc:364:Unop$2708
  wire width 32 $auto$rtlil.cc:2914:Mux$2606
  wire width 32 $auto$rtlil.cc:2914:Mux$2609
  wire width 32 $auto$rtlil.cc:2914:Mux$2625
  wire width 32 $auto$rtlil.cc:2914:Mux$2628
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:228.5-230.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\fetch_addr_q$2619
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:185.5-187.8"
  wire width 32 $auto$slang_frontend.cc:696:finish$\stored_addr_q$2595
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:24.25"
  wire width 32 input 16 \addr_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:76.24"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \addr_next
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:30.25"
  wire width 32 output 20 \addr_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:56.24"
  wire width 2 \branch_discard_n
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:56.60"
  wire width 2 \branch_discard_q
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:56.42"
  wire width 2 \branch_discard_s
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:20.25"
  wire input 12 \branch_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:23.25"
  wire input 15 \branch_mispredict_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:78.24"
  wire \branch_or_mispredict
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:21.25"
  wire input 13 \branch_spec_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:50.24"
  wire \branch_suppress
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:45.25"
  wire output 11 \busy_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:15.25"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:53.24"
  wire \discard_req_d
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:53.39"
  wire \discard_req_q
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:31.25"
  wire output 21 \err_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:32.25"
  wire output 22 \err_plus2_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:62.24"
  wire width 32 \fetch_addr_d
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:63.24"
  wire \fetch_addr_en
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:62.38"
  wire width 32 \fetch_addr_q
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:69.24"
  wire width 32 \fifo_addr
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:72.24"
  wire width 2 \fifo_busy
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:70.24"
  wire \fifo_ready
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:68.24"
  wire \fifo_valid
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:54.24"
  wire \gnt_or_pmp_err
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:65.24"
  wire width 32 \instr_addr
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:38.25"
  wire width 32 output 6 \instr_addr_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:40.25"
  wire input 8 \instr_err_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:37.25"
  wire input 4 \instr_gnt_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:66.24"
  wire \instr_or_pmp_err
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:41.25"
  wire input 10 \instr_pmp_err_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:39.25"
  wire width 32 input 7 \instr_rdata_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:36.25"
  wire output 3 \instr_req_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:42.25"
  wire input 5 \instr_rvalid_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:22.25"
  wire input 14 \predicted_branch_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:29.25"
  wire width 32 output 19 \rdata_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:55.24"
  wire width 2 \rdata_outstanding_n
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:55.66"
  wire width 2 \rdata_outstanding_q
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:55.45"
  wire width 2 \rdata_outstanding_s
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:57.24"
  wire width 2 \rdata_pmp_err_n
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:57.58"
  wire width 2 \rdata_pmp_err_q
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:57.41"
  wire width 2 \rdata_pmp_err_s
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:27.25"
  wire input 17 \ready_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:18.25"
  wire input 9 \req_i
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:16.25"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:54.40"
  wire \rvalid_or_pmp_err
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:61.24"
  wire \stored_addr_en
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:60.39"
  wire width 32 \stored_addr_q
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:51.24"
  wire \valid_new_req
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:28.25"
  wire output 18 \valid_o
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:74.24"
  wire \valid_raw
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:52.24"
  wire \valid_req_d
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:52.37"
  wire \valid_req_q
  cell $logic_not $auto$builder.cc:102:LogicNot$2550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$2549
    connect \Y \fifo_ready
  end
  cell $or $auto$builder.cc:330:Biop$2540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$2539
    connect \B \instr_req_o
    connect \Y \busy_o
  end
  cell $or $auto$builder.cc:330:Biop$2542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_i
    connect \B \branch_mispredict_i
    connect \Y \branch_or_mispredict
  end
  cell $or $auto$builder.cc:330:Biop$2544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_err_i
    connect \B \rdata_pmp_err_q [0]
    connect \Y \instr_or_pmp_err
  end
  cell $or $auto$builder.cc:330:Biop$2546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A \fifo_busy
    connect \B { \rdata_outstanding_q [0] \rdata_outstanding_q [1] }
    connect \Y $auto$builder.cc:338:Biop$2547
  end
  cell $and $auto$builder.cc:330:Biop$2554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_spec_i
    connect \B $auto$builder.cc:364:Unop$2553
    connect \Y \branch_suppress
  end
  cell $and $auto$builder.cc:330:Biop$2558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:364:Unop$2557
    connect \B \req_i
    connect \Y $auto$builder.cc:338:Biop$2559
  end
  cell $or $auto$builder.cc:330:Biop$2560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fifo_ready
    connect \B \branch_or_mispredict
    connect \Y $auto$builder.cc:338:Biop$2561
  end
  cell $and $auto$builder.cc:330:Biop$2562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2559
    connect \B $auto$builder.cc:338:Biop$2561
    connect \Y $auto$builder.cc:338:Biop$2563
  end
  cell $and $auto$builder.cc:330:Biop$2566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2563
    connect \B $auto$builder.cc:364:Unop$2565
    connect \Y \valid_new_req
  end
  cell $or $auto$builder.cc:330:Biop$2568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_req_q
    connect \B \valid_new_req
    connect \Y \instr_req_o
  end
  cell $or $auto$builder.cc:330:Biop$2570
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_gnt_i
    connect \B \instr_pmp_err_i
    connect \Y \gnt_or_pmp_err
  end
  cell $or $auto$builder.cc:330:Biop$2572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_rvalid_i
    connect \B \rdata_pmp_err_q [0]
    connect \Y $auto$builder.cc:338:Biop$2573
  end
  cell $and $auto$builder.cc:330:Biop$2574
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rdata_outstanding_q [0]
    connect \B $auto$builder.cc:338:Biop$2573
    connect \Y \rvalid_or_pmp_err
  end
  cell $and $auto$builder.cc:330:Biop$2578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B $auto$builder.cc:364:Unop$2577
    connect \Y \valid_req_d
  end
  cell $or $auto$builder.cc:330:Biop$2580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_or_mispredict
    connect \B \discard_req_q
    connect \Y $auto$builder.cc:338:Biop$2581
  end
  cell $and $auto$builder.cc:330:Biop$2582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_req_q
    connect \B $auto$builder.cc:338:Biop$2581
    connect \Y \discard_req_d
  end
  cell $and $auto$builder.cc:330:Biop$2586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_new_req
    connect \B $auto$builder.cc:364:Unop$2585
    connect \Y $auto$builder.cc:338:Biop$2587
  end
  cell $and $auto$builder.cc:330:Biop$2590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2587
    connect \B $auto$builder.cc:364:Unop$2589
    connect \Y \stored_addr_en
  end
  cell $and $auto$builder.cc:330:Biop$2598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_new_req
    connect \B $auto$builder.cc:364:Unop$2597
    connect \Y $auto$builder.cc:338:Biop$2599
  end
  cell $or $auto$builder.cc:330:Biop$2600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_or_mispredict
    connect \B $auto$builder.cc:338:Biop$2599
    connect \Y \fetch_addr_en
  end
  cell $and $auto$builder.cc:330:Biop$2612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_new_req
    connect \B $auto$builder.cc:364:Unop$2611
    connect \Y $auto$builder.cc:338:Biop$2613
  end
  cell $add $auto$builder.cc:330:Biop$2614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$rtlil.cc:2914:Mux$2609
    connect \B { 29'00000000000000000000000000000 $auto$builder.cc:338:Biop$2613 2'00 }
    connect \Y \fetch_addr_d
  end
  cell $and $auto$builder.cc:330:Biop$2632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B \gnt_or_pmp_err
    connect \Y $auto$builder.cc:338:Biop$2633
  end
  cell $or $auto$builder.cc:330:Biop$2634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2633
    connect \B \rdata_outstanding_q [0]
    connect \Y \rdata_outstanding_n [0]
  end
  cell $and $auto$builder.cc:330:Biop$2636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B \gnt_or_pmp_err
    connect \Y $auto$builder.cc:338:Biop$2637
  end
  cell $and $auto$builder.cc:330:Biop$2638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2637
    connect \B \discard_req_d
    connect \Y $auto$builder.cc:338:Biop$2639
  end
  cell $and $auto$builder.cc:330:Biop$2640
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_or_mispredict
    connect \B \rdata_outstanding_q [0]
    connect \Y $auto$builder.cc:338:Biop$2641
  end
  cell $or $auto$builder.cc:330:Biop$2642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2639
    connect \B $auto$builder.cc:338:Biop$2641
    connect \Y $auto$builder.cc:338:Biop$2643
  end
  cell $or $auto$builder.cc:330:Biop$2644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2643
    connect \B \branch_discard_q [0]
    connect \Y \branch_discard_n [0]
  end
  cell $and $auto$builder.cc:330:Biop$2648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B $auto$builder.cc:364:Unop$2647
    connect \Y $auto$builder.cc:338:Biop$2649
  end
  cell $and $auto$builder.cc:330:Biop$2650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2649
    connect \B \instr_pmp_err_i
    connect \Y $auto$builder.cc:338:Biop$2651
  end
  cell $or $auto$builder.cc:330:Biop$2652
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2651
    connect \B \rdata_pmp_err_q [0]
    connect \Y \rdata_pmp_err_n [0]
  end
  cell $and $auto$builder.cc:330:Biop$2654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B \gnt_or_pmp_err
    connect \Y $auto$builder.cc:338:Biop$2655
  end
  cell $and $auto$builder.cc:330:Biop$2656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2655
    connect \B \rdata_outstanding_q [0]
    connect \Y $auto$builder.cc:338:Biop$2657
  end
  cell $or $auto$builder.cc:330:Biop$2658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2657
    connect \B \rdata_outstanding_q [1]
    connect \Y \rdata_outstanding_n [1]
  end
  cell $and $auto$builder.cc:330:Biop$2660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B \gnt_or_pmp_err
    connect \Y $auto$builder.cc:338:Biop$2661
  end
  cell $and $auto$builder.cc:330:Biop$2662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2661
    connect \B \discard_req_d
    connect \Y $auto$builder.cc:338:Biop$2663
  end
  cell $and $auto$builder.cc:330:Biop$2664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2663
    connect \B \rdata_outstanding_q [0]
    connect \Y $auto$builder.cc:338:Biop$2665
  end
  cell $and $auto$builder.cc:330:Biop$2666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_or_mispredict
    connect \B \rdata_outstanding_q [1]
    connect \Y $auto$builder.cc:338:Biop$2667
  end
  cell $or $auto$builder.cc:330:Biop$2668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2665
    connect \B $auto$builder.cc:338:Biop$2667
    connect \Y $auto$builder.cc:338:Biop$2669
  end
  cell $or $auto$builder.cc:330:Biop$2670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2669
    connect \B \branch_discard_q [1]
    connect \Y \branch_discard_n [1]
  end
  cell $and $auto$builder.cc:330:Biop$2674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_req_o
    connect \B $auto$builder.cc:364:Unop$2673
    connect \Y $auto$builder.cc:338:Biop$2675
  end
  cell $and $auto$builder.cc:330:Biop$2676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2675
    connect \B \instr_pmp_err_i
    connect \Y $auto$builder.cc:338:Biop$2677
  end
  cell $and $auto$builder.cc:330:Biop$2678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2677
    connect \B \rdata_outstanding_q [0]
    connect \Y $auto$builder.cc:338:Biop$2679
  end
  cell $or $auto$builder.cc:330:Biop$2680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2679
    connect \B \rdata_pmp_err_q [1]
    connect \Y \rdata_pmp_err_n [1]
  end
  cell $and $auto$builder.cc:330:Biop$2696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rvalid_or_pmp_err
    connect \B $auto$builder.cc:364:Unop$2695
    connect \Y \fifo_valid
  end
  cell $and $auto$builder.cc:330:Biop$2709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_raw
    connect \B $auto$builder.cc:364:Unop$2708
    connect \Y \valid_o
  end
  cell $reduce_or $auto$builder.cc:359:Unop$2538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \rdata_outstanding_q
    connect \Y $auto$builder.cc:364:Unop$2539
  end
  cell $reduce_and $auto$builder.cc:359:Unop$2548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$2547
    connect \Y $auto$builder.cc:364:Unop$2549
  end
  cell $not $auto$builder.cc:359:Unop$2552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_i
    connect \Y $auto$builder.cc:364:Unop$2553
  end
  cell $not $auto$builder.cc:359:Unop$2556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_suppress
    connect \Y $auto$builder.cc:364:Unop$2557
  end
  cell $not $auto$builder.cc:359:Unop$2564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rdata_outstanding_q [1]
    connect \Y $auto$builder.cc:364:Unop$2565
  end
  cell $not $auto$builder.cc:359:Unop$2576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_or_pmp_err
    connect \Y $auto$builder.cc:364:Unop$2577
  end
  cell $not $auto$builder.cc:359:Unop$2584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_req_q
    connect \Y $auto$builder.cc:364:Unop$2585
  end
  cell $not $auto$builder.cc:359:Unop$2588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \gnt_or_pmp_err
    connect \Y $auto$builder.cc:364:Unop$2589
  end
  cell $not $auto$builder.cc:359:Unop$2596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_req_q
    connect \Y $auto$builder.cc:364:Unop$2597
  end
  cell $not $auto$builder.cc:359:Unop$2610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_req_q
    connect \Y $auto$builder.cc:364:Unop$2611
  end
  cell $not $auto$builder.cc:359:Unop$2646
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rdata_outstanding_q [0]
    connect \Y $auto$builder.cc:364:Unop$2647
  end
  cell $not $auto$builder.cc:359:Unop$2672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rdata_outstanding_q [1]
    connect \Y $auto$builder.cc:364:Unop$2673
  end
  cell $not $auto$builder.cc:359:Unop$2694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_discard_q [0]
    connect \Y $auto$builder.cc:364:Unop$2695
  end
  cell $not $auto$builder.cc:359:Unop$2707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \branch_mispredict_i
    connect \Y $auto$builder.cc:364:Unop$2708
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2602
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2914:Mux$2606
    connect \B \addr_i
    connect \S \branch_i
    connect \Y $auto$rtlil.cc:2914:Mux$2609
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2603
    parameter \WIDTH 32
    connect \A { \fetch_addr_q [31:2] 2'00 }
    connect \B 0
    connect \S \branch_mispredict_i
    connect \Y $auto$rtlil.cc:2914:Mux$2606
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2620
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2914:Mux$2628
    connect \B \stored_addr_q
    connect \S \valid_req_q
    connect \Y \instr_addr
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2621
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2914:Mux$2625
    connect \B \addr_i
    connect \S \branch_spec_i
    connect \Y $auto$rtlil.cc:2914:Mux$2628
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2622
    parameter \WIDTH 32
    connect \A \fetch_addr_q
    connect \B 0
    connect \S \branch_mispredict_i
    connect \Y $auto$rtlil.cc:2914:Mux$2625
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2682
    parameter \WIDTH 2
    connect \A \rdata_outstanding_n
    connect \B { 1'0 \rdata_outstanding_n [1] }
    connect \S \rvalid_or_pmp_err
    connect \Y \rdata_outstanding_s
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2686
    parameter \WIDTH 2
    connect \A \branch_discard_n
    connect \B { 1'0 \branch_discard_n [1] }
    connect \S \rvalid_or_pmp_err
    connect \Y \branch_discard_s
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2690
    parameter \WIDTH 2
    connect \A \rdata_pmp_err_n
    connect \B { 1'0 \rdata_pmp_err_n [1] }
    connect \S \rvalid_or_pmp_err
    connect \Y \rdata_pmp_err_s
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$2698
    parameter \WIDTH 32
    connect \A \addr_i
    connect \B 0
    connect \S \branch_mispredict_i
    connect \Y \fifo_addr
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:295.3"
  cell $aldff $driver$branch_discard_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'00
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \branch_discard_s
    connect \Q \branch_discard_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:295.3"
  cell $aldff $driver$discard_req_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \discard_req_d
    connect \Q \discard_req_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:227.3"
  cell $dff $driver$fetch_addr_q
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\fetch_addr_q$2619
    connect \Q \fetch_addr_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:295.3"
  cell $aldff $driver$rdata_outstanding_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'00
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \rdata_outstanding_s
    connect \Q \rdata_outstanding_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:295.3"
  cell $aldff $driver$rdata_pmp_err_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 2
    connect \AD 2'00
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \rdata_pmp_err_s
    connect \Q \rdata_pmp_err_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:184.3"
  cell $dff $driver$stored_addr_q
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\stored_addr_q$2595
    connect \Q \stored_addr_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:295.3"
  cell $aldff $driver$valid_req_q
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \AD 1'0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D \valid_req_d
    connect \Q \valid_req_q
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:229.7-229.36|designs/src/ibex_sv/ibex_prefetch_buffer.sv:228.5-230.8"
  cell $mux $procmux$9964
    parameter \WIDTH 32
    connect \A \fetch_addr_q
    connect \B \fetch_addr_d
    connect \S \fetch_addr_en
    connect \Y $auto$slang_frontend.cc:696:finish$\fetch_addr_q$2619
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:186.7-186.38|designs/src/ibex_sv/ibex_prefetch_buffer.sv:185.5-187.8"
  cell $mux $procmux$9966
    parameter \WIDTH 32
    connect \A \stored_addr_q
    connect \B \instr_addr
    connect \S \stored_addr_en
    connect \Y $auto$slang_frontend.cc:696:finish$\stored_addr_q$2595
  end
  attribute \src "designs/src/ibex_sv/ibex_prefetch_buffer.sv:113.5"
  cell \ibex_fetch_fifo$ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i \fifo_i
    connect \busy_o \fifo_busy
    connect \clear_i \branch_or_mispredict
    connect \clk_i \clk_i
    connect \in_addr_i \fifo_addr
    connect \in_err_i \instr_or_pmp_err
    connect \in_rdata_i \instr_rdata_i
    connect \in_valid_i \fifo_valid
    connect \out_addr_next_o \addr_next
    connect \out_addr_o \addr_o
    connect \out_err_o \err_o
    connect \out_err_plus2_o \err_plus2_o
    connect \out_rdata_o \rdata_o
    connect \out_ready_i \ready_i
    connect \out_valid_o \valid_raw
    connect \rst_ni \rst_ni
  end
  connect \instr_addr_o { \instr_addr [31:2] 2'00 }
end
attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:13.8"
module \ibex_register_file_ff$ibex_core.gen_regfile_ff.register_file_i
  wire $auto$builder.cc:338:Biop$1711
  wire $auto$builder.cc:338:Biop$1718
  wire $auto$builder.cc:338:Biop$1725
  wire $auto$builder.cc:338:Biop$1732
  wire $auto$builder.cc:338:Biop$1739
  wire $auto$builder.cc:338:Biop$1746
  wire $auto$builder.cc:338:Biop$1753
  wire $auto$builder.cc:338:Biop$1760
  wire $auto$builder.cc:338:Biop$1767
  wire $auto$builder.cc:338:Biop$1774
  wire $auto$builder.cc:338:Biop$1781
  wire $auto$builder.cc:338:Biop$1788
  wire $auto$builder.cc:338:Biop$1795
  wire $auto$builder.cc:338:Biop$1802
  wire $auto$builder.cc:338:Biop$1809
  wire $auto$builder.cc:338:Biop$1816
  wire $auto$builder.cc:338:Biop$1823
  wire $auto$builder.cc:338:Biop$1830
  wire $auto$builder.cc:338:Biop$1837
  wire $auto$builder.cc:338:Biop$1844
  wire $auto$builder.cc:338:Biop$1851
  wire $auto$builder.cc:338:Biop$1858
  wire $auto$builder.cc:338:Biop$1865
  wire $auto$builder.cc:338:Biop$1872
  wire $auto$builder.cc:338:Biop$1879
  wire $auto$builder.cc:338:Biop$1886
  wire $auto$builder.cc:338:Biop$1893
  wire $auto$builder.cc:338:Biop$1900
  wire $auto$builder.cc:338:Biop$1907
  wire $auto$builder.cc:338:Biop$1914
  wire $auto$builder.cc:338:Biop$1921
  wire $auto$rtlil.cc:2831:Lt$2173
  wire $auto$rtlil.cc:2831:Lt$2179
  wire width 32 $auto$rtlil.cc:2935:Bmux$2175
  wire width 32 $auto$rtlil.cc:2935:Bmux$2181
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[0]$1931
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[128]$1963
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[160]$1971
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[192]$1979
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[224]$1987
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[256]$1995
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[288]$2003
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[320]$2011
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[32]$1939
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[352]$2019
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[384]$2027
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[416]$2035
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[448]$2043
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[480]$2051
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[512]$2059
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[544]$2067
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[576]$2075
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[608]$2083
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[640]$2091
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[64]$1947
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[672]$2099
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[704]$2107
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[736]$2115
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[768]$2123
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[800]$2131
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[832]$2139
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[864]$2147
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[896]$2155
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[928]$2163
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[960]$2171
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  wire width 32 $auto$slang_frontend.cc:696:finish$\rf_reg_q[96]$1955
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:19.34"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:23.34"
  wire input 4 \dummy_instr_id_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:26.34"
  wire width 5 input 5 \raddr_a_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:30.34"
  wire width 5 input 7 \raddr_b_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:27.34"
  wire width 32 output 6 \rdata_a_o
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:31.34"
  wire width 32 output 8 \rdata_b_o
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:44.40"
  wire width 1024 \rf_reg
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:20.34"
  wire input 2 \rst_ni
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:22.34"
  wire input 3 \test_en_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:35.34"
  wire width 5 input 9 \waddr_a_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:36.34"
  wire width 32 input 10 \wdata_a_i
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:46.40"
  wire width 31 \we_a_dec
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:37.34"
  wire input 11 \we_a_i
  cell $mux $auto$builder.cc:112:Mux$2176
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $auto$rtlil.cc:2935:Bmux$2175
    connect \S $auto$rtlil.cc:2831:Lt$2173
    connect \Y \rdata_a_o
  end
  cell $mux $auto$builder.cc:112:Mux$2182
    parameter \WIDTH 32
    connect \A 32'x
    connect \B $auto$rtlil.cc:2935:Bmux$2181
    connect \S $auto$rtlil.cc:2831:Lt$2179
    connect \Y \rdata_b_o
  end
  cell $bmux $auto$builder.cc:195:Bmux$2174
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A { \rf_reg [1023:32] 32'00000000000000000000000000000000 }
    connect \S \raddr_a_i
    connect \Y $auto$rtlil.cc:2935:Bmux$2175
  end
  cell $bmux $auto$builder.cc:195:Bmux$2180
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A { \rf_reg [1023:32] 32'00000000000000000000000000000000 }
    connect \S \raddr_b_i
    connect \Y $auto$rtlil.cc:2935:Bmux$2181
  end
  cell $eq $auto$builder.cc:330:Biop$1710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00001
    connect \Y $auto$builder.cc:338:Biop$1711
  end
  cell $eq $auto$builder.cc:330:Biop$1717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00010
    connect \Y $auto$builder.cc:338:Biop$1718
  end
  cell $eq $auto$builder.cc:330:Biop$1724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00011
    connect \Y $auto$builder.cc:338:Biop$1725
  end
  cell $eq $auto$builder.cc:330:Biop$1731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00100
    connect \Y $auto$builder.cc:338:Biop$1732
  end
  cell $eq $auto$builder.cc:330:Biop$1738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00101
    connect \Y $auto$builder.cc:338:Biop$1739
  end
  cell $eq $auto$builder.cc:330:Biop$1745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00110
    connect \Y $auto$builder.cc:338:Biop$1746
  end
  cell $eq $auto$builder.cc:330:Biop$1752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'00111
    connect \Y $auto$builder.cc:338:Biop$1753
  end
  cell $eq $auto$builder.cc:330:Biop$1759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01000
    connect \Y $auto$builder.cc:338:Biop$1760
  end
  cell $eq $auto$builder.cc:330:Biop$1766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01001
    connect \Y $auto$builder.cc:338:Biop$1767
  end
  cell $eq $auto$builder.cc:330:Biop$1773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01010
    connect \Y $auto$builder.cc:338:Biop$1774
  end
  cell $eq $auto$builder.cc:330:Biop$1780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01011
    connect \Y $auto$builder.cc:338:Biop$1781
  end
  cell $eq $auto$builder.cc:330:Biop$1787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01100
    connect \Y $auto$builder.cc:338:Biop$1788
  end
  cell $eq $auto$builder.cc:330:Biop$1794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01101
    connect \Y $auto$builder.cc:338:Biop$1795
  end
  cell $eq $auto$builder.cc:330:Biop$1801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01110
    connect \Y $auto$builder.cc:338:Biop$1802
  end
  cell $eq $auto$builder.cc:330:Biop$1808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'01111
    connect \Y $auto$builder.cc:338:Biop$1809
  end
  cell $eq $auto$builder.cc:330:Biop$1815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10000
    connect \Y $auto$builder.cc:338:Biop$1816
  end
  cell $eq $auto$builder.cc:330:Biop$1822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10001
    connect \Y $auto$builder.cc:338:Biop$1823
  end
  cell $eq $auto$builder.cc:330:Biop$1829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10010
    connect \Y $auto$builder.cc:338:Biop$1830
  end
  cell $eq $auto$builder.cc:330:Biop$1836
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10011
    connect \Y $auto$builder.cc:338:Biop$1837
  end
  cell $eq $auto$builder.cc:330:Biop$1843
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10100
    connect \Y $auto$builder.cc:338:Biop$1844
  end
  cell $eq $auto$builder.cc:330:Biop$1850
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10101
    connect \Y $auto$builder.cc:338:Biop$1851
  end
  cell $eq $auto$builder.cc:330:Biop$1857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10110
    connect \Y $auto$builder.cc:338:Biop$1858
  end
  cell $eq $auto$builder.cc:330:Biop$1864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'10111
    connect \Y $auto$builder.cc:338:Biop$1865
  end
  cell $eq $auto$builder.cc:330:Biop$1871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11000
    connect \Y $auto$builder.cc:338:Biop$1872
  end
  cell $eq $auto$builder.cc:330:Biop$1878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11001
    connect \Y $auto$builder.cc:338:Biop$1879
  end
  cell $eq $auto$builder.cc:330:Biop$1885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11010
    connect \Y $auto$builder.cc:338:Biop$1886
  end
  cell $eq $auto$builder.cc:330:Biop$1892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11011
    connect \Y $auto$builder.cc:338:Biop$1893
  end
  cell $eq $auto$builder.cc:330:Biop$1899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11100
    connect \Y $auto$builder.cc:338:Biop$1900
  end
  cell $eq $auto$builder.cc:330:Biop$1906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11101
    connect \Y $auto$builder.cc:338:Biop$1907
  end
  cell $eq $auto$builder.cc:330:Biop$1913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11110
    connect \Y $auto$builder.cc:338:Biop$1914
  end
  cell $eq $auto$builder.cc:330:Biop$1920
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \waddr_a_i
    connect \B 5'11111
    connect \Y $auto$builder.cc:338:Biop$1921
  end
  cell $lt $auto$builder.cc:56:Lt$2172
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 \raddr_a_i }
    connect \B 7'0100000
    connect \Y $auto$rtlil.cc:2831:Lt$2173
  end
  cell $lt $auto$builder.cc:56:Lt$2178
    parameter \A_SIGNED 1
    parameter \A_WIDTH 6
    parameter \B_SIGNED 1
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { 1'0 \raddr_b_i }
    connect \B 7'0100000
    connect \Y $auto$rtlil.cc:2831:Lt$2179
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1708
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1711
    connect \Y \we_a_dec [0]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1715
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1718
    connect \Y \we_a_dec [1]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1722
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1725
    connect \Y \we_a_dec [2]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1729
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1732
    connect \Y \we_a_dec [3]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1736
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1739
    connect \Y \we_a_dec [4]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1743
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1746
    connect \Y \we_a_dec [5]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1750
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1753
    connect \Y \we_a_dec [6]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1757
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1760
    connect \Y \we_a_dec [7]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1764
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1767
    connect \Y \we_a_dec [8]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1771
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1774
    connect \Y \we_a_dec [9]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1778
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1781
    connect \Y \we_a_dec [10]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1785
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1788
    connect \Y \we_a_dec [11]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1792
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1795
    connect \Y \we_a_dec [12]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1799
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1802
    connect \Y \we_a_dec [13]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1806
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1809
    connect \Y \we_a_dec [14]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1813
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1816
    connect \Y \we_a_dec [15]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1820
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1823
    connect \Y \we_a_dec [16]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1827
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1830
    connect \Y \we_a_dec [17]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1834
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1837
    connect \Y \we_a_dec [18]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1841
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1844
    connect \Y \we_a_dec [19]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1848
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1851
    connect \Y \we_a_dec [20]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1855
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1858
    connect \Y \we_a_dec [21]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1862
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1865
    connect \Y \we_a_dec [22]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1869
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1872
    connect \Y \we_a_dec [23]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1876
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1879
    connect \Y \we_a_dec [24]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1883
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1886
    connect \Y \we_a_dec [25]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1890
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1893
    connect \Y \we_a_dec [26]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1897
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1900
    connect \Y \we_a_dec [27]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1904
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1907
    connect \Y \we_a_dec [28]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1911
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1914
    connect \Y \we_a_dec [29]
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1918
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \we_a_i
    connect \S $auto$builder.cc:338:Biop$1921
    connect \Y \we_a_dec [30]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[10]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[288]$2003
    connect \Q \rf_reg [351:320]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[11]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[320]$2011
    connect \Q \rf_reg [383:352]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[12]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[352]$2019
    connect \Q \rf_reg [415:384]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[13]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[384]$2027
    connect \Q \rf_reg [447:416]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[14]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[416]$2035
    connect \Q \rf_reg [479:448]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[15]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[448]$2043
    connect \Q \rf_reg [511:480]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[16]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[480]$2051
    connect \Q \rf_reg [543:512]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[17]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[512]$2059
    connect \Q \rf_reg [575:544]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[18]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[544]$2067
    connect \Q \rf_reg [607:576]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[19]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[576]$2075
    connect \Q \rf_reg [639:608]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[1]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[0]$1931
    connect \Q \rf_reg [63:32]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[20]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[608]$2083
    connect \Q \rf_reg [671:640]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[21]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[640]$2091
    connect \Q \rf_reg [703:672]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[22]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[672]$2099
    connect \Q \rf_reg [735:704]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[23]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[704]$2107
    connect \Q \rf_reg [767:736]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[24]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[736]$2115
    connect \Q \rf_reg [799:768]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[25]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[768]$2123
    connect \Q \rf_reg [831:800]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[26]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[800]$2131
    connect \Q \rf_reg [863:832]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[27]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[832]$2139
    connect \Q \rf_reg [895:864]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[28]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[864]$2147
    connect \Q \rf_reg [927:896]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[29]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[896]$2155
    connect \Q \rf_reg [959:928]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[2]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[32]$1939
    connect \Q \rf_reg [95:64]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[30]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[928]$2163
    connect \Q \rf_reg [991:960]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[31]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[960]$2171
    connect \Q \rf_reg [1023:992]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[3]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[64]$1947
    connect \Q \rf_reg [127:96]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[4]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[96]$1955
    connect \Q \rf_reg [159:128]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[5]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[128]$1963
    connect \Q \rf_reg [191:160]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[6]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[160]$1971
    connect \Q \rf_reg [223:192]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[7]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[192]$1979
    connect \Q \rf_reg [255:224]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[8]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[224]$1987
    connect \Q \rf_reg [287:256]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:56.5"
  cell $aldff $driver$rf_reg_q[9]
    parameter \ALOAD_POLARITY 0
    parameter \CLK_POLARITY 1
    parameter \WIDTH 32
    connect \AD 0
    connect \ALOAD \rst_ni
    connect \CLK \clk_i
    connect \D $auto$slang_frontend.cc:696:finish$\rf_reg_q[256]$1995
    connect \Q \rf_reg [319:288]
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10794
    parameter \WIDTH 32
    connect \A \rf_reg [991:960]
    connect \B \wdata_a_i
    connect \S \we_a_dec [29]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[928]$2163
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10796
    parameter \WIDTH 32
    connect \A \rf_reg [959:928]
    connect \B \wdata_a_i
    connect \S \we_a_dec [28]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[896]$2155
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10798
    parameter \WIDTH 32
    connect \A \rf_reg [927:896]
    connect \B \wdata_a_i
    connect \S \we_a_dec [27]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[864]$2147
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10800
    parameter \WIDTH 32
    connect \A \rf_reg [895:864]
    connect \B \wdata_a_i
    connect \S \we_a_dec [26]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[832]$2139
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10802
    parameter \WIDTH 32
    connect \A \rf_reg [863:832]
    connect \B \wdata_a_i
    connect \S \we_a_dec [25]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[800]$2131
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10804
    parameter \WIDTH 32
    connect \A \rf_reg [831:800]
    connect \B \wdata_a_i
    connect \S \we_a_dec [24]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[768]$2123
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10806
    parameter \WIDTH 32
    connect \A \rf_reg [799:768]
    connect \B \wdata_a_i
    connect \S \we_a_dec [23]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[736]$2115
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10808
    parameter \WIDTH 32
    connect \A \rf_reg [767:736]
    connect \B \wdata_a_i
    connect \S \we_a_dec [22]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[704]$2107
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10810
    parameter \WIDTH 32
    connect \A \rf_reg [735:704]
    connect \B \wdata_a_i
    connect \S \we_a_dec [21]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[672]$2099
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10812
    parameter \WIDTH 32
    connect \A \rf_reg [703:672]
    connect \B \wdata_a_i
    connect \S \we_a_dec [20]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[640]$2091
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10814
    parameter \WIDTH 32
    connect \A \rf_reg [671:640]
    connect \B \wdata_a_i
    connect \S \we_a_dec [19]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[608]$2083
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10816
    parameter \WIDTH 32
    connect \A \rf_reg [639:608]
    connect \B \wdata_a_i
    connect \S \we_a_dec [18]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[576]$2075
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10818
    parameter \WIDTH 32
    connect \A \rf_reg [607:576]
    connect \B \wdata_a_i
    connect \S \we_a_dec [17]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[544]$2067
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10820
    parameter \WIDTH 32
    connect \A \rf_reg [575:544]
    connect \B \wdata_a_i
    connect \S \we_a_dec [16]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[512]$2059
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10822
    parameter \WIDTH 32
    connect \A \rf_reg [543:512]
    connect \B \wdata_a_i
    connect \S \we_a_dec [15]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[480]$2051
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10824
    parameter \WIDTH 32
    connect \A \rf_reg [511:480]
    connect \B \wdata_a_i
    connect \S \we_a_dec [14]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[448]$2043
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10826
    parameter \WIDTH 32
    connect \A \rf_reg [479:448]
    connect \B \wdata_a_i
    connect \S \we_a_dec [13]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[416]$2035
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10828
    parameter \WIDTH 32
    connect \A \rf_reg [447:416]
    connect \B \wdata_a_i
    connect \S \we_a_dec [12]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[384]$2027
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10830
    parameter \WIDTH 32
    connect \A \rf_reg [415:384]
    connect \B \wdata_a_i
    connect \S \we_a_dec [11]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[352]$2019
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10832
    parameter \WIDTH 32
    connect \A \rf_reg [383:352]
    connect \B \wdata_a_i
    connect \S \we_a_dec [10]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[320]$2011
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10834
    parameter \WIDTH 32
    connect \A \rf_reg [351:320]
    connect \B \wdata_a_i
    connect \S \we_a_dec [9]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[288]$2003
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10836
    parameter \WIDTH 32
    connect \A \rf_reg [319:288]
    connect \B \wdata_a_i
    connect \S \we_a_dec [8]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[256]$1995
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10838
    parameter \WIDTH 32
    connect \A \rf_reg [287:256]
    connect \B \wdata_a_i
    connect \S \we_a_dec [7]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[224]$1987
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10840
    parameter \WIDTH 32
    connect \A \rf_reg [255:224]
    connect \B \wdata_a_i
    connect \S \we_a_dec [6]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[192]$1979
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10842
    parameter \WIDTH 32
    connect \A \rf_reg [223:192]
    connect \B \wdata_a_i
    connect \S \we_a_dec [5]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[160]$1971
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10844
    parameter \WIDTH 32
    connect \A \rf_reg [191:160]
    connect \B \wdata_a_i
    connect \S \we_a_dec [4]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[128]$1963
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10846
    parameter \WIDTH 32
    connect \A \rf_reg [159:128]
    connect \B \wdata_a_i
    connect \S \we_a_dec [3]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[96]$1955
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10848
    parameter \WIDTH 32
    connect \A \rf_reg [127:96]
    connect \B \wdata_a_i
    connect \S \we_a_dec [2]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[64]$1947
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10850
    parameter \WIDTH 32
    connect \A \rf_reg [95:64]
    connect \B \wdata_a_i
    connect \S \we_a_dec [1]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[32]$1939
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10852
    parameter \WIDTH 32
    connect \A \rf_reg [63:32]
    connect \B \wdata_a_i
    connect \S \we_a_dec [0]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[0]$1931
  end
  attribute \src "designs/src/ibex_sv/ibex_register_file_ff.sv:60.9-60.34|designs/src/ibex_sv/ibex_register_file_ff.sv:59.16-61.10"
  cell $mux $procmux$10854
    parameter \WIDTH 32
    connect \A \rf_reg [1023:992]
    connect \B \wdata_a_i
    connect \S \we_a_dec [30]
    connect \Y $auto$slang_frontend.cc:696:finish$\rf_reg_q[960]$2171
  end
  connect \rf_reg [31:0] 0
end
attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:16.8"
module \ibex_wb_stage$ibex_core.wb_stage_i
  wire $auto$builder.cc:338:Biop$1689
  wire $auto$builder.cc:338:Biop$1691
  wire $auto$builder.cc:364:Unop$1693
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:19.36"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:22.36"
  wire input 5 \en_wb_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:52.36"
  wire output 26 \instr_done_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:25.36"
  wire input 7 \instr_is_compressed_id_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:26.36"
  wire input 8 \instr_perf_count_id_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:23.36"
  wire width 2 input 6 \instr_type_wb_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:50.36"
  wire input 25 \lsu_resp_err_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:49.36"
  wire input 4 \lsu_resp_valid_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:30.36"
  wire output 11 \outstanding_load_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:31.36"
  wire output 12 \outstanding_store_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:24.36"
  wire width 32 input 3 \pc_id_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:32.36"
  wire width 32 output 13 \pc_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:34.36"
  wire output 15 \perf_instr_ret_compressed_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:33.36"
  wire output 14 \perf_instr_ret_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:28.36"
  wire output 9 \ready_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:36.36"
  wire width 5 input 16 \rf_waddr_id_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:45.36"
  wire width 5 output 22 \rf_waddr_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:43.36"
  wire width 32 output 21 \rf_wdata_fwd_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:37.36"
  wire width 32 input 17 \rf_wdata_id_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:40.36"
  wire width 32 input 19 \rf_wdata_lsu_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:46.36"
  wire width 32 output 23 \rf_wdata_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:38.36"
  wire input 18 \rf_we_id_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:41.36"
  wire input 20 \rf_we_lsu_i
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:47.36"
  wire output 24 \rf_we_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:29.36"
  wire output 10 \rf_write_wb_o
  attribute \src "designs/src/ibex_sv/ibex_wb_stage.sv:20.36"
  wire input 2 \rst_ni
  cell $and $auto$builder.cc:330:Biop$1688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_perf_count_id_i
    connect \B \en_wb_i
    connect \Y $auto$builder.cc:338:Biop$1689
  end
  cell $and $auto$builder.cc:330:Biop$1690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_resp_valid_i
    connect \B \lsu_resp_err_i
    connect \Y $auto$builder.cc:338:Biop$1691
  end
  cell $and $auto$builder.cc:330:Biop$1694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1689
    connect \B $auto$builder.cc:364:Unop$1693
    connect \Y \perf_instr_ret_wb_o
  end
  cell $and $auto$builder.cc:330:Biop$1696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \perf_instr_ret_wb_o
    connect \B \instr_is_compressed_id_i
    connect \Y \perf_instr_ret_compressed_wb_o
  end
  cell $not $auto$builder.cc:359:Unop$1692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1691
    connect \Y $auto$builder.cc:364:Unop$1693
  end
  cell $reduce_or $auto$builder.cc:359:Unop$1702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \rf_we_lsu_i \rf_we_id_i }
    connect \Y \rf_we_wb_o
  end
  cell $mux $auto$slang_frontend.cc:2043:operator()$1698
    parameter \WIDTH 32
    connect \A \rf_wdata_lsu_i
    connect \B \rf_wdata_id_i
    connect \S \rf_we_id_i
    connect \Y \rf_wdata_wb_o
  end
  connect \instr_done_wb_o 1'0
  connect \rf_waddr_wb_o \rf_waddr_id_i
  connect \rf_wdata_fwd_wb_o 0
  connect \pc_wb_o 0
  connect \outstanding_store_wb_o 1'0
  connect \outstanding_load_wb_o 1'0
  connect \rf_write_wb_o 1'0
  connect \ready_wb_o 1'1
end
attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:7.8"
module \prim_clock_gating$ibex_core.core_clock_gate_i
  wire $auto$builder.cc:338:Biop$1047
  wire $auto$slang_frontend.cc:2260:handle_comb_like_process$1050
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:8.10"
  wire input 1 \clk_i
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:11.10"
  wire output 4 \clk_o
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:9.10"
  wire input 3 \en_i
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:14.7"
  wire \en_latch
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:10.10"
  wire input 2 \test_en_i
  cell $or $auto$builder.cc:330:Biop$1046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en_i
    connect \B \test_en_i
    connect \Y $auto$builder.cc:338:Biop$1047
  end
  cell $and $auto$builder.cc:330:Biop$1052
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en_latch
    connect \B \clk_i
    connect \Y \clk_o
  end
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:16.3"
  cell $dlatch $auto$slang_frontend.cc:2261:handle_comb_like_process$1051
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \D $auto$slang_frontend.cc:2260:handle_comb_like_process$1050
    connect \EN \clk_i
    connect \Q \en_latch
  end
  attribute \src "designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:18.7-18.35|designs/src/ibex_sv/syn/rtl/prim_clock_gating.v:17.5-19.8"
  cell $mux $procmux$11831
    parameter \WIDTH 1
    connect \A $auto$builder.cc:338:Biop$1047
    connect \B 1'x
    connect \S \clk_i
    connect \Y $auto$slang_frontend.cc:2260:handle_comb_like_process$1050
  end
end
