xrun(64): 23.03-s002: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	23.03-s002: Started on Mar 15, 2025 at 21:45:10 CET
xrun
	+sv
	-64bit
	-f files_verilog.f
		../Verilog/RTL/alu.v
		../Verilog/RTL/alu_control.v
		../Verilog/RTL/branch_unit.v
		../Verilog/RTL/control_unit.v
		../Verilog/RTL/cpu.v
		../Verilog/RTL/immediate_extend_unit.v
		../Verilog/RTL/mux_2.v
		../Verilog/RTL/pc.v
		../Verilog/RTL/register_file.v
		../Verilog/RTL/reg_arstn.v
		../Verilog/RTL/reg_arstn_en.v
		../Verilog/RTL/sram.v
		../Verilog/cpu_tb.v
		../Verilog/sky130_sram_2rw.v
	-top cpu_tb
	-timescale 1ns/10ps
	-access +rwc
	-allowredefinition
Recompiling... reason: file '../Verilog/RTL/cpu.v' is newer than expected.
	expected: Sat Mar 15 21:43:14 2025
	actual:   Sat Mar 15 21:45:07 2025
file: ../Verilog/RTL/cpu.v
	module worklib.cpu:v
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		cpu_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x31974ab9>
			streams:   6, words:  5703
		worklib.alu_control:v <0x77627927>
			streams:   3, words:   991
		worklib.control_unit:v <0x0b8daafe>
			streams:   1, words:  8194
		worklib.immediate_extend_unit:v <0x3346336b>
			streams:   2, words:  3323
		worklib.cpu_tb:v <0x74d33836>
			streams:  27, words: 57100
		worklib.sram_BW32:v <0x0bbea501>
			streams:  10, words:  4764
		worklib.register_file:v <0x1a6882e1>
			streams:   5, words: 27650
		worklib.cpu:v <0x35b33c14>
			streams:   2, words:   946
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 18      15
		Registers:              104     101
		Scalar wires:            31       -
		Vectored wires:          45       -
		Always blocks:           40      37
		Initial blocks:           3       3
		Cont. assignments:        2       4
		Pseudo assignments:      30       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.cpu_tb:v
Loading snapshot worklib.cpu_tb:v .................... Done
xcelium> source /esat/micas-data/software/Cadence/xcelium_23.03/tools/xcelium/files/xmsimrc
xcelium> run

Start Execution

[1;34m
Mult2 Working Correctly
[0m
         40 cycles
Simulation complete via $finish(1) at time 32450 NS + 8
../Verilog/cpu_tb.v:341    $finish;
xcelium> exit
TOOL:	xrun(64)	23.03-s002: Exiting on Mar 15, 2025 at 21:45:12 CET  (total: 00:00:02)
