
Multifrt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030b8  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000009c  20000000  000030b8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000128  2000009c  00003154  0001009c  2**2
                  ALLOC
  3 .stack        00002004  200001c4  0000327c  0001009c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0001009c  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000100c4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00020cf4  00000000  00000000  0001011f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002e97  00000000  00000000  00030e13  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000046a4  00000000  00000000  00033caa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000004c8  00000000  00000000  0003834e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000508  00000000  00000000  00038816  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a87c  00000000  00000000  00038d1e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000c192  00000000  00000000  0005359a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008bc01  00000000  00000000  0005f72c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000f6c  00000000  00000000  000eb330  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021c8 	.word	0x200021c8
       4:	00001bb9 	.word	0x00001bb9
       8:	00001bb5 	.word	0x00001bb5
       c:	00001bb5 	.word	0x00001bb5
	...
      2c:	00001bb5 	.word	0x00001bb5
	...
      38:	00001bb5 	.word	0x00001bb5
      3c:	00001bb5 	.word	0x00001bb5
      40:	00001bb5 	.word	0x00001bb5
      44:	00001bb5 	.word	0x00001bb5
      48:	00001bb5 	.word	0x00001bb5
      4c:	00001bb5 	.word	0x00001bb5
      50:	00001bb5 	.word	0x00001bb5
      54:	00001bb5 	.word	0x00001bb5
      58:	00001bb5 	.word	0x00001bb5
      5c:	00001bb5 	.word	0x00001bb5
      60:	00001bb5 	.word	0x00001bb5
      64:	00000f2d 	.word	0x00000f2d
      68:	00000f3d 	.word	0x00000f3d
      6c:	00000f4d 	.word	0x00000f4d
      70:	00000f5d 	.word	0x00000f5d
      74:	00000f6d 	.word	0x00000f6d
      78:	00000f7d 	.word	0x00000f7d
      7c:	00001bb5 	.word	0x00001bb5
      80:	00001bb5 	.word	0x00001bb5
      84:	00001bb5 	.word	0x00001bb5
      88:	00001bb5 	.word	0x00001bb5
      8c:	00001bb5 	.word	0x00001bb5
      90:	00001bb5 	.word	0x00001bb5
      94:	00001bb5 	.word	0x00001bb5
      98:	00001bb5 	.word	0x00001bb5
      9c:	00001bb5 	.word	0x00001bb5
      a0:	00001bb5 	.word	0x00001bb5
      a4:	00001bb5 	.word	0x00001bb5
      a8:	00001bb5 	.word	0x00001bb5
      ac:	00001bb5 	.word	0x00001bb5

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	2000009c 	.word	0x2000009c
      d0:	00000000 	.word	0x00000000
      d4:	000030b8 	.word	0x000030b8

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d100      	bne.n	f2 <frame_dummy+0x1a>
      f0:	bd08      	pop	{r3, pc}
      f2:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f4:	2b00      	cmp	r3, #0
      f6:	d0fb      	beq.n	f0 <frame_dummy+0x18>
      f8:	4798      	blx	r3
      fa:	e7f9      	b.n	f0 <frame_dummy+0x18>
      fc:	00000000 	.word	0x00000000
     100:	000030b8 	.word	0x000030b8
     104:	200000a0 	.word	0x200000a0
     108:	000030b8 	.word	0x000030b8
     10c:	00000000 	.word	0x00000000

00000110 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b097      	sub	sp, #92	; 0x5c
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     11e:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     120:	4cb8      	ldr	r4, [pc, #736]	; (404 <adc_init+0x2f4>)
     122:	6a23      	ldr	r3, [r4, #32]
     124:	2580      	movs	r5, #128	; 0x80
     126:	026d      	lsls	r5, r5, #9
     128:	432b      	orrs	r3, r5
     12a:	6223      	str	r3, [r4, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     12c:	780c      	ldrb	r4, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     12e:	2305      	movs	r3, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     130:	07e4      	lsls	r4, r4, #31
     132:	d500      	bpl.n	136 <adc_init+0x26>
     134:	e1e4      	b.n	500 <adc_init+0x3f0>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     136:	7809      	ldrb	r1, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     138:	3317      	adds	r3, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     13a:	0789      	lsls	r1, r1, #30
     13c:	d500      	bpl.n	140 <adc_init+0x30>
     13e:	e1df      	b.n	500 <adc_init+0x3f0>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     140:	7853      	ldrb	r3, [r2, #1]
     142:	7103      	strb	r3, [r0, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     144:	2b00      	cmp	r3, #0
     146:	d104      	bne.n	152 <adc_init+0x42>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     148:	49af      	ldr	r1, [pc, #700]	; (408 <adc_init+0x2f8>)
     14a:	6c0c      	ldr	r4, [r1, #64]	; 0x40
     14c:	3304      	adds	r3, #4
     14e:	4323      	orrs	r3, r4
     150:	640b      	str	r3, [r1, #64]	; 0x40
     152:	1c16      	adds	r6, r2, #0
     154:	4682      	mov	sl, r0
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     156:	6803      	ldr	r3, [r0, #0]
     158:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     15a:	7813      	ldrb	r3, [r2, #0]
     15c:	466a      	mov	r2, sp
     15e:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     160:	201e      	movs	r0, #30
     162:	4669      	mov	r1, sp
     164:	4ba9      	ldr	r3, [pc, #676]	; (40c <adc_init+0x2fc>)
     166:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     168:	201e      	movs	r0, #30
     16a:	4ba9      	ldr	r3, [pc, #676]	; (410 <adc_init+0x300>)
     16c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     16e:	232c      	movs	r3, #44	; 0x2c
     170:	5cf3      	ldrb	r3, [r6, r3]
     172:	2b00      	cmp	r3, #0
     174:	d03f      	beq.n	1f6 <adc_init+0xe6>
		uint8_t offset = config->pin_scan.offset_start_scan;
     176:	222b      	movs	r2, #43	; 0x2b
     178:	5cb4      	ldrb	r4, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     17a:	7b32      	ldrb	r2, [r6, #12]
     17c:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     17e:	1912      	adds	r2, r2, r4
     180:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     182:	18d3      	adds	r3, r2, r3
     184:	b2db      	uxtb	r3, r3
     186:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     188:	429a      	cmp	r2, r3
     18a:	d21e      	bcs.n	1ca <adc_init+0xba>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     18c:	4fa1      	ldr	r7, [pc, #644]	; (414 <adc_init+0x304>)
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     18e:	250f      	movs	r5, #15
     190:	4025      	ands	r5, r4
     192:	7b33      	ldrb	r3, [r6, #12]
     194:	18ed      	adds	r5, r5, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     196:	a802      	add	r0, sp, #8
     198:	499f      	ldr	r1, [pc, #636]	; (418 <adc_init+0x308>)
     19a:	2250      	movs	r2, #80	; 0x50
     19c:	47b8      	blx	r7
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     19e:	2d13      	cmp	r5, #19
     1a0:	d80c      	bhi.n	1bc <adc_init+0xac>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     1a2:	00ad      	lsls	r5, r5, #2
     1a4:	ab02      	add	r3, sp, #8
     1a6:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1a8:	a901      	add	r1, sp, #4
     1aa:	2300      	movs	r3, #0
     1ac:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1ae:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1b0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     1b2:	3301      	adds	r3, #1
     1b4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     1b6:	b2c0      	uxtb	r0, r0
     1b8:	4b98      	ldr	r3, [pc, #608]	; (41c <adc_init+0x30c>)
     1ba:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     1bc:	3401      	adds	r4, #1
     1be:	b2e4      	uxtb	r4, r4
     1c0:	464b      	mov	r3, r9
     1c2:	191b      	adds	r3, r3, r4
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     1c4:	b2db      	uxtb	r3, r3
     1c6:	4598      	cmp	r8, r3
     1c8:	d8e1      	bhi.n	18e <adc_init+0x7e>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     1ca:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1cc:	a802      	add	r0, sp, #8
     1ce:	4992      	ldr	r1, [pc, #584]	; (418 <adc_init+0x308>)
     1d0:	2250      	movs	r2, #80	; 0x50
     1d2:	4b90      	ldr	r3, [pc, #576]	; (414 <adc_init+0x304>)
     1d4:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     1d6:	2c13      	cmp	r4, #19
     1d8:	d837      	bhi.n	24a <adc_init+0x13a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     1da:	00a4      	lsls	r4, r4, #2
     1dc:	ab02      	add	r3, sp, #8
     1de:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1e0:	a901      	add	r1, sp, #4
     1e2:	2300      	movs	r3, #0
     1e4:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1e6:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1e8:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     1ea:	3301      	adds	r3, #1
     1ec:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     1ee:	b2c0      	uxtb	r0, r0
     1f0:	4b8a      	ldr	r3, [pc, #552]	; (41c <adc_init+0x30c>)
     1f2:	4798      	blx	r3
     1f4:	e029      	b.n	24a <adc_init+0x13a>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     1f6:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1f8:	a802      	add	r0, sp, #8
     1fa:	4987      	ldr	r1, [pc, #540]	; (418 <adc_init+0x308>)
     1fc:	2250      	movs	r2, #80	; 0x50
     1fe:	4b85      	ldr	r3, [pc, #532]	; (414 <adc_init+0x304>)
     200:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     202:	2c13      	cmp	r4, #19
     204:	d80c      	bhi.n	220 <adc_init+0x110>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     206:	00a4      	lsls	r4, r4, #2
     208:	ab02      	add	r3, sp, #8
     20a:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     20c:	a901      	add	r1, sp, #4
     20e:	2300      	movs	r3, #0
     210:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     212:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     214:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     216:	3301      	adds	r3, #1
     218:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     21a:	b2c0      	uxtb	r0, r0
     21c:	4b7f      	ldr	r3, [pc, #508]	; (41c <adc_init+0x30c>)
     21e:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     220:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     222:	a802      	add	r0, sp, #8
     224:	497c      	ldr	r1, [pc, #496]	; (418 <adc_init+0x308>)
     226:	2250      	movs	r2, #80	; 0x50
     228:	4b7a      	ldr	r3, [pc, #488]	; (414 <adc_init+0x304>)
     22a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     22c:	2c13      	cmp	r4, #19
     22e:	d80c      	bhi.n	24a <adc_init+0x13a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     230:	00a4      	lsls	r4, r4, #2
     232:	ab02      	add	r3, sp, #8
     234:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     236:	a901      	add	r1, sp, #4
     238:	2300      	movs	r3, #0
     23a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     23c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     23e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     240:	3301      	adds	r3, #1
     242:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     244:	b2c0      	uxtb	r0, r0
     246:	4b75      	ldr	r3, [pc, #468]	; (41c <adc_init+0x30c>)
     248:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     24a:	7d73      	ldrb	r3, [r6, #21]
     24c:	009b      	lsls	r3, r3, #2
     24e:	b2db      	uxtb	r3, r3
     250:	465a      	mov	r2, fp
     252:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     254:	7db3      	ldrb	r3, [r6, #22]
     256:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     258:	7872      	ldrb	r2, [r6, #1]
     25a:	4313      	orrs	r3, r2
     25c:	b2db      	uxtb	r3, r3
     25e:	465a      	mov	r2, fp
     260:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     262:	7933      	ldrb	r3, [r6, #4]
     264:	2b34      	cmp	r3, #52	; 0x34
     266:	d900      	bls.n	26a <adc_init+0x15a>
     268:	e149      	b.n	4fe <adc_init+0x3ee>
     26a:	009b      	lsls	r3, r3, #2
     26c:	4a6c      	ldr	r2, [pc, #432]	; (420 <adc_init+0x310>)
     26e:	58d3      	ldr	r3, [r2, r3]
     270:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     272:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     274:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     276:	2202      	movs	r2, #2
     278:	e01a      	b.n	2b0 <adc_init+0x1a0>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     27a:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     27c:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     27e:	2010      	movs	r0, #16
     280:	e016      	b.n	2b0 <adc_init+0x1a0>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     282:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     284:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     286:	2201      	movs	r2, #1
     288:	e012      	b.n	2b0 <adc_init+0x1a0>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     28a:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     28c:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     28e:	2200      	movs	r2, #0
     290:	e00e      	b.n	2b0 <adc_init+0x1a0>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     292:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     294:	2030      	movs	r0, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     296:	2200      	movs	r2, #0
     298:	e00a      	b.n	2b0 <adc_init+0x1a0>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     29a:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     29c:	2020      	movs	r0, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     29e:	2200      	movs	r2, #0
     2a0:	e006      	b.n	2b0 <adc_init+0x1a0>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2a2:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     2a4:	2000      	movs	r0, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     2a6:	2200      	movs	r2, #0
     2a8:	e002      	b.n	2b0 <adc_init+0x1a0>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     2aa:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     2ac:	2010      	movs	r0, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     2ae:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     2b0:	0112      	lsls	r2, r2, #4
     2b2:	2370      	movs	r3, #112	; 0x70
     2b4:	4013      	ands	r3, r2
     2b6:	430b      	orrs	r3, r1
     2b8:	465a      	mov	r2, fp
     2ba:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     2bc:	7df2      	ldrb	r2, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     2be:	2317      	movs	r3, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     2c0:	2a3f      	cmp	r2, #63	; 0x3f
     2c2:	d900      	bls.n	2c6 <adc_init+0x1b6>
     2c4:	e11c      	b.n	500 <adc_init+0x3f0>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     2c6:	465b      	mov	r3, fp
     2c8:	70da      	strb	r2, [r3, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     2ca:	4653      	mov	r3, sl
     2cc:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     2ce:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     2d0:	b25b      	sxtb	r3, r3
     2d2:	2b00      	cmp	r3, #0
     2d4:	dbfb      	blt.n	2ce <adc_init+0x1be>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     2d6:	7cf2      	ldrb	r2, [r6, #19]
     2d8:	8873      	ldrh	r3, [r6, #2]
     2da:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     2dc:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     2de:	5cb2      	ldrb	r2, [r6, r2]
     2e0:	00d2      	lsls	r2, r2, #3
     2e2:	4313      	orrs	r3, r2
     2e4:	7d32      	ldrb	r2, [r6, #20]
     2e6:	0092      	lsls	r2, r2, #2
     2e8:	4313      	orrs	r3, r2
     2ea:	7cb2      	ldrb	r2, [r6, #18]
     2ec:	0052      	lsls	r2, r2, #1
     2ee:	4313      	orrs	r3, r2
     2f0:	4303      	orrs	r3, r0
     2f2:	465a      	mov	r2, fp
     2f4:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     2f6:	7e32      	ldrb	r2, [r6, #24]
     2f8:	2a00      	cmp	r2, #0
     2fa:	d020      	beq.n	33e <adc_init+0x22e>
		switch (resolution) {
     2fc:	2810      	cmp	r0, #16
     2fe:	d060      	beq.n	3c2 <adc_init+0x2b2>
     300:	d802      	bhi.n	308 <adc_init+0x1f8>
     302:	2800      	cmp	r0, #0
     304:	d03c      	beq.n	380 <adc_init+0x270>
     306:	e01a      	b.n	33e <adc_init+0x22e>
     308:	2820      	cmp	r0, #32
     30a:	d01b      	beq.n	344 <adc_init+0x234>
     30c:	2830      	cmp	r0, #48	; 0x30
     30e:	d116      	bne.n	33e <adc_init+0x22e>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     310:	7cf3      	ldrb	r3, [r6, #19]
     312:	2b00      	cmp	r3, #0
     314:	d00a      	beq.n	32c <adc_init+0x21c>
					(config->window.window_lower_value > 127 ||
     316:	69f1      	ldr	r1, [r6, #28]
     318:	3180      	adds	r1, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     31a:	2317      	movs	r3, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     31c:	29ff      	cmp	r1, #255	; 0xff
     31e:	d900      	bls.n	322 <adc_init+0x212>
     320:	e0ee      	b.n	500 <adc_init+0x3f0>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     322:	6a31      	ldr	r1, [r6, #32]
     324:	3180      	adds	r1, #128	; 0x80
     326:	29ff      	cmp	r1, #255	; 0xff
     328:	d900      	bls.n	32c <adc_init+0x21c>
     32a:	e0e9      	b.n	500 <adc_init+0x3f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     32c:	2317      	movs	r3, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     32e:	69f1      	ldr	r1, [r6, #28]
     330:	29ff      	cmp	r1, #255	; 0xff
     332:	dd00      	ble.n	336 <adc_init+0x226>
     334:	e0e4      	b.n	500 <adc_init+0x3f0>
     336:	6a31      	ldr	r1, [r6, #32]
     338:	29ff      	cmp	r1, #255	; 0xff
     33a:	dd00      	ble.n	33e <adc_init+0x22e>
     33c:	e0e0      	b.n	500 <adc_init+0x3f0>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     33e:	4653      	mov	r3, sl
     340:	6819      	ldr	r1, [r3, #0]
     342:	e077      	b.n	434 <adc_init+0x324>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     344:	7cf3      	ldrb	r3, [r6, #19]
     346:	2b00      	cmp	r3, #0
     348:	d00f      	beq.n	36a <adc_init+0x25a>
					(config->window.window_lower_value > 511 ||
     34a:	69f3      	ldr	r3, [r6, #28]
     34c:	2080      	movs	r0, #128	; 0x80
     34e:	0080      	lsls	r0, r0, #2
     350:	4684      	mov	ip, r0
     352:	4463      	add	r3, ip
     354:	1c19      	adds	r1, r3, #0
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value > -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     356:	2317      	movs	r3, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     358:	4832      	ldr	r0, [pc, #200]	; (424 <adc_init+0x314>)
     35a:	4281      	cmp	r1, r0
     35c:	d900      	bls.n	360 <adc_init+0x250>
     35e:	e0cf      	b.n	500 <adc_init+0x3f0>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     360:	4931      	ldr	r1, [pc, #196]	; (428 <adc_init+0x318>)
     362:	6a30      	ldr	r0, [r6, #32]
     364:	4288      	cmp	r0, r1
     366:	db00      	blt.n	36a <adc_init+0x25a>
     368:	e0ca      	b.n	500 <adc_init+0x3f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     36a:	2317      	movs	r3, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value > -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     36c:	492d      	ldr	r1, [pc, #180]	; (424 <adc_init+0x314>)
     36e:	69f0      	ldr	r0, [r6, #28]
     370:	4288      	cmp	r0, r1
     372:	dd00      	ble.n	376 <adc_init+0x266>
     374:	e0c4      	b.n	500 <adc_init+0x3f0>
     376:	6a30      	ldr	r0, [r6, #32]
     378:	4288      	cmp	r0, r1
     37a:	dd00      	ble.n	37e <adc_init+0x26e>
     37c:	e0c0      	b.n	500 <adc_init+0x3f0>
     37e:	e7de      	b.n	33e <adc_init+0x22e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     380:	7cf3      	ldrb	r3, [r6, #19]
     382:	2b00      	cmp	r3, #0
     384:	d012      	beq.n	3ac <adc_init+0x29c>
					(config->window.window_lower_value > 2047 ||
     386:	69f3      	ldr	r3, [r6, #28]
     388:	2080      	movs	r0, #128	; 0x80
     38a:	0100      	lsls	r0, r0, #4
     38c:	4684      	mov	ip, r0
     38e:	4463      	add	r3, ip
     390:	1c19      	adds	r1, r3, #0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     392:	2317      	movs	r3, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     394:	4825      	ldr	r0, [pc, #148]	; (42c <adc_init+0x31c>)
     396:	4281      	cmp	r1, r0
     398:	d900      	bls.n	39c <adc_init+0x28c>
     39a:	e0b1      	b.n	500 <adc_init+0x3f0>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     39c:	6a33      	ldr	r3, [r6, #32]
     39e:	4463      	add	r3, ip
     3a0:	1c19      	adds	r1, r3, #0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3a2:	2317      	movs	r3, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     3a4:	4821      	ldr	r0, [pc, #132]	; (42c <adc_init+0x31c>)
     3a6:	4281      	cmp	r1, r0
     3a8:	d900      	bls.n	3ac <adc_init+0x29c>
     3aa:	e0a9      	b.n	500 <adc_init+0x3f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3ac:	2317      	movs	r3, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     3ae:	491f      	ldr	r1, [pc, #124]	; (42c <adc_init+0x31c>)
     3b0:	69f0      	ldr	r0, [r6, #28]
     3b2:	4288      	cmp	r0, r1
     3b4:	dd00      	ble.n	3b8 <adc_init+0x2a8>
     3b6:	e0a3      	b.n	500 <adc_init+0x3f0>
     3b8:	6a30      	ldr	r0, [r6, #32]
     3ba:	4288      	cmp	r0, r1
     3bc:	dd00      	ble.n	3c0 <adc_init+0x2b0>
     3be:	e09f      	b.n	500 <adc_init+0x3f0>
     3c0:	e7bd      	b.n	33e <adc_init+0x22e>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     3c2:	7cf3      	ldrb	r3, [r6, #19]
     3c4:	2b00      	cmp	r3, #0
     3c6:	d012      	beq.n	3ee <adc_init+0x2de>
					(config->window.window_lower_value > 32767 ||
     3c8:	69f3      	ldr	r3, [r6, #28]
     3ca:	2080      	movs	r0, #128	; 0x80
     3cc:	0200      	lsls	r0, r0, #8
     3ce:	4684      	mov	ip, r0
     3d0:	4463      	add	r3, ip
     3d2:	1c19      	adds	r1, r3, #0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3d4:	2317      	movs	r3, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     3d6:	4816      	ldr	r0, [pc, #88]	; (430 <adc_init+0x320>)
     3d8:	4281      	cmp	r1, r0
     3da:	d900      	bls.n	3de <adc_init+0x2ce>
     3dc:	e090      	b.n	500 <adc_init+0x3f0>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     3de:	6a33      	ldr	r3, [r6, #32]
     3e0:	4463      	add	r3, ip
     3e2:	1c19      	adds	r1, r3, #0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3e4:	2317      	movs	r3, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     3e6:	4812      	ldr	r0, [pc, #72]	; (430 <adc_init+0x320>)
     3e8:	4281      	cmp	r1, r0
     3ea:	d900      	bls.n	3ee <adc_init+0x2de>
     3ec:	e088      	b.n	500 <adc_init+0x3f0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     3ee:	2317      	movs	r3, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     3f0:	490f      	ldr	r1, [pc, #60]	; (430 <adc_init+0x320>)
     3f2:	69f0      	ldr	r0, [r6, #28]
     3f4:	4288      	cmp	r0, r1
     3f6:	dd00      	ble.n	3fa <adc_init+0x2ea>
     3f8:	e082      	b.n	500 <adc_init+0x3f0>
     3fa:	6a30      	ldr	r0, [r6, #32]
     3fc:	4288      	cmp	r0, r1
     3fe:	dd00      	ble.n	402 <adc_init+0x2f2>
     400:	e07e      	b.n	500 <adc_init+0x3f0>
     402:	e79c      	b.n	33e <adc_init+0x22e>
     404:	40000400 	.word	0x40000400
     408:	40000800 	.word	0x40000800
     40c:	00001a65 	.word	0x00001a65
     410:	000019d9 	.word	0x000019d9
     414:	0000254d 	.word	0x0000254d
     418:	00002e34 	.word	0x00002e34
     41c:	00001b5d 	.word	0x00001b5d
     420:	00002d60 	.word	0x00002d60
     424:	000003ff 	.word	0x000003ff
     428:	fffffe01 	.word	0xfffffe01
     42c:	00000fff 	.word	0x00000fff
     430:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     434:	7e4b      	ldrb	r3, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
     436:	b25b      	sxtb	r3, r3
     438:	2b00      	cmp	r3, #0
     43a:	dbfb      	blt.n	434 <adc_init+0x324>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     43c:	465b      	mov	r3, fp
     43e:	721a      	strb	r2, [r3, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     440:	4653      	mov	r3, sl
     442:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     444:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     446:	b25b      	sxtb	r3, r3
     448:	2b00      	cmp	r3, #0
     44a:	dbfb      	blt.n	444 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     44c:	8bb3      	ldrh	r3, [r6, #28]
     44e:	465a      	mov	r2, fp
     450:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     452:	4653      	mov	r3, sl
     454:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     456:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     458:	b25b      	sxtb	r3, r3
     45a:	2b00      	cmp	r3, #0
     45c:	dbfb      	blt.n	456 <adc_init+0x346>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     45e:	8c33      	ldrh	r3, [r6, #32]
     460:	465a      	mov	r2, fp
     462:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     464:	232c      	movs	r3, #44	; 0x2c
     466:	5cf2      	ldrb	r2, [r6, r3]
	if (inputs_to_scan > 0) {
     468:	2a00      	cmp	r2, #0
     46a:	d004      	beq.n	476 <adc_init+0x366>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     46c:	3a01      	subs	r2, #1
     46e:	b2d2      	uxtb	r2, r2
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     470:	3b15      	subs	r3, #21
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     472:	2a0f      	cmp	r2, #15
     474:	d844      	bhi.n	500 <adc_init+0x3f0>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     476:	232b      	movs	r3, #43	; 0x2b
     478:	5cf1      	ldrb	r1, [r6, r3]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     47a:	3b14      	subs	r3, #20
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     47c:	290f      	cmp	r1, #15
     47e:	d83f      	bhi.n	500 <adc_init+0x3f0>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     480:	4653      	mov	r3, sl
     482:	6818      	ldr	r0, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     484:	7e43      	ldrb	r3, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
     486:	b25b      	sxtb	r3, r3
     488:	2b00      	cmp	r3, #0
     48a:	dbfb      	blt.n	484 <adc_init+0x374>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     48c:	89f0      	ldrh	r0, [r6, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     48e:	7b33      	ldrb	r3, [r6, #12]
     490:	4303      	orrs	r3, r0
     492:	68b0      	ldr	r0, [r6, #8]
     494:	4303      	orrs	r3, r0
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
     496:	0509      	lsls	r1, r1, #20
     498:	4319      	orrs	r1, r3
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     49a:	0412      	lsls	r2, r2, #16
			config->negative_input |
     49c:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     49e:	465b      	mov	r3, fp
     4a0:	611a      	str	r2, [r3, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     4a2:	232a      	movs	r3, #42	; 0x2a
     4a4:	5cf3      	ldrb	r3, [r6, r3]
     4a6:	465a      	mov	r2, fp
     4a8:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     4aa:	230f      	movs	r3, #15
     4ac:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     4ae:	3315      	adds	r3, #21
     4b0:	5cf3      	ldrb	r3, [r6, r3]
     4b2:	2b00      	cmp	r3, #0
     4b4:	d011      	beq.n	4da <adc_init+0x3ca>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     4b6:	8cf2      	ldrh	r2, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
     4b8:	2317      	movs	r3, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     4ba:	4915      	ldr	r1, [pc, #84]	; (510 <adc_init+0x400>)
     4bc:	428a      	cmp	r2, r1
     4be:	d81f      	bhi.n	500 <adc_init+0x3f0>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     4c0:	465b      	mov	r3, fp
     4c2:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     4c4:	8d31      	ldrh	r1, [r6, #40]	; 0x28
     4c6:	2380      	movs	r3, #128	; 0x80
     4c8:	011b      	lsls	r3, r3, #4
     4ca:	18ca      	adds	r2, r1, r3
     4cc:	b292      	uxth	r2, r2
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     4ce:	2317      	movs	r3, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     4d0:	480f      	ldr	r0, [pc, #60]	; (510 <adc_init+0x400>)
     4d2:	4282      	cmp	r2, r0
     4d4:	d814      	bhi.n	500 <adc_init+0x3f0>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     4d6:	465b      	mov	r3, fp
     4d8:	84d9      	strh	r1, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     4da:	4b0e      	ldr	r3, [pc, #56]	; (514 <adc_init+0x404>)
     4dc:	6819      	ldr	r1, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     4de:	0149      	lsls	r1, r1, #5
     4e0:	23e0      	movs	r3, #224	; 0xe0
     4e2:	00db      	lsls	r3, r3, #3
     4e4:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     4e6:	4b0c      	ldr	r3, [pc, #48]	; (518 <adc_init+0x408>)
     4e8:	685a      	ldr	r2, [r3, #4]
     4ea:	0150      	lsls	r0, r2, #5
     4ec:	681a      	ldr	r2, [r3, #0]
     4ee:	0ed3      	lsrs	r3, r2, #27
     4f0:	4303      	orrs	r3, r0
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     4f2:	b2db      	uxtb	r3, r3
     4f4:	430b      	orrs	r3, r1
     4f6:	465a      	mov	r2, fp
     4f8:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     4fa:	2300      	movs	r3, #0
     4fc:	e000      	b.n	500 <adc_init+0x3f0>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     4fe:	2317      	movs	r3, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     500:	1c18      	adds	r0, r3, #0
     502:	b017      	add	sp, #92	; 0x5c
     504:	bc3c      	pop	{r2, r3, r4, r5}
     506:	4690      	mov	r8, r2
     508:	4699      	mov	r9, r3
     50a:	46a2      	mov	sl, r4
     50c:	46ab      	mov	fp, r5
     50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     510:	00000fff 	.word	0x00000fff
     514:	00806024 	.word	0x00806024
     518:	00806020 	.word	0x00806020

0000051c <Run_COM>:
	return temp;
	//U8T_data_H,U8T_data_L,U8RH_data_H,U8RH_data_L
}

void Run_COM(void)
{
     51c:	b5f0      	push	{r4, r5, r6, r7, lr}
     51e:	4647      	mov	r7, r8
     520:	b480      	push	{r7}
     522:	2608      	movs	r6, #8
	unsigned char  i;
	for(i=0;i<8;i++)
	{
		U8FLAG=2;
     524:	4b23      	ldr	r3, [pc, #140]	; (5b4 <Run_COM+0x98>)
     526:	4698      	mov	r8, r3
     528:	2402      	movs	r4, #2
     52a:	1c27      	adds	r7, r4, #0
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     52c:	4d22      	ldr	r5, [pc, #136]	; (5b8 <Run_COM+0x9c>)
     52e:	4643      	mov	r3, r8
     530:	701f      	strb	r7, [r3, #0]
		
		while((!port_pin_get_input_level(DATA))&&U8FLAG++);
     532:	1c22      	adds	r2, r4, #0
     534:	2001      	movs	r0, #1
     536:	6a2b      	ldr	r3, [r5, #32]
     538:	4218      	tst	r0, r3
     53a:	d002      	beq.n	542 <Run_COM+0x26>
     53c:	4b1d      	ldr	r3, [pc, #116]	; (5b4 <Run_COM+0x98>)
     53e:	701a      	strb	r2, [r3, #0]
     540:	e007      	b.n	552 <Run_COM+0x36>
     542:	1c53      	adds	r3, r2, #1
     544:	b2db      	uxtb	r3, r3
     546:	1c11      	adds	r1, r2, #0
     548:	1c1a      	adds	r2, r3, #0
     54a:	2900      	cmp	r1, #0
     54c:	d1f3      	bne.n	536 <Run_COM+0x1a>
     54e:	4a19      	ldr	r2, [pc, #100]	; (5b4 <Run_COM+0x98>)
     550:	7013      	strb	r3, [r2, #0]
		delay_us(15);
     552:	200f      	movs	r0, #15
     554:	4b19      	ldr	r3, [pc, #100]	; (5bc <Run_COM+0xa0>)
     556:	4798      	blx	r3
		U8Temp=0;
     558:	2200      	movs	r2, #0
     55a:	4b19      	ldr	r3, [pc, #100]	; (5c0 <Run_COM+0xa4>)
     55c:	701a      	strb	r2, [r3, #0]
     55e:	6a2b      	ldr	r3, [r5, #32]
		if(port_pin_get_input_level(DATA))U8Temp=1;
     560:	07db      	lsls	r3, r3, #31
     562:	d502      	bpl.n	56a <Run_COM+0x4e>
     564:	3201      	adds	r2, #1
     566:	4b16      	ldr	r3, [pc, #88]	; (5c0 <Run_COM+0xa4>)
     568:	701a      	strb	r2, [r3, #0]
		U8FLAG=2;
     56a:	4b12      	ldr	r3, [pc, #72]	; (5b4 <Run_COM+0x98>)
     56c:	701c      	strb	r4, [r3, #0]
		while((port_pin_get_input_level(DATA))&&U8FLAG++);
     56e:	1c22      	adds	r2, r4, #0
     570:	2001      	movs	r0, #1
     572:	6a2b      	ldr	r3, [r5, #32]
     574:	4218      	tst	r0, r3
     576:	d102      	bne.n	57e <Run_COM+0x62>
     578:	4b0e      	ldr	r3, [pc, #56]	; (5b4 <Run_COM+0x98>)
     57a:	701a      	strb	r2, [r3, #0]
     57c:	e007      	b.n	58e <Run_COM+0x72>
     57e:	1c53      	adds	r3, r2, #1
     580:	b2db      	uxtb	r3, r3
     582:	1c11      	adds	r1, r2, #0
     584:	1c1a      	adds	r2, r3, #0
     586:	2900      	cmp	r1, #0
     588:	d1f3      	bne.n	572 <Run_COM+0x56>
     58a:	4a0a      	ldr	r2, [pc, #40]	; (5b4 <Run_COM+0x98>)
     58c:	7013      	strb	r3, [r2, #0]
		//for
		if(U8FLAG==1)break;
     58e:	4b09      	ldr	r3, [pc, #36]	; (5b4 <Run_COM+0x98>)
     590:	781b      	ldrb	r3, [r3, #0]
     592:	2b01      	cmp	r3, #1
     594:	d00a      	beq.n	5ac <Run_COM+0x90>
		//01
		// 0 1
		U8comdata<<=1;
		U8comdata|=U8Temp; //0
     596:	490b      	ldr	r1, [pc, #44]	; (5c4 <Run_COM+0xa8>)
		while((port_pin_get_input_level(DATA))&&U8FLAG++);
		//for
		if(U8FLAG==1)break;
		//01
		// 0 1
		U8comdata<<=1;
     598:	780b      	ldrb	r3, [r1, #0]
     59a:	005b      	lsls	r3, r3, #1
		U8comdata|=U8Temp; //0
     59c:	4a08      	ldr	r2, [pc, #32]	; (5c0 <Run_COM+0xa4>)
     59e:	7812      	ldrb	r2, [r2, #0]
     5a0:	4313      	orrs	r3, r2
     5a2:	700b      	strb	r3, [r1, #0]
     5a4:	3e01      	subs	r6, #1
     5a6:	b2f6      	uxtb	r6, r6
}

void Run_COM(void)
{
	unsigned char  i;
	for(i=0;i<8;i++)
     5a8:	2e00      	cmp	r6, #0
     5aa:	d1c0      	bne.n	52e <Run_COM+0x12>
		//01
		// 0 1
		U8comdata<<=1;
		U8comdata|=U8Temp; //0
	}//rof
}
     5ac:	bc04      	pop	{r2}
     5ae:	4690      	mov	r8, r2
     5b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5b2:	46c0      	nop			; (mov r8, r8)
     5b4:	20000122 	.word	0x20000122
     5b8:	41004480 	.word	0x41004480
     5bc:	0000099d 	.word	0x0000099d
     5c0:	2000011f 	.word	0x2000011f
     5c4:	20000118 	.word	0x20000118

000005c8 <RH>:
//---- 8 == U8checkdata-----
//--------------
//---- delay_us();, delay_ms();COM();
//---------------------    -----------
void RH(void)
{
     5c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     5ca:	464f      	mov	r7, r9
     5cc:	4646      	mov	r6, r8
     5ce:	b4c0      	push	{r6, r7}
	//18ms
	port_pin_set_config(DATA, &pinc);
     5d0:	2020      	movs	r0, #32
     5d2:	4939      	ldr	r1, [pc, #228]	; (6b8 <RH+0xf0>)
     5d4:	4e39      	ldr	r6, [pc, #228]	; (6bc <RH+0xf4>)
     5d6:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     5d8:	4d39      	ldr	r5, [pc, #228]	; (6c0 <RH+0xf8>)
     5da:	2401      	movs	r4, #1
     5dc:	616c      	str	r4, [r5, #20]
	port_pin_set_output_level(DATA, false);
	delay_ms(18);
     5de:	2012      	movs	r0, #18
     5e0:	4b38      	ldr	r3, [pc, #224]	; (6c4 <RH+0xfc>)
     5e2:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     5e4:	61ac      	str	r4, [r5, #24]
	port_pin_set_output_level(DATA, true);
	// 20us
	delay_us(20);
     5e6:	2014      	movs	r0, #20
     5e8:	4b37      	ldr	r3, [pc, #220]	; (6c8 <RH+0x100>)
     5ea:	4798      	blx	r3
     5ec:	61ac      	str	r4, [r5, #24]
	// 
	port_pin_set_output_level(DATA, true);
	port_pin_set_config(DATA, &pini);
     5ee:	2020      	movs	r0, #32
     5f0:	4936      	ldr	r1, [pc, #216]	; (6cc <RH+0x104>)
     5f2:	47b0      	blx	r6
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     5f4:	6a2b      	ldr	r3, [r5, #32]
	// 
	
	if(!port_pin_get_input_level(DATA)) //T !
     5f6:	421c      	tst	r4, r3
     5f8:	d15a      	bne.n	6b0 <RH+0xe8>
	{
		U8FLAG=2;
     5fa:	2202      	movs	r2, #2
     5fc:	4b34      	ldr	r3, [pc, #208]	; (6d0 <RH+0x108>)
     5fe:	701a      	strb	r2, [r3, #0]
		// 80us 
		
		while((!port_pin_get_input_level(DATA))&&U8FLAG++);
     600:	2302      	movs	r3, #2
     602:	1c2c      	adds	r4, r5, #0
     604:	2001      	movs	r0, #1
     606:	6a22      	ldr	r2, [r4, #32]
     608:	4210      	tst	r0, r2
     60a:	d104      	bne.n	616 <RH+0x4e>
     60c:	1c59      	adds	r1, r3, #1
     60e:	1c1a      	adds	r2, r3, #0
     610:	b2cb      	uxtb	r3, r1
     612:	2a00      	cmp	r2, #0
     614:	d1f7      	bne.n	606 <RH+0x3e>
		U8FLAG=2;
     616:	2202      	movs	r2, #2
     618:	4b2d      	ldr	r3, [pc, #180]	; (6d0 <RH+0x108>)
     61a:	701a      	strb	r2, [r3, #0]
     61c:	4c28      	ldr	r4, [pc, #160]	; (6c0 <RH+0xf8>)
     61e:	2001      	movs	r0, #1
     620:	6a23      	ldr	r3, [r4, #32]
		
		// 80us 
		while((port_pin_get_input_level(DATA))&&U8FLAG++);
     622:	4218      	tst	r0, r3
     624:	d102      	bne.n	62c <RH+0x64>
     626:	4b2a      	ldr	r3, [pc, #168]	; (6d0 <RH+0x108>)
     628:	701a      	strb	r2, [r3, #0]
     62a:	e007      	b.n	63c <RH+0x74>
     62c:	1c53      	adds	r3, r2, #1
     62e:	b2db      	uxtb	r3, r3
     630:	1c11      	adds	r1, r2, #0
     632:	1c1a      	adds	r2, r3, #0
     634:	2900      	cmp	r1, #0
     636:	d1f3      	bne.n	620 <RH+0x58>
     638:	4a25      	ldr	r2, [pc, #148]	; (6d0 <RH+0x108>)
     63a:	7013      	strb	r3, [r2, #0]
		//
		Run_COM();
     63c:	4d25      	ldr	r5, [pc, #148]	; (6d4 <RH+0x10c>)
     63e:	47a8      	blx	r5
		
		U8RH_data_H_temp=U8comdata;
     640:	4f25      	ldr	r7, [pc, #148]	; (6d8 <RH+0x110>)
     642:	4c26      	ldr	r4, [pc, #152]	; (6dc <RH+0x114>)
     644:	7823      	ldrb	r3, [r4, #0]
     646:	703b      	strb	r3, [r7, #0]
		Run_COM();
     648:	47a8      	blx	r5
		U8RH_data_L_temp=U8comdata;
     64a:	4e25      	ldr	r6, [pc, #148]	; (6e0 <RH+0x118>)
     64c:	7823      	ldrb	r3, [r4, #0]
     64e:	7033      	strb	r3, [r6, #0]
		Run_COM();
     650:	47a8      	blx	r5
		U8T_data_H_temp=U8comdata;
     652:	4b24      	ldr	r3, [pc, #144]	; (6e4 <RH+0x11c>)
     654:	4699      	mov	r9, r3
     656:	7823      	ldrb	r3, [r4, #0]
     658:	464a      	mov	r2, r9
     65a:	7013      	strb	r3, [r2, #0]
		Run_COM();
     65c:	47a8      	blx	r5
		U8T_data_L_temp=U8comdata;
     65e:	4b22      	ldr	r3, [pc, #136]	; (6e8 <RH+0x120>)
     660:	4698      	mov	r8, r3
     662:	7823      	ldrb	r3, [r4, #0]
     664:	4642      	mov	r2, r8
     666:	7013      	strb	r3, [r2, #0]
		Run_COM();
     668:	47a8      	blx	r5
		U8checkdata_temp=U8comdata;
     66a:	4d20      	ldr	r5, [pc, #128]	; (6ec <RH+0x124>)
     66c:	7823      	ldrb	r3, [r4, #0]
     66e:	702b      	strb	r3, [r5, #0]
		port_pin_set_config(DATA, &pinc);
     670:	2020      	movs	r0, #32
     672:	4911      	ldr	r1, [pc, #68]	; (6b8 <RH+0xf0>)
     674:	4b11      	ldr	r3, [pc, #68]	; (6bc <RH+0xf4>)
     676:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     678:	2201      	movs	r2, #1
     67a:	4b11      	ldr	r3, [pc, #68]	; (6c0 <RH+0xf8>)
     67c:	619a      	str	r2, [r3, #24]
		port_pin_set_output_level(DATA, true);
		//
		
		U8Temp=(U8T_data_H_temp+U8T_data_L_temp+U8RH_data_H_temp+U8RH_data_L_temp);
     67e:	464b      	mov	r3, r9
     680:	7819      	ldrb	r1, [r3, #0]
     682:	4643      	mov	r3, r8
     684:	781a      	ldrb	r2, [r3, #0]
     686:	783c      	ldrb	r4, [r7, #0]
     688:	7830      	ldrb	r0, [r6, #0]
     68a:	1853      	adds	r3, r2, r1
     68c:	18e3      	adds	r3, r4, r3
     68e:	18c3      	adds	r3, r0, r3
     690:	b2db      	uxtb	r3, r3
     692:	4e17      	ldr	r6, [pc, #92]	; (6f0 <RH+0x128>)
     694:	7033      	strb	r3, [r6, #0]
		
		if(U8Temp==U8checkdata_temp)
     696:	782d      	ldrb	r5, [r5, #0]
     698:	429d      	cmp	r5, r3
     69a:	d109      	bne.n	6b0 <RH+0xe8>
		{
			
			U8RH_data_H=U8RH_data_H_temp;
     69c:	4d15      	ldr	r5, [pc, #84]	; (6f4 <RH+0x12c>)
     69e:	702c      	strb	r4, [r5, #0]
			U8RH_data_L=U8RH_data_L_temp;
     6a0:	4c15      	ldr	r4, [pc, #84]	; (6f8 <RH+0x130>)
     6a2:	7020      	strb	r0, [r4, #0]
			U8T_data_H=U8T_data_H_temp;
     6a4:	4815      	ldr	r0, [pc, #84]	; (6fc <RH+0x134>)
     6a6:	7001      	strb	r1, [r0, #0]
			U8T_data_L=U8T_data_L_temp;
     6a8:	4915      	ldr	r1, [pc, #84]	; (700 <RH+0x138>)
     6aa:	700a      	strb	r2, [r1, #0]
			U8checkdata=U8checkdata_temp;
     6ac:	4a15      	ldr	r2, [pc, #84]	; (704 <RH+0x13c>)
     6ae:	7013      	strb	r3, [r2, #0]
			
		}//fi
	}//fi
     6b0:	bc0c      	pop	{r2, r3}
     6b2:	4690      	mov	r8, r2
     6b4:	4699      	mov	r9, r3
     6b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6b8:	2000011c 	.word	0x2000011c
     6bc:	00000a9d 	.word	0x00000a9d
     6c0:	41004480 	.word	0x41004480
     6c4:	000009c9 	.word	0x000009c9
     6c8:	0000099d 	.word	0x0000099d
     6cc:	20000114 	.word	0x20000114
     6d0:	20000122 	.word	0x20000122
     6d4:	0000051d 	.word	0x0000051d
     6d8:	20000123 	.word	0x20000123
     6dc:	20000118 	.word	0x20000118
     6e0:	20000121 	.word	0x20000121
     6e4:	2000010e 	.word	0x2000010e
     6e8:	20000120 	.word	0x20000120
     6ec:	20000110 	.word	0x20000110
     6f0:	2000011f 	.word	0x2000011f
     6f4:	20000119 	.word	0x20000119
     6f8:	2000010f 	.word	0x2000010f
     6fc:	2000010d 	.word	0x2000010d
     700:	20000117 	.word	0x20000117
     704:	2000010c 	.word	0x2000010c

00000708 <dht_run>:
 */ 
#include "dht11.h"
#include <asf.h>

int dht_run(const int DHT)
{
     708:	b510      	push	{r4, lr}
     70a:	1c04      	adds	r4, r0, #0
	int temp;
	RH();
     70c:	4b10      	ldr	r3, [pc, #64]	; (750 <dht_run+0x48>)
     70e:	4798      	blx	r3
	delay_ms(10);
     710:	200a      	movs	r0, #10
     712:	4b10      	ldr	r3, [pc, #64]	; (754 <dht_run+0x4c>)
     714:	4798      	blx	r3
	switch(DHT)
     716:	2c6d      	cmp	r4, #109	; 0x6d
     718:	d004      	beq.n	724 <dht_run+0x1c>
     71a:	2c74      	cmp	r4, #116	; 0x74
     71c:	d00a      	beq.n	734 <dht_run+0x2c>
     71e:	2c68      	cmp	r4, #104	; 0x68
     720:	d10e      	bne.n	740 <dht_run+0x38>
     722:	e00a      	b.n	73a <dht_run+0x32>
	{
		case 'm':
			temp = U8T_data_H + 100 * U8RH_data_H;break;
     724:	4b0c      	ldr	r3, [pc, #48]	; (758 <dht_run+0x50>)
     726:	781a      	ldrb	r2, [r3, #0]
     728:	4b0c      	ldr	r3, [pc, #48]	; (75c <dht_run+0x54>)
     72a:	7818      	ldrb	r0, [r3, #0]
     72c:	2364      	movs	r3, #100	; 0x64
     72e:	4358      	muls	r0, r3
     730:	1810      	adds	r0, r2, r0
     732:	e00c      	b.n	74e <dht_run+0x46>
		case 't':
			temp = U8T_data_H;break;
     734:	4b08      	ldr	r3, [pc, #32]	; (758 <dht_run+0x50>)
     736:	7818      	ldrb	r0, [r3, #0]
     738:	e009      	b.n	74e <dht_run+0x46>
		case 'h':
			temp = U8RH_data_H;break;
     73a:	4b08      	ldr	r3, [pc, #32]	; (75c <dht_run+0x54>)
     73c:	7818      	ldrb	r0, [r3, #0]
     73e:	e006      	b.n	74e <dht_run+0x46>
		default:
			temp = U8T_data_H + 100 * U8RH_data_H;break;
     740:	4b05      	ldr	r3, [pc, #20]	; (758 <dht_run+0x50>)
     742:	781a      	ldrb	r2, [r3, #0]
     744:	4b05      	ldr	r3, [pc, #20]	; (75c <dht_run+0x54>)
     746:	7818      	ldrb	r0, [r3, #0]
     748:	2364      	movs	r3, #100	; 0x64
     74a:	4358      	muls	r0, r3
     74c:	1810      	adds	r0, r2, r0
	}
	return temp;
	//U8T_data_H,U8T_data_L,U8RH_data_H,U8RH_data_L
}
     74e:	bd10      	pop	{r4, pc}
     750:	000005c9 	.word	0x000005c9
     754:	000009c9 	.word	0x000009c9
     758:	2000010d 	.word	0x2000010d
     75c:	20000119 	.word	0x20000119

00000760 <esp_init>:
uint8_t CIPMUX[]="AT+CIPMUX=1\r\n";							//
uint8_t CIPSERVER[]="AT+CIPSERVER=1,7671\r\n";				//7671
uint8_t CIPSTO[]="AT+CIPSTO=50\r\n";						//50s

void esp_init(void)
{
     760:	b5f0      	push	{r4, r5, r6, r7, lr}
     762:	b083      	sub	sp, #12
	int cnt = 1;
     764:	2601      	movs	r6, #1
	uint16_t temp;
	
	//
	while(!issuc)
     766:	4d29      	ldr	r5, [pc, #164]	; (80c <esp_init+0xac>)
     768:	e020      	b.n	7ac <esp_init+0x4c>
	if(usart_write_buffer_wait(&usart_instance, CIPMUX, sizeof(CIPMUX)) == STATUS_OK)
     76a:	4829      	ldr	r0, [pc, #164]	; (810 <esp_init+0xb0>)
     76c:	4929      	ldr	r1, [pc, #164]	; (814 <esp_init+0xb4>)
     76e:	220e      	movs	r2, #14
     770:	4b29      	ldr	r3, [pc, #164]	; (818 <esp_init+0xb8>)
     772:	4798      	blx	r3
     774:	2800      	cmp	r0, #0
     776:	d119      	bne.n	7ac <esp_init+0x4c>
	{
		while(true)
		{
			if(usart_read_wait(&usart_instance,&temp) == STATUS_OK)
     778:	466b      	mov	r3, sp
     77a:	1d9c      	adds	r4, r3, #6
     77c:	4f27      	ldr	r7, [pc, #156]	; (81c <esp_init+0xbc>)
     77e:	4824      	ldr	r0, [pc, #144]	; (810 <esp_init+0xb0>)
     780:	1c21      	adds	r1, r4, #0
     782:	47b8      	blx	r7
     784:	2800      	cmp	r0, #0
     786:	d109      	bne.n	79c <esp_init+0x3c>
			
			if(temp =='K')
     788:	8823      	ldrh	r3, [r4, #0]
     78a:	2b4b      	cmp	r3, #75	; 0x4b
     78c:	d106      	bne.n	79c <esp_init+0x3c>
			{
				
				delay_ms(1);
     78e:	3001      	adds	r0, #1
     790:	4b23      	ldr	r3, [pc, #140]	; (820 <esp_init+0xc0>)
     792:	4798      	blx	r3
				issuc = true;
     794:	2201      	movs	r2, #1
     796:	4b1d      	ldr	r3, [pc, #116]	; (80c <esp_init+0xac>)
     798:	601a      	str	r2, [r3, #0]
				break;
     79a:	e007      	b.n	7ac <esp_init+0x4c>
			}
			cnt ++;
     79c:	3601      	adds	r6, #1
			if(cnt == 1000)
     79e:	23fa      	movs	r3, #250	; 0xfa
     7a0:	009b      	lsls	r3, r3, #2
     7a2:	429e      	cmp	r6, r3
     7a4:	d1eb      	bne.n	77e <esp_init+0x1e>
			{
				issuc = false;
     7a6:	2200      	movs	r2, #0
     7a8:	4b18      	ldr	r3, [pc, #96]	; (80c <esp_init+0xac>)
     7aa:	601a      	str	r2, [r3, #0]
{
	int cnt = 1;
	uint16_t temp;
	
	//
	while(!issuc)
     7ac:	682b      	ldr	r3, [r5, #0]
     7ae:	2b00      	cmp	r3, #0
     7b0:	d0db      	beq.n	76a <esp_init+0xa>
			}
		}
	}
	
	cnt = 1;
	issuc = false;
     7b2:	2200      	movs	r2, #0
     7b4:	4b15      	ldr	r3, [pc, #84]	; (80c <esp_init+0xac>)
     7b6:	601a      	str	r2, [r3, #0]
				break;
			}
		}
	}
	
	cnt = 1;
     7b8:	2601      	movs	r6, #1
	issuc = false;

	//
	while(!issuc)
     7ba:	1c1d      	adds	r5, r3, #0
     7bc:	e020      	b.n	800 <esp_init+0xa0>
	if(usart_write_buffer_wait(&usart_instance, CIPSERVER, sizeof(CIPSERVER)) == STATUS_OK)
     7be:	4814      	ldr	r0, [pc, #80]	; (810 <esp_init+0xb0>)
     7c0:	4918      	ldr	r1, [pc, #96]	; (824 <esp_init+0xc4>)
     7c2:	2216      	movs	r2, #22
     7c4:	4b14      	ldr	r3, [pc, #80]	; (818 <esp_init+0xb8>)
     7c6:	4798      	blx	r3
     7c8:	2800      	cmp	r0, #0
     7ca:	d119      	bne.n	800 <esp_init+0xa0>
	{
		
		while(true)
		{
			if(usart_read_wait(&usart_instance,&temp) == STATUS_OK)
     7cc:	466b      	mov	r3, sp
     7ce:	1d9c      	adds	r4, r3, #6
     7d0:	4f12      	ldr	r7, [pc, #72]	; (81c <esp_init+0xbc>)
     7d2:	480f      	ldr	r0, [pc, #60]	; (810 <esp_init+0xb0>)
     7d4:	1c21      	adds	r1, r4, #0
     7d6:	47b8      	blx	r7
     7d8:	2800      	cmp	r0, #0
     7da:	d109      	bne.n	7f0 <esp_init+0x90>
			
			if(temp =='K')
     7dc:	8823      	ldrh	r3, [r4, #0]
     7de:	2b4b      	cmp	r3, #75	; 0x4b
     7e0:	d106      	bne.n	7f0 <esp_init+0x90>
			{
				
				delay_ms(1);
     7e2:	3001      	adds	r0, #1
     7e4:	4b0e      	ldr	r3, [pc, #56]	; (820 <esp_init+0xc0>)
     7e6:	4798      	blx	r3
				issuc = true;
     7e8:	2201      	movs	r2, #1
     7ea:	4b08      	ldr	r3, [pc, #32]	; (80c <esp_init+0xac>)
     7ec:	601a      	str	r2, [r3, #0]
				break;
     7ee:	e007      	b.n	800 <esp_init+0xa0>
			}
			cnt ++;
     7f0:	3601      	adds	r6, #1
			if(cnt == 1000)
     7f2:	23fa      	movs	r3, #250	; 0xfa
     7f4:	009b      	lsls	r3, r3, #2
     7f6:	429e      	cmp	r6, r3
     7f8:	d1eb      	bne.n	7d2 <esp_init+0x72>
			{
				issuc = false;
     7fa:	2200      	movs	r2, #0
     7fc:	4b03      	ldr	r3, [pc, #12]	; (80c <esp_init+0xac>)
     7fe:	601a      	str	r2, [r3, #0]
	
	cnt = 1;
	issuc = false;

	//
	while(!issuc)
     800:	682b      	ldr	r3, [r5, #0]
     802:	2b00      	cmp	r3, #0
     804:	d0db      	beq.n	7be <esp_init+0x5e>
				break;
			}
		}
	}
	//SendCom(CIPSTO);
     806:	b003      	add	sp, #12
     808:	bdf0      	pop	{r4, r5, r6, r7, pc}
     80a:	46c0      	nop			; (mov r8, r8)
     80c:	200000fc 	.word	0x200000fc
     810:	20000148 	.word	0x20000148
     814:	20000018 	.word	0x20000018
     818:	00001379 	.word	0x00001379
     81c:	00001301 	.word	0x00001301
     820:	000009c9 	.word	0x000009c9
     824:	20000000 	.word	0x20000000

00000828 <adc_get_config_defaults_n>:
	adc_enable(&adc_instance);
	//! [setup_enable]
}

void adc_get_config_defaults_n(struct adc_config *const config, const unsigned long ADC_PIN)
{
     828:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     82a:	2200      	movs	r2, #0
     82c:	2300      	movs	r3, #0
     82e:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_AREFB;
     830:	2404      	movs	r4, #4
     832:	7044      	strb	r4, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     834:	2400      	movs	r4, #0
     836:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     838:	7104      	strb	r4, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     83a:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     83c:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     83e:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     840:	6082      	str	r2, [r0, #8]
	config->positive_input                = ADC_PIN;
     842:	7301      	strb	r1, [r0, #12]
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     844:	21c0      	movs	r1, #192	; 0xc0
     846:	0149      	lsls	r1, r1, #5
     848:	81c1      	strh	r1, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     84a:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     84c:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     84e:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     850:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     852:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     854:	212a      	movs	r1, #42	; 0x2a
     856:	5443      	strb	r3, [r0, r1]
	config->run_in_standby                = false;
     858:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     85a:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     85c:	3906      	subs	r1, #6
     85e:	5443      	strb	r3, [r0, r1]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     860:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     862:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     864:	75c4      	strb	r4, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     866:	232b      	movs	r3, #43	; 0x2b
     868:	54c4      	strb	r4, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     86a:	3301      	adds	r3, #1
     86c:	54c4      	strb	r4, [r0, r3]
     86e:	bd10      	pop	{r4, pc}

00000870 <configure_adc>:
	result = result*33/4096;
	adc_disable(&adc_instance);
	return result;
}
void configure_adc(const unsigned long ADC_PIN)
{
     870:	b510      	push	{r4, lr}
     872:	b08c      	sub	sp, #48	; 0x30
     874:	1c01      	adds	r1, r0, #0
	//! [setup_config]
	struct adc_config config_adc;
	//! [setup_config]
	//! [setup_config_defaults]
	adc_get_config_defaults_n(&config_adc, ADC_PIN);
     876:	4668      	mov	r0, sp
     878:	4b0c      	ldr	r3, [pc, #48]	; (8ac <configure_adc+0x3c>)
     87a:	4798      	blx	r3
	//! [setup_config_defaults]

	//! [setup_set_config]
	adc_init(&adc_instance, ADC, &config_adc);
     87c:	4c0c      	ldr	r4, [pc, #48]	; (8b0 <configure_adc+0x40>)
     87e:	1c20      	adds	r0, r4, #0
     880:	490c      	ldr	r1, [pc, #48]	; (8b4 <configure_adc+0x44>)
     882:	466a      	mov	r2, sp
     884:	4b0c      	ldr	r3, [pc, #48]	; (8b8 <configure_adc+0x48>)
     886:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     888:	6822      	ldr	r2, [r4, #0]
     88a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     88c:	b25b      	sxtb	r3, r3
     88e:	2b00      	cmp	r3, #0
     890:	dbfb      	blt.n	88a <configure_adc+0x1a>

#if ADC_CALLBACK_MODE == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     892:	7811      	ldrb	r1, [r2, #0]
     894:	2302      	movs	r3, #2
     896:	430b      	orrs	r3, r1
     898:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     89a:	4b05      	ldr	r3, [pc, #20]	; (8b0 <configure_adc+0x40>)
     89c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     89e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     8a0:	b25b      	sxtb	r3, r3
     8a2:	2b00      	cmp	r3, #0
     8a4:	dbfb      	blt.n	89e <configure_adc+0x2e>
	//! [setup_set_config]

	//! [setup_enable]
	adc_enable(&adc_instance);
	//! [setup_enable]
}
     8a6:	b00c      	add	sp, #48	; 0x30
     8a8:	bd10      	pop	{r4, pc}
     8aa:	46c0      	nop			; (mov r8, r8)
     8ac:	00000829 	.word	0x00000829
     8b0:	20000124 	.word	0x20000124
     8b4:	42004000 	.word	0x42004000
     8b8:	00000111 	.word	0x00000111

000008bc <mq_run>:

void configure_adc(const unsigned long ADC_PIN);
void adc_get_config_defaults_n(struct adc_config *const config, const unsigned long ADC_PIN);

int mq_run(const unsigned long MQ)
{
     8bc:	b538      	push	{r3, r4, r5, lr}
	uint16_t result;
	configure_adc(MQ);
     8be:	4b26      	ldr	r3, [pc, #152]	; (958 <mq_run+0x9c>)
     8c0:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     8c2:	4b26      	ldr	r3, [pc, #152]	; (95c <mq_run+0xa0>)
     8c4:	6819      	ldr	r1, [r3, #0]
     8c6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     8c8:	b25b      	sxtb	r3, r3
     8ca:	2b00      	cmp	r3, #0
     8cc:	dbfb      	blt.n	8c6 <mq_run+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     8ce:	7b0a      	ldrb	r2, [r1, #12]
     8d0:	2302      	movs	r3, #2
     8d2:	4313      	orrs	r3, r2
     8d4:	730b      	strb	r3, [r1, #12]
     8d6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     8d8:	b25b      	sxtb	r3, r3
     8da:	2b00      	cmp	r3, #0
     8dc:	dbfb      	blt.n	8d6 <mq_run+0x1a>
	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
     8de:	2001      	movs	r0, #1
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     8e0:	2504      	movs	r5, #4
		status_flags |= ADC_STATUS_WINDOW;
     8e2:	2402      	movs	r4, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     8e4:	7e0b      	ldrb	r3, [r1, #24]
     8e6:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
     8e8:	1c02      	adds	r2, r0, #0
     8ea:	401a      	ands	r2, r3
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     8ec:	421d      	tst	r5, r3
     8ee:	d000      	beq.n	8f2 <mq_run+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     8f0:	4322      	orrs	r2, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     8f2:	421c      	tst	r4, r3
     8f4:	d000      	beq.n	8f8 <mq_run+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     8f6:	432a      	orrs	r2, r5
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     8f8:	4210      	tst	r0, r2
     8fa:	d0f3      	beq.n	8e4 <mq_run+0x28>
     8fc:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     8fe:	b25b      	sxtb	r3, r3
     900:	2b00      	cmp	r3, #0
     902:	dbfb      	blt.n	8fc <mq_run+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     904:	8b48      	ldrh	r0, [r1, #26]
     906:	b280      	uxth	r0, r0
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     908:	2301      	movs	r3, #1
     90a:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     90c:	7e0a      	ldrb	r2, [r1, #24]
     90e:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
     910:	4013      	ands	r3, r2
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     912:	0754      	lsls	r4, r2, #29
     914:	d501      	bpl.n	91a <mq_run+0x5e>
		status_flags |= ADC_STATUS_WINDOW;
     916:	2402      	movs	r4, #2
     918:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     91a:	0792      	lsls	r2, r2, #30
     91c:	d501      	bpl.n	922 <mq_run+0x66>
		status_flags |= ADC_STATUS_OVERRUN;
     91e:	2204      	movs	r2, #4
     920:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     922:	075b      	lsls	r3, r3, #29
     924:	d511      	bpl.n	94a <mq_run+0x8e>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     926:	2302      	movs	r3, #2
     928:	760b      	strb	r3, [r1, #24]
     92a:	e00e      	b.n	94a <mq_run+0x8e>
     92c:	7e4b      	ldrb	r3, [r1, #25]

#if ADC_CALLBACK_MODE == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#endif

	while (adc_is_syncing(module_inst)) {
     92e:	b25b      	sxtb	r3, r3
     930:	2b00      	cmp	r3, #0
     932:	dbfb      	blt.n	92c <mq_run+0x70>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     934:	780b      	ldrb	r3, [r1, #0]
     936:	2202      	movs	r2, #2
     938:	4393      	bics	r3, r2
     93a:	700b      	strb	r3, [r1, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     93c:	4b07      	ldr	r3, [pc, #28]	; (95c <mq_run+0xa0>)
     93e:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     940:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     942:	b25b      	sxtb	r3, r3
     944:	2b00      	cmp	r3, #0
     946:	dbfb      	blt.n	940 <mq_run+0x84>
     948:	e003      	b.n	952 <mq_run+0x96>
	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, &result) == STATUS_BUSY);
	//! [get_res]
	//3.3v
	result = result*33/4096;
     94a:	0143      	lsls	r3, r0, #5
     94c:	18c0      	adds	r0, r0, r3
     94e:	1300      	asrs	r0, r0, #12
     950:	e7ec      	b.n	92c <mq_run+0x70>
	adc_disable(&adc_instance);
	return result;
     952:	0400      	lsls	r0, r0, #16
     954:	0c00      	lsrs	r0, r0, #16
}
     956:	bd38      	pop	{r3, r4, r5, pc}
     958:	00000871 	.word	0x00000871
     95c:	20000124 	.word	0x20000124

00000960 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     960:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     962:	2000      	movs	r0, #0
     964:	4b08      	ldr	r3, [pc, #32]	; (988 <delay_init+0x28>)
     966:	4798      	blx	r3
	cycles_per_ms /= 1000;
     968:	4c08      	ldr	r4, [pc, #32]	; (98c <delay_init+0x2c>)
     96a:	21fa      	movs	r1, #250	; 0xfa
     96c:	0089      	lsls	r1, r1, #2
     96e:	47a0      	blx	r4
     970:	4b07      	ldr	r3, [pc, #28]	; (990 <delay_init+0x30>)
     972:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     974:	21fa      	movs	r1, #250	; 0xfa
     976:	0089      	lsls	r1, r1, #2
     978:	47a0      	blx	r4
     97a:	4b06      	ldr	r3, [pc, #24]	; (994 <delay_init+0x34>)
     97c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     97e:	2205      	movs	r2, #5
     980:	4b05      	ldr	r3, [pc, #20]	; (998 <delay_init+0x38>)
     982:	601a      	str	r2, [r3, #0]
}
     984:	bd10      	pop	{r4, pc}
     986:	46c0      	nop			; (mov r8, r8)
     988:	0000194d 	.word	0x0000194d
     98c:	000021a9 	.word	0x000021a9
     990:	2000002c 	.word	0x2000002c
     994:	20000028 	.word	0x20000028
     998:	e000e010 	.word	0xe000e010

0000099c <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     99c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     99e:	4b08      	ldr	r3, [pc, #32]	; (9c0 <delay_cycles_us+0x24>)
     9a0:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     9a2:	4a08      	ldr	r2, [pc, #32]	; (9c4 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     9a4:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     9a6:	2180      	movs	r1, #128	; 0x80
     9a8:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     9aa:	e006      	b.n	9ba <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     9ac:	2c00      	cmp	r4, #0
     9ae:	d004      	beq.n	9ba <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     9b0:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     9b2:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     9b4:	6813      	ldr	r3, [r2, #0]
     9b6:	420b      	tst	r3, r1
     9b8:	d0fc      	beq.n	9b4 <delay_cycles_us+0x18>
     9ba:	3801      	subs	r0, #1
     9bc:	d2f6      	bcs.n	9ac <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     9be:	bd30      	pop	{r4, r5, pc}
     9c0:	20000028 	.word	0x20000028
     9c4:	e000e010 	.word	0xe000e010

000009c8 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     9c8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     9ca:	4b08      	ldr	r3, [pc, #32]	; (9ec <delay_cycles_ms+0x24>)
     9cc:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     9ce:	4a08      	ldr	r2, [pc, #32]	; (9f0 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     9d0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     9d2:	2180      	movs	r1, #128	; 0x80
     9d4:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     9d6:	e006      	b.n	9e6 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     9d8:	2c00      	cmp	r4, #0
     9da:	d004      	beq.n	9e6 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     9dc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     9de:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     9e0:	6813      	ldr	r3, [r2, #0]
     9e2:	420b      	tst	r3, r1
     9e4:	d0fc      	beq.n	9e0 <delay_cycles_ms+0x18>
     9e6:	3801      	subs	r0, #1
     9e8:	d2f6      	bcs.n	9d8 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     9ea:	bd30      	pop	{r4, r5, pc}
     9ec:	2000002c 	.word	0x2000002c
     9f0:	e000e010 	.word	0xe000e010

000009f4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     9f4:	4b0c      	ldr	r3, [pc, #48]	; (a28 <cpu_irq_enter_critical+0x34>)
     9f6:	681b      	ldr	r3, [r3, #0]
     9f8:	2b00      	cmp	r3, #0
     9fa:	d110      	bne.n	a1e <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     9fc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     a00:	2b00      	cmp	r3, #0
     a02:	d109      	bne.n	a18 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
     a04:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     a06:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     a0a:	2200      	movs	r2, #0
     a0c:	4b07      	ldr	r3, [pc, #28]	; (a2c <cpu_irq_enter_critical+0x38>)
     a0e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     a10:	3201      	adds	r2, #1
     a12:	4b07      	ldr	r3, [pc, #28]	; (a30 <cpu_irq_enter_critical+0x3c>)
     a14:	701a      	strb	r2, [r3, #0]
     a16:	e002      	b.n	a1e <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     a18:	2200      	movs	r2, #0
     a1a:	4b05      	ldr	r3, [pc, #20]	; (a30 <cpu_irq_enter_critical+0x3c>)
     a1c:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     a1e:	4a02      	ldr	r2, [pc, #8]	; (a28 <cpu_irq_enter_critical+0x34>)
     a20:	6813      	ldr	r3, [r2, #0]
     a22:	3301      	adds	r3, #1
     a24:	6013      	str	r3, [r2, #0]
}
     a26:	4770      	bx	lr
     a28:	200000b8 	.word	0x200000b8
     a2c:	20000030 	.word	0x20000030
     a30:	200000bc 	.word	0x200000bc

00000a34 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     a34:	4b08      	ldr	r3, [pc, #32]	; (a58 <cpu_irq_leave_critical+0x24>)
     a36:	681a      	ldr	r2, [r3, #0]
     a38:	3a01      	subs	r2, #1
     a3a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     a3c:	681b      	ldr	r3, [r3, #0]
     a3e:	2b00      	cmp	r3, #0
     a40:	d109      	bne.n	a56 <cpu_irq_leave_critical+0x22>
     a42:	4b06      	ldr	r3, [pc, #24]	; (a5c <cpu_irq_leave_critical+0x28>)
     a44:	781b      	ldrb	r3, [r3, #0]
     a46:	2b00      	cmp	r3, #0
     a48:	d005      	beq.n	a56 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     a4a:	2201      	movs	r2, #1
     a4c:	4b04      	ldr	r3, [pc, #16]	; (a60 <cpu_irq_leave_critical+0x2c>)
     a4e:	701a      	strb	r2, [r3, #0]
     a50:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     a54:	b662      	cpsie	i
	}
}
     a56:	4770      	bx	lr
     a58:	200000b8 	.word	0x200000b8
     a5c:	200000bc 	.word	0x200000bc
     a60:	20000030 	.word	0x20000030

00000a64 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     a64:	b5f0      	push	{r4, r5, r6, r7, lr}
     a66:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     a68:	ac01      	add	r4, sp, #4
     a6a:	2501      	movs	r5, #1
     a6c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     a6e:	2700      	movs	r7, #0
     a70:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     a72:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     a74:	203e      	movs	r0, #62	; 0x3e
     a76:	1c21      	adds	r1, r4, #0
     a78:	4e06      	ldr	r6, [pc, #24]	; (a94 <system_board_init+0x30>)
     a7a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     a7c:	2280      	movs	r2, #128	; 0x80
     a7e:	05d2      	lsls	r2, r2, #23
     a80:	4b05      	ldr	r3, [pc, #20]	; (a98 <system_board_init+0x34>)
     a82:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     a84:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     a86:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     a88:	200f      	movs	r0, #15
     a8a:	1c21      	adds	r1, r4, #0
     a8c:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     a8e:	b003      	add	sp, #12
     a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a92:	46c0      	nop			; (mov r8, r8)
     a94:	00000a9d 	.word	0x00000a9d
     a98:	41004480 	.word	0x41004480

00000a9c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     a9c:	b500      	push	{lr}
     a9e:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     aa0:	ab01      	add	r3, sp, #4
     aa2:	2280      	movs	r2, #128	; 0x80
     aa4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     aa6:	780a      	ldrb	r2, [r1, #0]
     aa8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     aaa:	784a      	ldrb	r2, [r1, #1]
     aac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     aae:	788a      	ldrb	r2, [r1, #2]
     ab0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     ab2:	1c19      	adds	r1, r3, #0
     ab4:	4b01      	ldr	r3, [pc, #4]	; (abc <port_pin_set_config+0x20>)
     ab6:	4798      	blx	r3
}
     ab8:	b003      	add	sp, #12
     aba:	bd00      	pop	{pc}
     abc:	00001b5d 	.word	0x00001b5d

00000ac0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     ac0:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     ac2:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ac4:	2440      	movs	r4, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     ac6:	4281      	cmp	r1, r0
     ac8:	d30c      	bcc.n	ae4 <_sercom_get_sync_baud_val+0x24>
     aca:	2300      	movs	r3, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     acc:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     ace:	3301      	adds	r3, #1
     ad0:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     ad2:	4288      	cmp	r0, r1
     ad4:	d9fa      	bls.n	acc <_sercom_get_sync_baud_val+0xc>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
     ad6:	3b01      	subs	r3, #1
     ad8:	b29b      	uxth	r3, r3

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ada:	2440      	movs	r4, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     adc:	2bff      	cmp	r3, #255	; 0xff
     ade:	d801      	bhi.n	ae4 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     ae0:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
     ae2:	2400      	movs	r4, #0
	}
}
     ae4:	1c20      	adds	r0, r4, #0
     ae6:	bd10      	pop	{r4, pc}

00000ae8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
     aea:	465f      	mov	r7, fp
     aec:	4656      	mov	r6, sl
     aee:	464d      	mov	r5, r9
     af0:	4644      	mov	r4, r8
     af2:	b4f0      	push	{r4, r5, r6, r7}
     af4:	b089      	sub	sp, #36	; 0x24
     af6:	1c1c      	adds	r4, r3, #0
     af8:	ab12      	add	r3, sp, #72	; 0x48
     afa:	781b      	ldrb	r3, [r3, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     afc:	1c06      	adds	r6, r0, #0
     afe:	435e      	muls	r6, r3
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     b00:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     b02:	428e      	cmp	r6, r1
     b04:	d900      	bls.n	b08 <_sercom_get_async_baud_val+0x20>
     b06:	e0c7      	b.n	c98 <_sercom_get_async_baud_val+0x1b0>
     b08:	1c25      	adds	r5, r4, #0
     b0a:	9207      	str	r2, [sp, #28]
     b0c:	1c0c      	adds	r4, r1, #0
     b0e:	1c02      	adds	r2, r0, #0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     b10:	2d00      	cmp	r5, #0
     b12:	d151      	bne.n	bb8 <_sercom_get_async_baud_val+0xd0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     b14:	1c18      	adds	r0, r3, #0
     b16:	2100      	movs	r1, #0
     b18:	2300      	movs	r3, #0
     b1a:	4d63      	ldr	r5, [pc, #396]	; (ca8 <_sercom_get_async_baud_val+0x1c0>)
     b1c:	47a8      	blx	r5
     b1e:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     b20:	1c26      	adds	r6, r4, #0
     b22:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     b24:	2300      	movs	r3, #0
     b26:	2400      	movs	r4, #0
     b28:	9302      	str	r3, [sp, #8]
     b2a:	9403      	str	r4, [sp, #12]
     b2c:	2200      	movs	r2, #0
     b2e:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     b30:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     b32:	2120      	movs	r1, #32
     b34:	468c      	mov	ip, r1
     b36:	391f      	subs	r1, #31
     b38:	9600      	str	r6, [sp, #0]
     b3a:	9701      	str	r7, [sp, #4]
     b3c:	2420      	movs	r4, #32
     b3e:	4264      	negs	r4, r4
     b40:	1904      	adds	r4, r0, r4
     b42:	d403      	bmi.n	b4c <_sercom_get_async_baud_val+0x64>
     b44:	1c0d      	adds	r5, r1, #0
     b46:	40a5      	lsls	r5, r4
     b48:	46a8      	mov	r8, r5
     b4a:	e004      	b.n	b56 <_sercom_get_async_baud_val+0x6e>
     b4c:	4664      	mov	r4, ip
     b4e:	1a24      	subs	r4, r4, r0
     b50:	1c0d      	adds	r5, r1, #0
     b52:	40e5      	lsrs	r5, r4
     b54:	46a8      	mov	r8, r5
     b56:	1c0c      	adds	r4, r1, #0
     b58:	4084      	lsls	r4, r0
     b5a:	46a1      	mov	r9, r4

		r = r << 1;
     b5c:	1c14      	adds	r4, r2, #0
     b5e:	1c1d      	adds	r5, r3, #0
     b60:	18a4      	adds	r4, r4, r2
     b62:	415d      	adcs	r5, r3
     b64:	1c22      	adds	r2, r4, #0
     b66:	1c2b      	adds	r3, r5, #0

		if (n & bit_shift) {
     b68:	465e      	mov	r6, fp
     b6a:	4647      	mov	r7, r8
     b6c:	423e      	tst	r6, r7
     b6e:	d003      	beq.n	b78 <_sercom_get_async_baud_val+0x90>
			r |= 0x01;
     b70:	1c0e      	adds	r6, r1, #0
     b72:	4326      	orrs	r6, r4
     b74:	1c32      	adds	r2, r6, #0
     b76:	1c2b      	adds	r3, r5, #0
		}

		if (r >= d) {
     b78:	9c01      	ldr	r4, [sp, #4]
     b7a:	429c      	cmp	r4, r3
     b7c:	d810      	bhi.n	ba0 <_sercom_get_async_baud_val+0xb8>
     b7e:	d102      	bne.n	b86 <_sercom_get_async_baud_val+0x9e>
     b80:	9c00      	ldr	r4, [sp, #0]
     b82:	4294      	cmp	r4, r2
     b84:	d80c      	bhi.n	ba0 <_sercom_get_async_baud_val+0xb8>
			r = r - d;
     b86:	9c00      	ldr	r4, [sp, #0]
     b88:	9d01      	ldr	r5, [sp, #4]
     b8a:	1b12      	subs	r2, r2, r4
     b8c:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     b8e:	464d      	mov	r5, r9
     b90:	9e02      	ldr	r6, [sp, #8]
     b92:	9f03      	ldr	r7, [sp, #12]
     b94:	4335      	orrs	r5, r6
     b96:	1c3c      	adds	r4, r7, #0
     b98:	4646      	mov	r6, r8
     b9a:	4334      	orrs	r4, r6
     b9c:	9502      	str	r5, [sp, #8]
     b9e:	9403      	str	r4, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     ba0:	3801      	subs	r0, #1
     ba2:	d2cb      	bcs.n	b3c <_sercom_get_async_baud_val+0x54>

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     ba4:	2200      	movs	r2, #0
     ba6:	2301      	movs	r3, #1
     ba8:	9802      	ldr	r0, [sp, #8]
     baa:	9903      	ldr	r1, [sp, #12]
     bac:	1a12      	subs	r2, r2, r0
     bae:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     bb0:	0c11      	lsrs	r1, r2, #16
     bb2:	041b      	lsls	r3, r3, #16
     bb4:	4319      	orrs	r1, r3
     bb6:	e06c      	b.n	c92 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     bb8:	2100      	movs	r1, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     bba:	2d01      	cmp	r5, #1
     bbc:	d169      	bne.n	c92 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     bbe:	0f61      	lsrs	r1, r4, #29
     bc0:	1c0f      	adds	r7, r1, #0
     bc2:	00e1      	lsls	r1, r4, #3
     bc4:	4688      	mov	r8, r1
			temp2 = ((uint64_t)baudrate * sample_num);
     bc6:	1c18      	adds	r0, r3, #0
     bc8:	2100      	movs	r1, #0
     bca:	2300      	movs	r3, #0
     bcc:	4c36      	ldr	r4, [pc, #216]	; (ca8 <_sercom_get_async_baud_val+0x1c0>)
     bce:	47a0      	blx	r4
     bd0:	1c04      	adds	r4, r0, #0
     bd2:	1c0d      	adds	r5, r1, #0
     bd4:	2300      	movs	r3, #0
     bd6:	469c      	mov	ip, r3
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     bd8:	3320      	adds	r3, #32
     bda:	469b      	mov	fp, r3
     bdc:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     bde:	4663      	mov	r3, ip
     be0:	9305      	str	r3, [sp, #20]
     be2:	46b9      	mov	r9, r7
     be4:	466b      	mov	r3, sp
     be6:	7d1b      	ldrb	r3, [r3, #20]
     be8:	9306      	str	r3, [sp, #24]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     bea:	2300      	movs	r3, #0
     bec:	469c      	mov	ip, r3
     bee:	2000      	movs	r0, #0
     bf0:	2100      	movs	r1, #0
	for (i = 63; i >= 0; i--) {
     bf2:	223f      	movs	r2, #63	; 0x3f
     bf4:	9400      	str	r4, [sp, #0]
     bf6:	9501      	str	r5, [sp, #4]
		bit_shift = (uint64_t)1 << i;
     bf8:	2320      	movs	r3, #32
     bfa:	425b      	negs	r3, r3
     bfc:	18d3      	adds	r3, r2, r3
     bfe:	d403      	bmi.n	c08 <_sercom_get_async_baud_val+0x120>
     c00:	1c34      	adds	r4, r6, #0
     c02:	409c      	lsls	r4, r3
     c04:	1c23      	adds	r3, r4, #0
     c06:	e004      	b.n	c12 <_sercom_get_async_baud_val+0x12a>
     c08:	465b      	mov	r3, fp
     c0a:	1a9b      	subs	r3, r3, r2
     c0c:	1c34      	adds	r4, r6, #0
     c0e:	40dc      	lsrs	r4, r3
     c10:	1c23      	adds	r3, r4, #0
     c12:	1c37      	adds	r7, r6, #0
     c14:	4097      	lsls	r7, r2

		r = r << 1;
     c16:	1c04      	adds	r4, r0, #0
     c18:	1c0d      	adds	r5, r1, #0
     c1a:	1824      	adds	r4, r4, r0
     c1c:	414d      	adcs	r5, r1
     c1e:	1c20      	adds	r0, r4, #0
     c20:	1c29      	adds	r1, r5, #0
     c22:	9002      	str	r0, [sp, #8]
     c24:	9103      	str	r1, [sp, #12]

		if (n & bit_shift) {
     c26:	4644      	mov	r4, r8
     c28:	403c      	ands	r4, r7
     c2a:	46a2      	mov	sl, r4
     c2c:	464c      	mov	r4, r9
     c2e:	4023      	ands	r3, r4
     c30:	4654      	mov	r4, sl
     c32:	4323      	orrs	r3, r4
     c34:	d005      	beq.n	c42 <_sercom_get_async_baud_val+0x15a>
			r |= 0x01;
     c36:	9b02      	ldr	r3, [sp, #8]
     c38:	9c03      	ldr	r4, [sp, #12]
     c3a:	1c1d      	adds	r5, r3, #0
     c3c:	4335      	orrs	r5, r6
     c3e:	1c28      	adds	r0, r5, #0
     c40:	1c21      	adds	r1, r4, #0
		}

		if (r >= d) {
     c42:	9b01      	ldr	r3, [sp, #4]
     c44:	428b      	cmp	r3, r1
     c46:	d80a      	bhi.n	c5e <_sercom_get_async_baud_val+0x176>
     c48:	d102      	bne.n	c50 <_sercom_get_async_baud_val+0x168>
     c4a:	9b00      	ldr	r3, [sp, #0]
     c4c:	4283      	cmp	r3, r0
     c4e:	d806      	bhi.n	c5e <_sercom_get_async_baud_val+0x176>
			r = r - d;
     c50:	9b00      	ldr	r3, [sp, #0]
     c52:	9c01      	ldr	r4, [sp, #4]
     c54:	1ac0      	subs	r0, r0, r3
     c56:	41a1      	sbcs	r1, r4
			q |= bit_shift;
     c58:	4663      	mov	r3, ip
     c5a:	433b      	orrs	r3, r7
     c5c:	469c      	mov	ip, r3
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     c5e:	3a01      	subs	r2, #1
     c60:	d2ca      	bcs.n	bf8 <_sercom_get_async_baud_val+0x110>
     c62:	9c00      	ldr	r4, [sp, #0]
     c64:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     c66:	4662      	mov	r2, ip
     c68:	9905      	ldr	r1, [sp, #20]
     c6a:	1a53      	subs	r3, r2, r1
			baud_int = baud_int / BAUD_FP_MAX;
     c6c:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     c6e:	4a0f      	ldr	r2, [pc, #60]	; (cac <_sercom_get_async_baud_val+0x1c4>)
     c70:	4293      	cmp	r3, r2
     c72:	d908      	bls.n	c86 <_sercom_get_async_baud_val+0x19e>
     c74:	9a06      	ldr	r2, [sp, #24]
     c76:	3201      	adds	r2, #1
     c78:	b2d2      	uxtb	r2, r2
     c7a:	9206      	str	r2, [sp, #24]
     c7c:	1c0a      	adds	r2, r1, #0
     c7e:	3201      	adds	r2, #1
     c80:	9205      	str	r2, [sp, #20]
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     c82:	2a08      	cmp	r2, #8
     c84:	d1ae      	bne.n	be4 <_sercom_get_async_baud_val+0xfc>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     c86:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     c88:	9a06      	ldr	r2, [sp, #24]
     c8a:	2a08      	cmp	r2, #8
     c8c:	d004      	beq.n	c98 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     c8e:	0351      	lsls	r1, r2, #13
     c90:	4319      	orrs	r1, r3
	}

	*baudval = baud_calculated;
     c92:	9b07      	ldr	r3, [sp, #28]
     c94:	8019      	strh	r1, [r3, #0]
	return STATUS_OK;
     c96:	2500      	movs	r5, #0
}
     c98:	1c28      	adds	r0, r5, #0
     c9a:	b009      	add	sp, #36	; 0x24
     c9c:	bc3c      	pop	{r2, r3, r4, r5}
     c9e:	4690      	mov	r8, r2
     ca0:	4699      	mov	r9, r3
     ca2:	46a2      	mov	sl, r4
     ca4:	46ab      	mov	fp, r5
     ca6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ca8:	000024ad 	.word	0x000024ad
     cac:	00001fff 	.word	0x00001fff

00000cb0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     cb0:	b510      	push	{r4, lr}
     cb2:	b082      	sub	sp, #8
     cb4:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     cb6:	4b0e      	ldr	r3, [pc, #56]	; (cf0 <sercom_set_gclk_generator+0x40>)
     cb8:	781b      	ldrb	r3, [r3, #0]
     cba:	2b00      	cmp	r3, #0
     cbc:	d001      	beq.n	cc2 <sercom_set_gclk_generator+0x12>
     cbe:	2900      	cmp	r1, #0
     cc0:	d00d      	beq.n	cde <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     cc2:	a901      	add	r1, sp, #4
     cc4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     cc6:	2013      	movs	r0, #19
     cc8:	4b0a      	ldr	r3, [pc, #40]	; (cf4 <sercom_set_gclk_generator+0x44>)
     cca:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     ccc:	2013      	movs	r0, #19
     cce:	4b0a      	ldr	r3, [pc, #40]	; (cf8 <sercom_set_gclk_generator+0x48>)
     cd0:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     cd2:	4b07      	ldr	r3, [pc, #28]	; (cf0 <sercom_set_gclk_generator+0x40>)
     cd4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     cd6:	2201      	movs	r2, #1
     cd8:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     cda:	2000      	movs	r0, #0
     cdc:	e006      	b.n	cec <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <sercom_set_gclk_generator+0x40>)
     ce0:	785b      	ldrb	r3, [r3, #1]
     ce2:	4283      	cmp	r3, r0
     ce4:	d001      	beq.n	cea <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     ce6:	201d      	movs	r0, #29
     ce8:	e000      	b.n	cec <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     cea:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     cec:	b002      	add	sp, #8
     cee:	bd10      	pop	{r4, pc}
     cf0:	200000c0 	.word	0x200000c0
     cf4:	00001a65 	.word	0x00001a65
     cf8:	000019d9 	.word	0x000019d9

00000cfc <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     cfc:	4b44      	ldr	r3, [pc, #272]	; (e10 <_sercom_get_default_pad+0x114>)
     cfe:	4298      	cmp	r0, r3
     d00:	d033      	beq.n	d6a <_sercom_get_default_pad+0x6e>
     d02:	d806      	bhi.n	d12 <_sercom_get_default_pad+0x16>
     d04:	4b43      	ldr	r3, [pc, #268]	; (e14 <_sercom_get_default_pad+0x118>)
     d06:	4298      	cmp	r0, r3
     d08:	d00d      	beq.n	d26 <_sercom_get_default_pad+0x2a>
     d0a:	4b43      	ldr	r3, [pc, #268]	; (e18 <_sercom_get_default_pad+0x11c>)
     d0c:	4298      	cmp	r0, r3
     d0e:	d01b      	beq.n	d48 <_sercom_get_default_pad+0x4c>
     d10:	e06f      	b.n	df2 <_sercom_get_default_pad+0xf6>
     d12:	4b42      	ldr	r3, [pc, #264]	; (e1c <_sercom_get_default_pad+0x120>)
     d14:	4298      	cmp	r0, r3
     d16:	d04a      	beq.n	dae <_sercom_get_default_pad+0xb2>
     d18:	4b41      	ldr	r3, [pc, #260]	; (e20 <_sercom_get_default_pad+0x124>)
     d1a:	4298      	cmp	r0, r3
     d1c:	d058      	beq.n	dd0 <_sercom_get_default_pad+0xd4>
     d1e:	4b41      	ldr	r3, [pc, #260]	; (e24 <_sercom_get_default_pad+0x128>)
     d20:	4298      	cmp	r0, r3
     d22:	d166      	bne.n	df2 <_sercom_get_default_pad+0xf6>
     d24:	e032      	b.n	d8c <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     d26:	2901      	cmp	r1, #1
     d28:	d006      	beq.n	d38 <_sercom_get_default_pad+0x3c>
     d2a:	2900      	cmp	r1, #0
     d2c:	d063      	beq.n	df6 <_sercom_get_default_pad+0xfa>
     d2e:	2902      	cmp	r1, #2
     d30:	d006      	beq.n	d40 <_sercom_get_default_pad+0x44>
     d32:	2903      	cmp	r1, #3
     d34:	d006      	beq.n	d44 <_sercom_get_default_pad+0x48>
     d36:	e001      	b.n	d3c <_sercom_get_default_pad+0x40>
     d38:	483b      	ldr	r0, [pc, #236]	; (e28 <_sercom_get_default_pad+0x12c>)
     d3a:	e067      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     d3c:	2000      	movs	r0, #0
     d3e:	e065      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     d40:	483a      	ldr	r0, [pc, #232]	; (e2c <_sercom_get_default_pad+0x130>)
     d42:	e063      	b.n	e0c <_sercom_get_default_pad+0x110>
     d44:	483a      	ldr	r0, [pc, #232]	; (e30 <_sercom_get_default_pad+0x134>)
     d46:	e061      	b.n	e0c <_sercom_get_default_pad+0x110>
     d48:	2901      	cmp	r1, #1
     d4a:	d006      	beq.n	d5a <_sercom_get_default_pad+0x5e>
     d4c:	2900      	cmp	r1, #0
     d4e:	d054      	beq.n	dfa <_sercom_get_default_pad+0xfe>
     d50:	2902      	cmp	r1, #2
     d52:	d006      	beq.n	d62 <_sercom_get_default_pad+0x66>
     d54:	2903      	cmp	r1, #3
     d56:	d006      	beq.n	d66 <_sercom_get_default_pad+0x6a>
     d58:	e001      	b.n	d5e <_sercom_get_default_pad+0x62>
     d5a:	4836      	ldr	r0, [pc, #216]	; (e34 <_sercom_get_default_pad+0x138>)
     d5c:	e056      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     d5e:	2000      	movs	r0, #0
     d60:	e054      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     d62:	4835      	ldr	r0, [pc, #212]	; (e38 <_sercom_get_default_pad+0x13c>)
     d64:	e052      	b.n	e0c <_sercom_get_default_pad+0x110>
     d66:	4835      	ldr	r0, [pc, #212]	; (e3c <_sercom_get_default_pad+0x140>)
     d68:	e050      	b.n	e0c <_sercom_get_default_pad+0x110>
     d6a:	2901      	cmp	r1, #1
     d6c:	d006      	beq.n	d7c <_sercom_get_default_pad+0x80>
     d6e:	2900      	cmp	r1, #0
     d70:	d045      	beq.n	dfe <_sercom_get_default_pad+0x102>
     d72:	2902      	cmp	r1, #2
     d74:	d006      	beq.n	d84 <_sercom_get_default_pad+0x88>
     d76:	2903      	cmp	r1, #3
     d78:	d006      	beq.n	d88 <_sercom_get_default_pad+0x8c>
     d7a:	e001      	b.n	d80 <_sercom_get_default_pad+0x84>
     d7c:	4830      	ldr	r0, [pc, #192]	; (e40 <_sercom_get_default_pad+0x144>)
     d7e:	e045      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     d80:	2000      	movs	r0, #0
     d82:	e043      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     d84:	482f      	ldr	r0, [pc, #188]	; (e44 <_sercom_get_default_pad+0x148>)
     d86:	e041      	b.n	e0c <_sercom_get_default_pad+0x110>
     d88:	482f      	ldr	r0, [pc, #188]	; (e48 <_sercom_get_default_pad+0x14c>)
     d8a:	e03f      	b.n	e0c <_sercom_get_default_pad+0x110>
     d8c:	2901      	cmp	r1, #1
     d8e:	d006      	beq.n	d9e <_sercom_get_default_pad+0xa2>
     d90:	2900      	cmp	r1, #0
     d92:	d036      	beq.n	e02 <_sercom_get_default_pad+0x106>
     d94:	2902      	cmp	r1, #2
     d96:	d006      	beq.n	da6 <_sercom_get_default_pad+0xaa>
     d98:	2903      	cmp	r1, #3
     d9a:	d006      	beq.n	daa <_sercom_get_default_pad+0xae>
     d9c:	e001      	b.n	da2 <_sercom_get_default_pad+0xa6>
     d9e:	482b      	ldr	r0, [pc, #172]	; (e4c <_sercom_get_default_pad+0x150>)
     da0:	e034      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     da2:	2000      	movs	r0, #0
     da4:	e032      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     da6:	482a      	ldr	r0, [pc, #168]	; (e50 <_sercom_get_default_pad+0x154>)
     da8:	e030      	b.n	e0c <_sercom_get_default_pad+0x110>
     daa:	482a      	ldr	r0, [pc, #168]	; (e54 <_sercom_get_default_pad+0x158>)
     dac:	e02e      	b.n	e0c <_sercom_get_default_pad+0x110>
     dae:	2901      	cmp	r1, #1
     db0:	d006      	beq.n	dc0 <_sercom_get_default_pad+0xc4>
     db2:	2900      	cmp	r1, #0
     db4:	d027      	beq.n	e06 <_sercom_get_default_pad+0x10a>
     db6:	2902      	cmp	r1, #2
     db8:	d006      	beq.n	dc8 <_sercom_get_default_pad+0xcc>
     dba:	2903      	cmp	r1, #3
     dbc:	d006      	beq.n	dcc <_sercom_get_default_pad+0xd0>
     dbe:	e001      	b.n	dc4 <_sercom_get_default_pad+0xc8>
     dc0:	4825      	ldr	r0, [pc, #148]	; (e58 <_sercom_get_default_pad+0x15c>)
     dc2:	e023      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     dc4:	2000      	movs	r0, #0
     dc6:	e021      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     dc8:	4824      	ldr	r0, [pc, #144]	; (e5c <_sercom_get_default_pad+0x160>)
     dca:	e01f      	b.n	e0c <_sercom_get_default_pad+0x110>
     dcc:	4824      	ldr	r0, [pc, #144]	; (e60 <_sercom_get_default_pad+0x164>)
     dce:	e01d      	b.n	e0c <_sercom_get_default_pad+0x110>
     dd0:	2901      	cmp	r1, #1
     dd2:	d006      	beq.n	de2 <_sercom_get_default_pad+0xe6>
     dd4:	2900      	cmp	r1, #0
     dd6:	d018      	beq.n	e0a <_sercom_get_default_pad+0x10e>
     dd8:	2902      	cmp	r1, #2
     dda:	d006      	beq.n	dea <_sercom_get_default_pad+0xee>
     ddc:	2903      	cmp	r1, #3
     dde:	d006      	beq.n	dee <_sercom_get_default_pad+0xf2>
     de0:	e001      	b.n	de6 <_sercom_get_default_pad+0xea>
     de2:	4820      	ldr	r0, [pc, #128]	; (e64 <_sercom_get_default_pad+0x168>)
     de4:	e012      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     de6:	2000      	movs	r0, #0
     de8:	e010      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     dea:	481f      	ldr	r0, [pc, #124]	; (e68 <_sercom_get_default_pad+0x16c>)
     dec:	e00e      	b.n	e0c <_sercom_get_default_pad+0x110>
     dee:	481f      	ldr	r0, [pc, #124]	; (e6c <_sercom_get_default_pad+0x170>)
     df0:	e00c      	b.n	e0c <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     df2:	2000      	movs	r0, #0
     df4:	e00a      	b.n	e0c <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     df6:	481e      	ldr	r0, [pc, #120]	; (e70 <_sercom_get_default_pad+0x174>)
     df8:	e008      	b.n	e0c <_sercom_get_default_pad+0x110>
     dfa:	2003      	movs	r0, #3
     dfc:	e006      	b.n	e0c <_sercom_get_default_pad+0x110>
     dfe:	481d      	ldr	r0, [pc, #116]	; (e74 <_sercom_get_default_pad+0x178>)
     e00:	e004      	b.n	e0c <_sercom_get_default_pad+0x110>
     e02:	481d      	ldr	r0, [pc, #116]	; (e78 <_sercom_get_default_pad+0x17c>)
     e04:	e002      	b.n	e0c <_sercom_get_default_pad+0x110>
     e06:	481d      	ldr	r0, [pc, #116]	; (e7c <_sercom_get_default_pad+0x180>)
     e08:	e000      	b.n	e0c <_sercom_get_default_pad+0x110>
     e0a:	481d      	ldr	r0, [pc, #116]	; (e80 <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     e0c:	4770      	bx	lr
     e0e:	46c0      	nop			; (mov r8, r8)
     e10:	42001000 	.word	0x42001000
     e14:	42000800 	.word	0x42000800
     e18:	42000c00 	.word	0x42000c00
     e1c:	42001800 	.word	0x42001800
     e20:	42001c00 	.word	0x42001c00
     e24:	42001400 	.word	0x42001400
     e28:	00050003 	.word	0x00050003
     e2c:	00060003 	.word	0x00060003
     e30:	00070003 	.word	0x00070003
     e34:	00010003 	.word	0x00010003
     e38:	001e0003 	.word	0x001e0003
     e3c:	001f0003 	.word	0x001f0003
     e40:	00090003 	.word	0x00090003
     e44:	000a0003 	.word	0x000a0003
     e48:	000b0003 	.word	0x000b0003
     e4c:	00110003 	.word	0x00110003
     e50:	00120003 	.word	0x00120003
     e54:	00130003 	.word	0x00130003
     e58:	000d0003 	.word	0x000d0003
     e5c:	000e0003 	.word	0x000e0003
     e60:	000f0003 	.word	0x000f0003
     e64:	00170003 	.word	0x00170003
     e68:	00180003 	.word	0x00180003
     e6c:	00190003 	.word	0x00190003
     e70:	00040003 	.word	0x00040003
     e74:	00080003 	.word	0x00080003
     e78:	00100003 	.word	0x00100003
     e7c:	000c0003 	.word	0x000c0003
     e80:	00160003 	.word	0x00160003

00000e84 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     e84:	b530      	push	{r4, r5, lr}
     e86:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     e88:	4b0c      	ldr	r3, [pc, #48]	; (ebc <_sercom_get_sercom_inst_index+0x38>)
     e8a:	466a      	mov	r2, sp
     e8c:	cb32      	ldmia	r3!, {r1, r4, r5}
     e8e:	c232      	stmia	r2!, {r1, r4, r5}
     e90:	cb32      	ldmia	r3!, {r1, r4, r5}
     e92:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     e94:	9b00      	ldr	r3, [sp, #0]
     e96:	4283      	cmp	r3, r0
     e98:	d006      	beq.n	ea8 <_sercom_get_sercom_inst_index+0x24>
     e9a:	2301      	movs	r3, #1
     e9c:	009a      	lsls	r2, r3, #2
     e9e:	4669      	mov	r1, sp
     ea0:	5852      	ldr	r2, [r2, r1]
     ea2:	4282      	cmp	r2, r0
     ea4:	d103      	bne.n	eae <_sercom_get_sercom_inst_index+0x2a>
     ea6:	e000      	b.n	eaa <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     ea8:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     eaa:	b2d8      	uxtb	r0, r3
     eac:	e003      	b.n	eb6 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     eae:	3301      	adds	r3, #1
     eb0:	2b06      	cmp	r3, #6
     eb2:	d1f3      	bne.n	e9c <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     eb4:	2000      	movs	r0, #0
}
     eb6:	b007      	add	sp, #28
     eb8:	bd30      	pop	{r4, r5, pc}
     eba:	46c0      	nop			; (mov r8, r8)
     ebc:	00002e84 	.word	0x00002e84

00000ec0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     ec0:	4770      	bx	lr
     ec2:	46c0      	nop			; (mov r8, r8)

00000ec4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     ec4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     ec6:	4b0a      	ldr	r3, [pc, #40]	; (ef0 <_sercom_set_handler+0x2c>)
     ec8:	781b      	ldrb	r3, [r3, #0]
     eca:	2b00      	cmp	r3, #0
     ecc:	d10c      	bne.n	ee8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     ece:	4f09      	ldr	r7, [pc, #36]	; (ef4 <_sercom_set_handler+0x30>)
     ed0:	4e09      	ldr	r6, [pc, #36]	; (ef8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     ed2:	4d0a      	ldr	r5, [pc, #40]	; (efc <_sercom_set_handler+0x38>)
     ed4:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     ed6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     ed8:	195a      	adds	r2, r3, r5
     eda:	6014      	str	r4, [r2, #0]
     edc:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     ede:	2b18      	cmp	r3, #24
     ee0:	d1f9      	bne.n	ed6 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     ee2:	2201      	movs	r2, #1
     ee4:	4b02      	ldr	r3, [pc, #8]	; (ef0 <_sercom_set_handler+0x2c>)
     ee6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     ee8:	0080      	lsls	r0, r0, #2
     eea:	4b02      	ldr	r3, [pc, #8]	; (ef4 <_sercom_set_handler+0x30>)
     eec:	50c1      	str	r1, [r0, r3]
}
     eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ef0:	200000c4 	.word	0x200000c4
     ef4:	200000c8 	.word	0x200000c8
     ef8:	00000ec1 	.word	0x00000ec1
     efc:	2000012c 	.word	0x2000012c

00000f00 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     f00:	b510      	push	{r4, lr}
     f02:	b082      	sub	sp, #8
     f04:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     f06:	4668      	mov	r0, sp
     f08:	4905      	ldr	r1, [pc, #20]	; (f20 <_sercom_get_interrupt_vector+0x20>)
     f0a:	2206      	movs	r2, #6
     f0c:	4b05      	ldr	r3, [pc, #20]	; (f24 <_sercom_get_interrupt_vector+0x24>)
     f0e:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     f10:	1c20      	adds	r0, r4, #0
     f12:	4b05      	ldr	r3, [pc, #20]	; (f28 <_sercom_get_interrupt_vector+0x28>)
     f14:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     f16:	466b      	mov	r3, sp
     f18:	5618      	ldrsb	r0, [r3, r0]
}
     f1a:	b002      	add	sp, #8
     f1c:	bd10      	pop	{r4, pc}
     f1e:	46c0      	nop			; (mov r8, r8)
     f20:	00002e9c 	.word	0x00002e9c
     f24:	0000254d 	.word	0x0000254d
     f28:	00000e85 	.word	0x00000e85

00000f2c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     f2c:	b508      	push	{r3, lr}
     f2e:	4b02      	ldr	r3, [pc, #8]	; (f38 <SERCOM0_Handler+0xc>)
     f30:	681b      	ldr	r3, [r3, #0]
     f32:	2000      	movs	r0, #0
     f34:	4798      	blx	r3
     f36:	bd08      	pop	{r3, pc}
     f38:	200000c8 	.word	0x200000c8

00000f3c <SERCOM1_Handler>:
     f3c:	b508      	push	{r3, lr}
     f3e:	4b02      	ldr	r3, [pc, #8]	; (f48 <SERCOM1_Handler+0xc>)
     f40:	685b      	ldr	r3, [r3, #4]
     f42:	2001      	movs	r0, #1
     f44:	4798      	blx	r3
     f46:	bd08      	pop	{r3, pc}
     f48:	200000c8 	.word	0x200000c8

00000f4c <SERCOM2_Handler>:
     f4c:	b508      	push	{r3, lr}
     f4e:	4b02      	ldr	r3, [pc, #8]	; (f58 <SERCOM2_Handler+0xc>)
     f50:	689b      	ldr	r3, [r3, #8]
     f52:	2002      	movs	r0, #2
     f54:	4798      	blx	r3
     f56:	bd08      	pop	{r3, pc}
     f58:	200000c8 	.word	0x200000c8

00000f5c <SERCOM3_Handler>:
     f5c:	b508      	push	{r3, lr}
     f5e:	4b02      	ldr	r3, [pc, #8]	; (f68 <SERCOM3_Handler+0xc>)
     f60:	68db      	ldr	r3, [r3, #12]
     f62:	2003      	movs	r0, #3
     f64:	4798      	blx	r3
     f66:	bd08      	pop	{r3, pc}
     f68:	200000c8 	.word	0x200000c8

00000f6c <SERCOM4_Handler>:
     f6c:	b508      	push	{r3, lr}
     f6e:	4b02      	ldr	r3, [pc, #8]	; (f78 <SERCOM4_Handler+0xc>)
     f70:	691b      	ldr	r3, [r3, #16]
     f72:	2004      	movs	r0, #4
     f74:	4798      	blx	r3
     f76:	bd08      	pop	{r3, pc}
     f78:	200000c8 	.word	0x200000c8

00000f7c <SERCOM5_Handler>:
     f7c:	b508      	push	{r3, lr}
     f7e:	4b02      	ldr	r3, [pc, #8]	; (f88 <SERCOM5_Handler+0xc>)
     f80:	695b      	ldr	r3, [r3, #20]
     f82:	2005      	movs	r0, #5
     f84:	4798      	blx	r3
     f86:	bd08      	pop	{r3, pc}
     f88:	200000c8 	.word	0x200000c8

00000f8c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     f8c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f8e:	465f      	mov	r7, fp
     f90:	4656      	mov	r6, sl
     f92:	464d      	mov	r5, r9
     f94:	4644      	mov	r4, r8
     f96:	b4f0      	push	{r4, r5, r6, r7}
     f98:	b091      	sub	sp, #68	; 0x44
     f9a:	1c05      	adds	r5, r0, #0
     f9c:	1c0c      	adds	r4, r1, #0
     f9e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     fa0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     fa2:	1c08      	adds	r0, r1, #0
     fa4:	4bbd      	ldr	r3, [pc, #756]	; (129c <usart_init+0x310>)
     fa6:	4798      	blx	r3
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     fa8:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     faa:	2305      	movs	r3, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     fac:	07d2      	lsls	r2, r2, #31
     fae:	d500      	bpl.n	fb2 <usart_init+0x26>
     fb0:	e16b      	b.n	128a <usart_init+0x2fe>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     fb2:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     fb4:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     fb6:	0792      	lsls	r2, r2, #30
     fb8:	d500      	bpl.n	fbc <usart_init+0x30>
     fba:	e166      	b.n	128a <usart_init+0x2fe>
     fbc:	49b8      	ldr	r1, [pc, #736]	; (12a0 <usart_init+0x314>)
     fbe:	6a0a      	ldr	r2, [r1, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     fc0:	1c87      	adds	r7, r0, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     fc2:	3b1b      	subs	r3, #27
     fc4:	40bb      	lsls	r3, r7
     fc6:	4313      	orrs	r3, r2
     fc8:	620b      	str	r3, [r1, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     fca:	a90f      	add	r1, sp, #60	; 0x3c
     fcc:	272d      	movs	r7, #45	; 0x2d
     fce:	5df3      	ldrb	r3, [r6, r7]
     fd0:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     fd2:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     fd4:	b2c3      	uxtb	r3, r0
     fd6:	9303      	str	r3, [sp, #12]
     fd8:	1c18      	adds	r0, r3, #0
     fda:	4bb2      	ldr	r3, [pc, #712]	; (12a4 <usart_init+0x318>)
     fdc:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     fde:	9803      	ldr	r0, [sp, #12]
     fe0:	4bb1      	ldr	r3, [pc, #708]	; (12a8 <usart_init+0x31c>)
     fe2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     fe4:	5df0      	ldrb	r0, [r6, r7]
     fe6:	2100      	movs	r1, #0
     fe8:	4bb0      	ldr	r3, [pc, #704]	; (12ac <usart_init+0x320>)
     fea:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     fec:	7af3      	ldrb	r3, [r6, #11]
     fee:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     ff0:	2324      	movs	r3, #36	; 0x24
     ff2:	5cf3      	ldrb	r3, [r6, r3]
     ff4:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     ff6:	2325      	movs	r3, #37	; 0x25
     ff8:	5cf3      	ldrb	r3, [r6, r3]
     ffa:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     ffc:	7ef3      	ldrb	r3, [r6, #27]
     ffe:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1000:	7f33      	ldrb	r3, [r6, #28]
    1002:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1004:	682b      	ldr	r3, [r5, #0]
    1006:	469a      	mov	sl, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1008:	1c18      	adds	r0, r3, #0
    100a:	4ba4      	ldr	r3, [pc, #656]	; (129c <usart_init+0x310>)
    100c:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    100e:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
    1010:	2200      	movs	r2, #0
    1012:	230e      	movs	r3, #14
    1014:	a906      	add	r1, sp, #24
    1016:	468c      	mov	ip, r1
    1018:	4463      	add	r3, ip
    101a:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    101c:	8a33      	ldrh	r3, [r6, #16]
    101e:	4699      	mov	r9, r3
    1020:	2380      	movs	r3, #128	; 0x80
    1022:	01db      	lsls	r3, r3, #7
    1024:	4599      	cmp	r9, r3
    1026:	d019      	beq.n	105c <usart_init+0xd0>
    1028:	d804      	bhi.n	1034 <usart_init+0xa8>
    102a:	2380      	movs	r3, #128	; 0x80
    102c:	019b      	lsls	r3, r3, #6
    102e:	4599      	cmp	r9, r3
    1030:	d00a      	beq.n	1048 <usart_init+0xbc>
    1032:	e10c      	b.n	124e <usart_init+0x2c2>
    1034:	23c0      	movs	r3, #192	; 0xc0
    1036:	01db      	lsls	r3, r3, #7
    1038:	4599      	cmp	r9, r3
    103a:	d00a      	beq.n	1052 <usart_init+0xc6>
    103c:	2380      	movs	r3, #128	; 0x80
    103e:	021b      	lsls	r3, r3, #8
    1040:	4599      	cmp	r9, r3
    1042:	d100      	bne.n	1046 <usart_init+0xba>
    1044:	e108      	b.n	1258 <usart_init+0x2cc>
    1046:	e102      	b.n	124e <usart_init+0x2c2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1048:	2310      	movs	r3, #16
    104a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    104c:	3b0f      	subs	r3, #15
    104e:	9307      	str	r3, [sp, #28]
    1050:	e106      	b.n	1260 <usart_init+0x2d4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1052:	2308      	movs	r3, #8
    1054:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1056:	3b07      	subs	r3, #7
    1058:	9307      	str	r3, [sp, #28]
    105a:	e101      	b.n	1260 <usart_init+0x2d4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    105c:	6833      	ldr	r3, [r6, #0]
    105e:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    1060:	68f3      	ldr	r3, [r6, #12]
    1062:	9303      	str	r3, [sp, #12]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1064:	6973      	ldr	r3, [r6, #20]
    1066:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1068:	7e33      	ldrb	r3, [r6, #24]
    106a:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    106c:	2326      	movs	r3, #38	; 0x26
    106e:	5cf3      	ldrb	r3, [r6, r3]
    1070:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
    1072:	6873      	ldr	r3, [r6, #4]
    1074:	2b00      	cmp	r3, #0
    1076:	d015      	beq.n	10a4 <usart_init+0x118>
    1078:	2280      	movs	r2, #128	; 0x80
    107a:	0552      	lsls	r2, r2, #21
    107c:	4293      	cmp	r3, r2
    107e:	d136      	bne.n	10ee <usart_init+0x162>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    1080:	2327      	movs	r3, #39	; 0x27
    1082:	5cf3      	ldrb	r3, [r6, r3]
    1084:	2b00      	cmp	r3, #0
    1086:	d136      	bne.n	10f6 <usart_init+0x16a>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1088:	6a33      	ldr	r3, [r6, #32]
    108a:	1c1f      	adds	r7, r3, #0
    108c:	b2c0      	uxtb	r0, r0
    108e:	4b88      	ldr	r3, [pc, #544]	; (12b0 <usart_init+0x324>)
    1090:	4798      	blx	r3
    1092:	1c01      	adds	r1, r0, #0
    1094:	1c38      	adds	r0, r7, #0
    1096:	220e      	movs	r2, #14
    1098:	ab06      	add	r3, sp, #24
    109a:	469c      	mov	ip, r3
    109c:	4462      	add	r2, ip
    109e:	4b85      	ldr	r3, [pc, #532]	; (12b4 <usart_init+0x328>)
    10a0:	4798      	blx	r3
    10a2:	e025      	b.n	10f0 <usart_init+0x164>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    10a4:	2308      	movs	r3, #8
    10a6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    10a8:	2300      	movs	r3, #0
    10aa:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    10ac:	2327      	movs	r3, #39	; 0x27
    10ae:	5cf3      	ldrb	r3, [r6, r3]
    10b0:	2b00      	cmp	r3, #0
    10b2:	d00b      	beq.n	10cc <usart_init+0x140>
				status_code =
    10b4:	9b06      	ldr	r3, [sp, #24]
    10b6:	9300      	str	r3, [sp, #0]
    10b8:	6a30      	ldr	r0, [r6, #32]
    10ba:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    10bc:	220e      	movs	r2, #14
    10be:	ab06      	add	r3, sp, #24
    10c0:	469c      	mov	ip, r3
    10c2:	4462      	add	r2, ip
    10c4:	9b07      	ldr	r3, [sp, #28]
    10c6:	4f7c      	ldr	r7, [pc, #496]	; (12b8 <usart_init+0x32c>)
    10c8:	47b8      	blx	r7
    10ca:	e011      	b.n	10f0 <usart_init+0x164>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    10cc:	6a33      	ldr	r3, [r6, #32]
    10ce:	1c1f      	adds	r7, r3, #0
    10d0:	b2c0      	uxtb	r0, r0
    10d2:	4b77      	ldr	r3, [pc, #476]	; (12b0 <usart_init+0x324>)
    10d4:	4798      	blx	r3
    10d6:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    10d8:	9b06      	ldr	r3, [sp, #24]
    10da:	9300      	str	r3, [sp, #0]
    10dc:	1c38      	adds	r0, r7, #0
    10de:	220e      	movs	r2, #14
    10e0:	ab06      	add	r3, sp, #24
    10e2:	469c      	mov	ip, r3
    10e4:	4462      	add	r2, ip
    10e6:	9b07      	ldr	r3, [sp, #28]
    10e8:	4f73      	ldr	r7, [pc, #460]	; (12b8 <usart_init+0x32c>)
    10ea:	47b8      	blx	r7
    10ec:	e000      	b.n	10f0 <usart_init+0x164>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    10ee:	2000      	movs	r0, #0
    10f0:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    10f2:	d000      	beq.n	10f6 <usart_init+0x16a>
    10f4:	e0c9      	b.n	128a <usart_init+0x2fe>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    10f6:	7e73      	ldrb	r3, [r6, #25]
    10f8:	2b00      	cmp	r3, #0
    10fa:	d002      	beq.n	1102 <usart_init+0x176>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    10fc:	7eb3      	ldrb	r3, [r6, #26]
    10fe:	4652      	mov	r2, sl
    1100:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1102:	682a      	ldr	r2, [r5, #0]
    1104:	9f05      	ldr	r7, [sp, #20]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1106:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1108:	2b00      	cmp	r3, #0
    110a:	d1fc      	bne.n	1106 <usart_init+0x17a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    110c:	330e      	adds	r3, #14
    110e:	aa06      	add	r2, sp, #24
    1110:	4694      	mov	ip, r2
    1112:	4463      	add	r3, ip
    1114:	881b      	ldrh	r3, [r3, #0]
    1116:	4652      	mov	r2, sl
    1118:	8193      	strh	r3, [r2, #12]
    111a:	9b03      	ldr	r3, [sp, #12]
    111c:	465a      	mov	r2, fp
    111e:	4313      	orrs	r3, r2
    1120:	9a04      	ldr	r2, [sp, #16]
    1122:	4313      	orrs	r3, r2
    1124:	6872      	ldr	r2, [r6, #4]
    1126:	4313      	orrs	r3, r2
    1128:	464a      	mov	r2, r9
    112a:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    112c:	4642      	mov	r2, r8
    112e:	0212      	lsls	r2, r2, #8
    1130:	4313      	orrs	r3, r2
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1132:	077f      	lsls	r7, r7, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
    1134:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1136:	2327      	movs	r3, #39	; 0x27
    1138:	5cf3      	ldrb	r3, [r6, r3]
    113a:	2b00      	cmp	r3, #0
    113c:	d101      	bne.n	1142 <usart_init+0x1b6>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    113e:	3304      	adds	r3, #4
    1140:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1142:	7e71      	ldrb	r1, [r6, #25]
    1144:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1146:	7f33      	ldrb	r3, [r6, #28]
    1148:	025b      	lsls	r3, r3, #9
    114a:	4319      	orrs	r1, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    114c:	7af3      	ldrb	r3, [r6, #11]
    114e:	7ab2      	ldrb	r2, [r6, #10]
    1150:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    1152:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1154:	7f72      	ldrb	r2, [r6, #29]
    1156:	0212      	lsls	r2, r2, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    1158:	4311      	orrs	r1, r2
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    115a:	2324      	movs	r3, #36	; 0x24
    115c:	5cf2      	ldrb	r2, [r6, r3]
    115e:	0452      	lsls	r2, r2, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    1160:	1c0b      	adds	r3, r1, #0
    1162:	4313      	orrs	r3, r2
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1164:	2225      	movs	r2, #37	; 0x25
    1166:	5cb1      	ldrb	r1, [r6, r2]
    1168:	0409      	lsls	r1, r1, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    116a:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    116c:	8933      	ldrh	r3, [r6, #8]
    116e:	2bff      	cmp	r3, #255	; 0xff
    1170:	d00b      	beq.n	118a <usart_init+0x1fe>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    1172:	7ef2      	ldrb	r2, [r6, #27]
    1174:	2a00      	cmp	r2, #0
    1176:	d003      	beq.n	1180 <usart_init+0x1f4>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
    1178:	22a0      	movs	r2, #160	; 0xa0
    117a:	04d2      	lsls	r2, r2, #19
    117c:	4317      	orrs	r7, r2
    117e:	e002      	b.n	1186 <usart_init+0x1fa>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1180:	2280      	movs	r2, #128	; 0x80
    1182:	0452      	lsls	r2, r2, #17
    1184:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
    1186:	4319      	orrs	r1, r3
    1188:	e005      	b.n	1196 <usart_init+0x20a>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    118a:	7ef3      	ldrb	r3, [r6, #27]
    118c:	2b00      	cmp	r3, #0
    118e:	d002      	beq.n	1196 <usart_init+0x20a>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    1190:	2380      	movs	r3, #128	; 0x80
    1192:	04db      	lsls	r3, r3, #19
    1194:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1196:	232c      	movs	r3, #44	; 0x2c
    1198:	5cf3      	ldrb	r3, [r6, r3]
    119a:	2b00      	cmp	r3, #0
    119c:	d103      	bne.n	11a6 <usart_init+0x21a>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    119e:	4b47      	ldr	r3, [pc, #284]	; (12bc <usart_init+0x330>)
    11a0:	789b      	ldrb	r3, [r3, #2]
    11a2:	079b      	lsls	r3, r3, #30
    11a4:	d501      	bpl.n	11aa <usart_init+0x21e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    11a6:	2380      	movs	r3, #128	; 0x80
    11a8:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    11aa:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11ac:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    11ae:	2b00      	cmp	r3, #0
    11b0:	d1fc      	bne.n	11ac <usart_init+0x220>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    11b2:	4653      	mov	r3, sl
    11b4:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    11b6:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11b8:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    11ba:	2b00      	cmp	r3, #0
    11bc:	d1fc      	bne.n	11b8 <usart_init+0x22c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    11be:	4653      	mov	r3, sl
    11c0:	601f      	str	r7, [r3, #0]
    11c2:	ab0e      	add	r3, sp, #56	; 0x38
    11c4:	2280      	movs	r2, #128	; 0x80
    11c6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    11c8:	2200      	movs	r2, #0
    11ca:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    11cc:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    11ce:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    11d0:	6b33      	ldr	r3, [r6, #48]	; 0x30
    11d2:	930a      	str	r3, [sp, #40]	; 0x28
    11d4:	6b73      	ldr	r3, [r6, #52]	; 0x34
    11d6:	930b      	str	r3, [sp, #44]	; 0x2c
    11d8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    11da:	930c      	str	r3, [sp, #48]	; 0x30
    11dc:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    11de:	9303      	str	r3, [sp, #12]
    11e0:	930d      	str	r3, [sp, #52]	; 0x34
    11e2:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    11e4:	ae0e      	add	r6, sp, #56	; 0x38
    11e6:	b2f9      	uxtb	r1, r7
    11e8:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    11ea:	aa0a      	add	r2, sp, #40	; 0x28
    11ec:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    11ee:	2800      	cmp	r0, #0
    11f0:	d102      	bne.n	11f8 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    11f2:	1c20      	adds	r0, r4, #0
    11f4:	4b32      	ldr	r3, [pc, #200]	; (12c0 <usart_init+0x334>)
    11f6:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    11f8:	1c43      	adds	r3, r0, #1
    11fa:	d005      	beq.n	1208 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    11fc:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    11fe:	0c00      	lsrs	r0, r0, #16
    1200:	b2c0      	uxtb	r0, r0
    1202:	1c31      	adds	r1, r6, #0
    1204:	4b2f      	ldr	r3, [pc, #188]	; (12c4 <usart_init+0x338>)
    1206:	4798      	blx	r3
    1208:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    120a:	2f04      	cmp	r7, #4
    120c:	d1eb      	bne.n	11e6 <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    120e:	2300      	movs	r3, #0
    1210:	60eb      	str	r3, [r5, #12]
    1212:	612b      	str	r3, [r5, #16]
    1214:	616b      	str	r3, [r5, #20]
    1216:	61ab      	str	r3, [r5, #24]
    1218:	61eb      	str	r3, [r5, #28]
    121a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    121c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    121e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1220:	2200      	movs	r2, #0
    1222:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1224:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1226:	3330      	adds	r3, #48	; 0x30
    1228:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    122a:	3301      	adds	r3, #1
    122c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    122e:	3301      	adds	r3, #1
    1230:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1232:	3301      	adds	r3, #1
    1234:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1236:	6828      	ldr	r0, [r5, #0]
    1238:	4b18      	ldr	r3, [pc, #96]	; (129c <usart_init+0x310>)
    123a:	4798      	blx	r3
    123c:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    123e:	4922      	ldr	r1, [pc, #136]	; (12c8 <usart_init+0x33c>)
    1240:	4b22      	ldr	r3, [pc, #136]	; (12cc <usart_init+0x340>)
    1242:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1244:	00a4      	lsls	r4, r4, #2
    1246:	4b22      	ldr	r3, [pc, #136]	; (12d0 <usart_init+0x344>)
    1248:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    124a:	2300      	movs	r3, #0
    124c:	e01d      	b.n	128a <usart_init+0x2fe>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    124e:	2310      	movs	r3, #16
    1250:	9306      	str	r3, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1252:	2300      	movs	r3, #0
    1254:	9307      	str	r3, [sp, #28]
    1256:	e003      	b.n	1260 <usart_init+0x2d4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    1258:	2303      	movs	r3, #3
    125a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    125c:	2300      	movs	r3, #0
    125e:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    1260:	6833      	ldr	r3, [r6, #0]
    1262:	469b      	mov	fp, r3
		(uint32_t)config->mux_setting |
    1264:	68f3      	ldr	r3, [r6, #12]
    1266:	9303      	str	r3, [sp, #12]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    1268:	6973      	ldr	r3, [r6, #20]
    126a:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    126c:	7e33      	ldrb	r3, [r6, #24]
    126e:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1270:	2326      	movs	r3, #38	; 0x26
    1272:	5cf3      	ldrb	r3, [r6, r3]
    1274:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
    1276:	6873      	ldr	r3, [r6, #4]
    1278:	2b00      	cmp	r3, #0
    127a:	d100      	bne.n	127e <usart_init+0x2f2>
    127c:	e716      	b.n	10ac <usart_init+0x120>
    127e:	2280      	movs	r2, #128	; 0x80
    1280:	0552      	lsls	r2, r2, #21
    1282:	4293      	cmp	r3, r2
    1284:	d100      	bne.n	1288 <usart_init+0x2fc>
    1286:	e6fb      	b.n	1080 <usart_init+0xf4>
    1288:	e735      	b.n	10f6 <usart_init+0x16a>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    128a:	1c18      	adds	r0, r3, #0
    128c:	b011      	add	sp, #68	; 0x44
    128e:	bc3c      	pop	{r2, r3, r4, r5}
    1290:	4690      	mov	r8, r2
    1292:	4699      	mov	r9, r3
    1294:	46a2      	mov	sl, r4
    1296:	46ab      	mov	fp, r5
    1298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    129a:	46c0      	nop			; (mov r8, r8)
    129c:	00000e85 	.word	0x00000e85
    12a0:	40000400 	.word	0x40000400
    12a4:	00001a65 	.word	0x00001a65
    12a8:	000019d9 	.word	0x000019d9
    12ac:	00000cb1 	.word	0x00000cb1
    12b0:	00001a81 	.word	0x00001a81
    12b4:	00000ac1 	.word	0x00000ac1
    12b8:	00000ae9 	.word	0x00000ae9
    12bc:	41002000 	.word	0x41002000
    12c0:	00000cfd 	.word	0x00000cfd
    12c4:	00001b5d 	.word	0x00001b5d
    12c8:	00001489 	.word	0x00001489
    12cc:	00000ec5 	.word	0x00000ec5
    12d0:	2000012c 	.word	0x2000012c

000012d4 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    12d4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    12d6:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    12d8:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    12da:	221c      	movs	r2, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    12dc:	2c00      	cmp	r4, #0
    12de:	d00d      	beq.n	12fc <usart_write_wait+0x28>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    12e0:	8dc0      	ldrh	r0, [r0, #46]	; 0x2e
    12e2:	b280      	uxth	r0, r0
		return STATUS_BUSY;
    12e4:	3a17      	subs	r2, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    12e6:	2800      	cmp	r0, #0
    12e8:	d108      	bne.n	12fc <usart_write_wait+0x28>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    12ea:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    12ec:	2a00      	cmp	r2, #0
    12ee:	d1fc      	bne.n	12ea <usart_write_wait+0x16>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    12f0:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    12f2:	2102      	movs	r1, #2
    12f4:	7e1a      	ldrb	r2, [r3, #24]
    12f6:	420a      	tst	r2, r1
    12f8:	d0fc      	beq.n	12f4 <usart_write_wait+0x20>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    12fa:	2200      	movs	r2, #0
}
    12fc:	1c10      	adds	r0, r2, #0
    12fe:	bd10      	pop	{r4, pc}

00001300 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    1300:	b510      	push	{r4, lr}

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1302:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1304:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1306:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1308:	2a00      	cmp	r2, #0
    130a:	d033      	beq.n	1374 <usart_read_wait+0x74>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    130c:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    130e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1310:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1312:	2a00      	cmp	r2, #0
    1314:	d12e      	bne.n	1374 <usart_read_wait+0x74>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    1316:	7e22      	ldrb	r2, [r4, #24]
    1318:	0752      	lsls	r2, r2, #29
    131a:	d52b      	bpl.n	1374 <usart_read_wait+0x74>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    131c:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    131e:	2b00      	cmp	r3, #0
    1320:	d1fc      	bne.n	131c <usart_read_wait+0x1c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1322:	8b63      	ldrh	r3, [r4, #26]
    1324:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    1326:	069a      	lsls	r2, r3, #26
    1328:	d021      	beq.n	136e <usart_read_wait+0x6e>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    132a:	079a      	lsls	r2, r3, #30
    132c:	d503      	bpl.n	1336 <usart_read_wait+0x36>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    132e:	2302      	movs	r3, #2
    1330:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    1332:	3318      	adds	r3, #24
    1334:	e01e      	b.n	1374 <usart_read_wait+0x74>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1336:	075a      	lsls	r2, r3, #29
    1338:	d503      	bpl.n	1342 <usart_read_wait+0x42>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    133a:	2304      	movs	r3, #4
    133c:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    133e:	331a      	adds	r3, #26
    1340:	e018      	b.n	1374 <usart_read_wait+0x74>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1342:	07da      	lsls	r2, r3, #31
    1344:	d503      	bpl.n	134e <usart_read_wait+0x4e>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1346:	2301      	movs	r3, #1
    1348:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    134a:	3312      	adds	r3, #18
    134c:	e012      	b.n	1374 <usart_read_wait+0x74>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    134e:	06da      	lsls	r2, r3, #27
    1350:	d505      	bpl.n	135e <usart_read_wait+0x5e>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1352:	8b62      	ldrh	r2, [r4, #26]
    1354:	2310      	movs	r3, #16
    1356:	4313      	orrs	r3, r2
    1358:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    135a:	2342      	movs	r3, #66	; 0x42
    135c:	e00a      	b.n	1374 <usart_read_wait+0x74>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    135e:	069b      	lsls	r3, r3, #26
    1360:	d505      	bpl.n	136e <usart_read_wait+0x6e>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1362:	8b62      	ldrh	r2, [r4, #26]
    1364:	2320      	movs	r3, #32
    1366:	4313      	orrs	r3, r2
    1368:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    136a:	2341      	movs	r3, #65	; 0x41
    136c:	e002      	b.n	1374 <usart_read_wait+0x74>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    136e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1370:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    1372:	2300      	movs	r3, #0
}
    1374:	1c18      	adds	r0, r3, #0
    1376:	bd10      	pop	{r4, pc}

00001378 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    137a:	4657      	mov	r7, sl
    137c:	464e      	mov	r6, r9
    137e:	b4c0      	push	{r6, r7}
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1380:	2317      	movs	r3, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    1382:	2a00      	cmp	r2, #0
    1384:	d049      	beq.n	141a <usart_write_buffer_wait+0xa2>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1386:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1388:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    138a:	2c00      	cmp	r4, #0
    138c:	d045      	beq.n	141a <usart_write_buffer_wait+0xa2>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    138e:	6804      	ldr	r4, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1390:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1392:	2b00      	cmp	r3, #0
    1394:	d1fc      	bne.n	1390 <usart_write_buffer_wait+0x18>
    1396:	468a      	mov	sl, r1
    1398:	4681      	mov	r9, r0
    139a:	1c17      	adds	r7, r2, #0
    139c:	2600      	movs	r6, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    139e:	2501      	movs	r5, #1
    13a0:	e01f      	b.n	13e2 <usart_write_buffer_wait+0x6a>
    13a2:	7e22      	ldrb	r2, [r4, #24]
    13a4:	422a      	tst	r2, r5
    13a6:	d104      	bne.n	13b2 <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    13a8:	2b01      	cmp	r3, #1
    13aa:	d028      	beq.n	13fe <usart_write_buffer_wait+0x86>
    13ac:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    13ae:	2b00      	cmp	r3, #0
    13b0:	d1f7      	bne.n	13a2 <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    13b2:	1c72      	adds	r2, r6, #1
    13b4:	b292      	uxth	r2, r2
    13b6:	4653      	mov	r3, sl
    13b8:	5d9b      	ldrb	r3, [r3, r6]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    13ba:	4649      	mov	r1, r9
    13bc:	7949      	ldrb	r1, [r1, #5]
    13be:	2901      	cmp	r1, #1
    13c0:	d002      	beq.n	13c8 <usart_write_buffer_wait+0x50>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    13c2:	b299      	uxth	r1, r3
    13c4:	1c16      	adds	r6, r2, #0
    13c6:	e005      	b.n	13d4 <usart_write_buffer_wait+0x5c>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    13c8:	1cb1      	adds	r1, r6, #2
    13ca:	b28e      	uxth	r6, r1
    13cc:	4651      	mov	r1, sl
    13ce:	5c89      	ldrb	r1, [r1, r2]
    13d0:	0209      	lsls	r1, r1, #8
    13d2:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    13d4:	4648      	mov	r0, r9
    13d6:	4b13      	ldr	r3, [pc, #76]	; (1424 <usart_write_buffer_wait+0xac>)
    13d8:	4798      	blx	r3
    13da:	1e7a      	subs	r2, r7, #1
    13dc:	b297      	uxth	r7, r2
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    13de:	2f00      	cmp	r7, #0
    13e0:	d015      	beq.n	140e <usart_write_buffer_wait+0x96>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    13e2:	7e23      	ldrb	r3, [r4, #24]
    13e4:	422b      	tst	r3, r5
    13e6:	d1e4      	bne.n	13b2 <usart_write_buffer_wait+0x3a>
    13e8:	4b0f      	ldr	r3, [pc, #60]	; (1428 <usart_write_buffer_wait+0xb0>)
    13ea:	e7da      	b.n	13a2 <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    13ec:	7e22      	ldrb	r2, [r4, #24]
    13ee:	420a      	tst	r2, r1
    13f0:	d107      	bne.n	1402 <usart_write_buffer_wait+0x8a>
			break;
		} else if (i == USART_TIMEOUT) {
    13f2:	2b01      	cmp	r3, #1
    13f4:	d007      	beq.n	1406 <usart_write_buffer_wait+0x8e>
    13f6:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    13f8:	2b00      	cmp	r3, #0
    13fa:	d1f7      	bne.n	13ec <usart_write_buffer_wait+0x74>
    13fc:	e00d      	b.n	141a <usart_write_buffer_wait+0xa2>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    13fe:	2312      	movs	r3, #18
    1400:	e00b      	b.n	141a <usart_write_buffer_wait+0xa2>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    1402:	2300      	movs	r3, #0
    1404:	e009      	b.n	141a <usart_write_buffer_wait+0xa2>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    1406:	2312      	movs	r3, #18
    1408:	e007      	b.n	141a <usart_write_buffer_wait+0xa2>
		}
	}

	return STATUS_OK;
    140a:	2300      	movs	r3, #0
    140c:	e005      	b.n	141a <usart_write_buffer_wait+0xa2>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    140e:	7e23      	ldrb	r3, [r4, #24]
    1410:	079b      	lsls	r3, r3, #30
    1412:	d4fa      	bmi.n	140a <usart_write_buffer_wait+0x92>
    1414:	4b04      	ldr	r3, [pc, #16]	; (1428 <usart_write_buffer_wait+0xb0>)
    1416:	2102      	movs	r1, #2
    1418:	e7e8      	b.n	13ec <usart_write_buffer_wait+0x74>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    141a:	1c18      	adds	r0, r3, #0
    141c:	bc0c      	pop	{r2, r3}
    141e:	4691      	mov	r9, r2
    1420:	469a      	mov	sl, r3
    1422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1424:	000012d5 	.word	0x000012d5
    1428:	0000ffff 	.word	0x0000ffff

0000142c <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    142c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    142e:	1c06      	adds	r6, r0, #0
    1430:	1c0c      	adds	r4, r1, #0
    1432:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1434:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1436:	4b0a      	ldr	r3, [pc, #40]	; (1460 <_usart_write_buffer+0x34>)
    1438:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    143a:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    143c:	b29b      	uxth	r3, r3
    143e:	2b00      	cmp	r3, #0
    1440:	d003      	beq.n	144a <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1442:	4b08      	ldr	r3, [pc, #32]	; (1464 <_usart_write_buffer+0x38>)
    1444:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    1446:	2005      	movs	r0, #5
    1448:	e009      	b.n	145e <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    144a:	85f5      	strh	r5, [r6, #46]	; 0x2e
    144c:	4b05      	ldr	r3, [pc, #20]	; (1464 <_usart_write_buffer+0x38>)
    144e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    1450:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1452:	2205      	movs	r2, #5
    1454:	2333      	movs	r3, #51	; 0x33
    1456:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    1458:	3b32      	subs	r3, #50	; 0x32
    145a:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    145c:	2000      	movs	r0, #0
}
    145e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1460:	000009f5 	.word	0x000009f5
    1464:	00000a35 	.word	0x00000a35

00001468 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1468:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    146a:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    146c:	2a00      	cmp	r2, #0
    146e:	d006      	beq.n	147e <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1470:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1472:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1474:	2c00      	cmp	r4, #0
    1476:	d002      	beq.n	147e <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    1478:	4b02      	ldr	r3, [pc, #8]	; (1484 <usart_write_buffer_job+0x1c>)
    147a:	4798      	blx	r3
    147c:	1c03      	adds	r3, r0, #0
}
    147e:	1c18      	adds	r0, r3, #0
    1480:	bd10      	pop	{r4, pc}
    1482:	46c0      	nop			; (mov r8, r8)
    1484:	0000142d 	.word	0x0000142d

00001488 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    148a:	0080      	lsls	r0, r0, #2
    148c:	4b65      	ldr	r3, [pc, #404]	; (1624 <_usart_interrupt_handler+0x19c>)
    148e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1490:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1492:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1494:	2b00      	cmp	r3, #0
    1496:	d1fc      	bne.n	1492 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1498:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    149a:	7da6      	ldrb	r6, [r4, #22]
    149c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    149e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    14a0:	5ceb      	ldrb	r3, [r5, r3]
    14a2:	2230      	movs	r2, #48	; 0x30
    14a4:	5caf      	ldrb	r7, [r5, r2]
    14a6:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    14a8:	07f3      	lsls	r3, r6, #31
    14aa:	d522      	bpl.n	14f2 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    14ac:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    14ae:	b29b      	uxth	r3, r3
    14b0:	2b00      	cmp	r3, #0
    14b2:	d01c      	beq.n	14ee <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    14b4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    14b6:	7813      	ldrb	r3, [r2, #0]
    14b8:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    14ba:	1c51      	adds	r1, r2, #1
    14bc:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    14be:	7969      	ldrb	r1, [r5, #5]
    14c0:	2901      	cmp	r1, #1
    14c2:	d001      	beq.n	14c8 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    14c4:	b29b      	uxth	r3, r3
    14c6:	e004      	b.n	14d2 <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    14c8:	7851      	ldrb	r1, [r2, #1]
    14ca:	0209      	lsls	r1, r1, #8
    14cc:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    14ce:	3202      	adds	r2, #2
    14d0:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    14d2:	05db      	lsls	r3, r3, #23
    14d4:	0ddb      	lsrs	r3, r3, #23
    14d6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    14d8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    14da:	3b01      	subs	r3, #1
    14dc:	b29b      	uxth	r3, r3
    14de:	85eb      	strh	r3, [r5, #46]	; 0x2e
    14e0:	2b00      	cmp	r3, #0
    14e2:	d106      	bne.n	14f2 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    14e4:	3301      	adds	r3, #1
    14e6:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    14e8:	3301      	adds	r3, #1
    14ea:	75a3      	strb	r3, [r4, #22]
    14ec:	e001      	b.n	14f2 <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    14ee:	2301      	movs	r3, #1
    14f0:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    14f2:	07b3      	lsls	r3, r6, #30
    14f4:	d509      	bpl.n	150a <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    14f6:	2302      	movs	r3, #2
    14f8:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    14fa:	2200      	movs	r2, #0
    14fc:	3331      	adds	r3, #49	; 0x31
    14fe:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1500:	07fb      	lsls	r3, r7, #31
    1502:	d502      	bpl.n	150a <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1504:	1c28      	adds	r0, r5, #0
    1506:	68eb      	ldr	r3, [r5, #12]
    1508:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    150a:	0773      	lsls	r3, r6, #29
    150c:	d56a      	bpl.n	15e4 <_usart_interrupt_handler+0x15c>

		if (module->remaining_rx_buffer_length) {
    150e:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1510:	b29b      	uxth	r3, r3
    1512:	2b00      	cmp	r3, #0
    1514:	d064      	beq.n	15e0 <_usart_interrupt_handler+0x158>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1516:	8b63      	ldrh	r3, [r4, #26]
    1518:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    151a:	071a      	lsls	r2, r3, #28
    151c:	d402      	bmi.n	1524 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    151e:	223f      	movs	r2, #63	; 0x3f
    1520:	4013      	ands	r3, r2
    1522:	e001      	b.n	1528 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1524:	2237      	movs	r2, #55	; 0x37
    1526:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1528:	2b00      	cmp	r3, #0
    152a:	d037      	beq.n	159c <_usart_interrupt_handler+0x114>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    152c:	079a      	lsls	r2, r3, #30
    152e:	d507      	bpl.n	1540 <_usart_interrupt_handler+0xb8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1530:	221a      	movs	r2, #26
    1532:	2332      	movs	r3, #50	; 0x32
    1534:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1536:	8b62      	ldrh	r2, [r4, #26]
    1538:	3b30      	subs	r3, #48	; 0x30
    153a:	4313      	orrs	r3, r2
    153c:	8363      	strh	r3, [r4, #26]
    153e:	e027      	b.n	1590 <_usart_interrupt_handler+0x108>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1540:	075a      	lsls	r2, r3, #29
    1542:	d507      	bpl.n	1554 <_usart_interrupt_handler+0xcc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1544:	221e      	movs	r2, #30
    1546:	2332      	movs	r3, #50	; 0x32
    1548:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    154a:	8b62      	ldrh	r2, [r4, #26]
    154c:	3b2e      	subs	r3, #46	; 0x2e
    154e:	4313      	orrs	r3, r2
    1550:	8363      	strh	r3, [r4, #26]
    1552:	e01d      	b.n	1590 <_usart_interrupt_handler+0x108>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1554:	07da      	lsls	r2, r3, #31
    1556:	d507      	bpl.n	1568 <_usart_interrupt_handler+0xe0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1558:	2213      	movs	r2, #19
    155a:	2332      	movs	r3, #50	; 0x32
    155c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    155e:	8b62      	ldrh	r2, [r4, #26]
    1560:	3b31      	subs	r3, #49	; 0x31
    1562:	4313      	orrs	r3, r2
    1564:	8363      	strh	r3, [r4, #26]
    1566:	e013      	b.n	1590 <_usart_interrupt_handler+0x108>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1568:	06da      	lsls	r2, r3, #27
    156a:	d507      	bpl.n	157c <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    156c:	2242      	movs	r2, #66	; 0x42
    156e:	2332      	movs	r3, #50	; 0x32
    1570:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1572:	8b62      	ldrh	r2, [r4, #26]
    1574:	3b22      	subs	r3, #34	; 0x22
    1576:	4313      	orrs	r3, r2
    1578:	8363      	strh	r3, [r4, #26]
    157a:	e009      	b.n	1590 <_usart_interrupt_handler+0x108>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    157c:	2220      	movs	r2, #32
    157e:	421a      	tst	r2, r3
    1580:	d006      	beq.n	1590 <_usart_interrupt_handler+0x108>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1582:	3221      	adds	r2, #33	; 0x21
    1584:	2332      	movs	r3, #50	; 0x32
    1586:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1588:	8b62      	ldrh	r2, [r4, #26]
    158a:	3b12      	subs	r3, #18
    158c:	4313      	orrs	r3, r2
    158e:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1590:	077b      	lsls	r3, r7, #29
    1592:	d527      	bpl.n	15e4 <_usart_interrupt_handler+0x15c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1594:	1c28      	adds	r0, r5, #0
    1596:	696b      	ldr	r3, [r5, #20]
    1598:	4798      	blx	r3
    159a:	e023      	b.n	15e4 <_usart_interrupt_handler+0x15c>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    159c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    159e:	05db      	lsls	r3, r3, #23
    15a0:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    15a2:	b2da      	uxtb	r2, r3
    15a4:	6a69      	ldr	r1, [r5, #36]	; 0x24
    15a6:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    15a8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    15aa:	1c51      	adds	r1, r2, #1
    15ac:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    15ae:	7969      	ldrb	r1, [r5, #5]
    15b0:	2901      	cmp	r1, #1
    15b2:	d104      	bne.n	15be <_usart_interrupt_handler+0x136>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    15b4:	0a1b      	lsrs	r3, r3, #8
    15b6:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    15b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    15ba:	3301      	adds	r3, #1
    15bc:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    15be:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    15c0:	3b01      	subs	r3, #1
    15c2:	b29b      	uxth	r3, r3
    15c4:	85ab      	strh	r3, [r5, #44]	; 0x2c
    15c6:	2b00      	cmp	r3, #0
    15c8:	d10c      	bne.n	15e4 <_usart_interrupt_handler+0x15c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    15ca:	3304      	adds	r3, #4
    15cc:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    15ce:	2200      	movs	r2, #0
    15d0:	332e      	adds	r3, #46	; 0x2e
    15d2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    15d4:	07bb      	lsls	r3, r7, #30
    15d6:	d505      	bpl.n	15e4 <_usart_interrupt_handler+0x15c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    15d8:	1c28      	adds	r0, r5, #0
    15da:	692b      	ldr	r3, [r5, #16]
    15dc:	4798      	blx	r3
    15de:	e001      	b.n	15e4 <_usart_interrupt_handler+0x15c>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    15e0:	2304      	movs	r3, #4
    15e2:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    15e4:	06f3      	lsls	r3, r6, #27
    15e6:	d507      	bpl.n	15f8 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    15e8:	2310      	movs	r3, #16
    15ea:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    15ec:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    15ee:	06fb      	lsls	r3, r7, #27
    15f0:	d502      	bpl.n	15f8 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    15f2:	1c28      	adds	r0, r5, #0
    15f4:	69eb      	ldr	r3, [r5, #28]
    15f6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    15f8:	06b3      	lsls	r3, r6, #26
    15fa:	d507      	bpl.n	160c <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    15fc:	2320      	movs	r3, #32
    15fe:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1600:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1602:	073b      	lsls	r3, r7, #28
    1604:	d502      	bpl.n	160c <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1606:	1c28      	adds	r0, r5, #0
    1608:	69ab      	ldr	r3, [r5, #24]
    160a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    160c:	0733      	lsls	r3, r6, #28
    160e:	d507      	bpl.n	1620 <_usart_interrupt_handler+0x198>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1610:	2308      	movs	r3, #8
    1612:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1614:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1616:	06bb      	lsls	r3, r7, #26
    1618:	d502      	bpl.n	1620 <_usart_interrupt_handler+0x198>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    161a:	6a2b      	ldr	r3, [r5, #32]
    161c:	1c28      	adds	r0, r5, #0
    161e:	4798      	blx	r3
		}
	}
#endif
}
    1620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1622:	46c0      	nop			; (mov r8, r8)
    1624:	2000012c 	.word	0x2000012c

00001628 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1628:	b508      	push	{r3, lr}
	switch (clock_source) {
    162a:	2808      	cmp	r0, #8
    162c:	d803      	bhi.n	1636 <system_clock_source_get_hz+0xe>
    162e:	0080      	lsls	r0, r0, #2
    1630:	4b1b      	ldr	r3, [pc, #108]	; (16a0 <system_clock_source_get_hz+0x78>)
    1632:	581b      	ldr	r3, [r3, r0]
    1634:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1636:	2000      	movs	r0, #0
    1638:	e031      	b.n	169e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    163a:	4b1a      	ldr	r3, [pc, #104]	; (16a4 <system_clock_source_get_hz+0x7c>)
    163c:	6918      	ldr	r0, [r3, #16]
    163e:	e02e      	b.n	169e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1640:	4b19      	ldr	r3, [pc, #100]	; (16a8 <system_clock_source_get_hz+0x80>)
    1642:	6a18      	ldr	r0, [r3, #32]
    1644:	0580      	lsls	r0, r0, #22
    1646:	0f80      	lsrs	r0, r0, #30
    1648:	4b18      	ldr	r3, [pc, #96]	; (16ac <system_clock_source_get_hz+0x84>)
    164a:	40c3      	lsrs	r3, r0
    164c:	1c18      	adds	r0, r3, #0
    164e:	e026      	b.n	169e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1650:	4b14      	ldr	r3, [pc, #80]	; (16a4 <system_clock_source_get_hz+0x7c>)
    1652:	6958      	ldr	r0, [r3, #20]
    1654:	e023      	b.n	169e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1656:	4b13      	ldr	r3, [pc, #76]	; (16a4 <system_clock_source_get_hz+0x7c>)
    1658:	681b      	ldr	r3, [r3, #0]
    165a:	2002      	movs	r0, #2
    165c:	4018      	ands	r0, r3
    165e:	d01e      	beq.n	169e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1660:	4911      	ldr	r1, [pc, #68]	; (16a8 <system_clock_source_get_hz+0x80>)
    1662:	2210      	movs	r2, #16
    1664:	68cb      	ldr	r3, [r1, #12]
    1666:	421a      	tst	r2, r3
    1668:	d0fc      	beq.n	1664 <system_clock_source_get_hz+0x3c>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    166a:	4b0e      	ldr	r3, [pc, #56]	; (16a4 <system_clock_source_get_hz+0x7c>)
    166c:	681b      	ldr	r3, [r3, #0]
    166e:	075b      	lsls	r3, r3, #29
    1670:	d514      	bpl.n	169c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1672:	2000      	movs	r0, #0
    1674:	4b0e      	ldr	r3, [pc, #56]	; (16b0 <system_clock_source_get_hz+0x88>)
    1676:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1678:	4b0a      	ldr	r3, [pc, #40]	; (16a4 <system_clock_source_get_hz+0x7c>)
    167a:	689b      	ldr	r3, [r3, #8]
    167c:	041b      	lsls	r3, r3, #16
    167e:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1680:	4358      	muls	r0, r3
    1682:	e00c      	b.n	169e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1684:	2350      	movs	r3, #80	; 0x50
    1686:	4a08      	ldr	r2, [pc, #32]	; (16a8 <system_clock_source_get_hz+0x80>)
    1688:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    168a:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    168c:	075b      	lsls	r3, r3, #29
    168e:	d506      	bpl.n	169e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1690:	4b04      	ldr	r3, [pc, #16]	; (16a4 <system_clock_source_get_hz+0x7c>)
    1692:	68d8      	ldr	r0, [r3, #12]
    1694:	e003      	b.n	169e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1696:	2080      	movs	r0, #128	; 0x80
    1698:	0200      	lsls	r0, r0, #8
    169a:	e000      	b.n	169e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    169c:	4805      	ldr	r0, [pc, #20]	; (16b4 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    169e:	bd08      	pop	{r3, pc}
    16a0:	00002ea4 	.word	0x00002ea4
    16a4:	200000e0 	.word	0x200000e0
    16a8:	40000800 	.word	0x40000800
    16ac:	007a1200 	.word	0x007a1200
    16b0:	00001a81 	.word	0x00001a81
    16b4:	02dc6c00 	.word	0x02dc6c00

000016b8 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    16b8:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    16ba:	4c0c      	ldr	r4, [pc, #48]	; (16ec <system_clock_source_osc8m_set_config+0x34>)
    16bc:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    16be:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    16c0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    16c2:	7842      	ldrb	r2, [r0, #1]
    16c4:	2001      	movs	r0, #1
    16c6:	4002      	ands	r2, r0
    16c8:	0192      	lsls	r2, r2, #6
    16ca:	2640      	movs	r6, #64	; 0x40
    16cc:	43b3      	bics	r3, r6
    16ce:	4313      	orrs	r3, r2
    16d0:	1c02      	adds	r2, r0, #0
    16d2:	402a      	ands	r2, r5
    16d4:	01d2      	lsls	r2, r2, #7
    16d6:	307f      	adds	r0, #127	; 0x7f
    16d8:	4383      	bics	r3, r0
    16da:	4313      	orrs	r3, r2
    16dc:	2203      	movs	r2, #3
    16de:	400a      	ands	r2, r1
    16e0:	0212      	lsls	r2, r2, #8
    16e2:	4903      	ldr	r1, [pc, #12]	; (16f0 <system_clock_source_osc8m_set_config+0x38>)
    16e4:	400b      	ands	r3, r1
    16e6:	4313      	orrs	r3, r2
    16e8:	6223      	str	r3, [r4, #32]
}
    16ea:	bd70      	pop	{r4, r5, r6, pc}
    16ec:	40000800 	.word	0x40000800
    16f0:	fffffcff 	.word	0xfffffcff

000016f4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    16f4:	2808      	cmp	r0, #8
    16f6:	d803      	bhi.n	1700 <system_clock_source_enable+0xc>
    16f8:	0080      	lsls	r0, r0, #2
    16fa:	4b22      	ldr	r3, [pc, #136]	; (1784 <system_clock_source_enable+0x90>)
    16fc:	581b      	ldr	r3, [r3, r0]
    16fe:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1700:	2017      	movs	r0, #23
    1702:	e03e      	b.n	1782 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1704:	4a20      	ldr	r2, [pc, #128]	; (1788 <system_clock_source_enable+0x94>)
    1706:	6a11      	ldr	r1, [r2, #32]
    1708:	2302      	movs	r3, #2
    170a:	430b      	orrs	r3, r1
    170c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    170e:	2000      	movs	r0, #0
    1710:	e037      	b.n	1782 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1712:	4a1d      	ldr	r2, [pc, #116]	; (1788 <system_clock_source_enable+0x94>)
    1714:	6991      	ldr	r1, [r2, #24]
    1716:	2302      	movs	r3, #2
    1718:	430b      	orrs	r3, r1
    171a:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    171c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    171e:	e030      	b.n	1782 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1720:	4a19      	ldr	r2, [pc, #100]	; (1788 <system_clock_source_enable+0x94>)
    1722:	8a11      	ldrh	r1, [r2, #16]
    1724:	2302      	movs	r3, #2
    1726:	430b      	orrs	r3, r1
    1728:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    172a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    172c:	e029      	b.n	1782 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    172e:	4a16      	ldr	r2, [pc, #88]	; (1788 <system_clock_source_enable+0x94>)
    1730:	8a91      	ldrh	r1, [r2, #20]
    1732:	2302      	movs	r3, #2
    1734:	430b      	orrs	r3, r1
    1736:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1738:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    173a:	e022      	b.n	1782 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    173c:	4b13      	ldr	r3, [pc, #76]	; (178c <system_clock_source_enable+0x98>)
    173e:	6819      	ldr	r1, [r3, #0]
    1740:	2202      	movs	r2, #2
    1742:	430a      	orrs	r2, r1
    1744:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    1746:	681a      	ldr	r2, [r3, #0]
    1748:	4b11      	ldr	r3, [pc, #68]	; (1790 <system_clock_source_enable+0x9c>)
    174a:	4013      	ands	r3, r2
    174c:	4a0e      	ldr	r2, [pc, #56]	; (1788 <system_clock_source_enable+0x94>)
    174e:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1750:	1c11      	adds	r1, r2, #0
    1752:	2210      	movs	r2, #16
    1754:	68cb      	ldr	r3, [r1, #12]
    1756:	421a      	tst	r2, r3
    1758:	d0fc      	beq.n	1754 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    175a:	4a0c      	ldr	r2, [pc, #48]	; (178c <system_clock_source_enable+0x98>)
    175c:	6891      	ldr	r1, [r2, #8]
    175e:	4b0a      	ldr	r3, [pc, #40]	; (1788 <system_clock_source_enable+0x94>)
    1760:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1762:	6851      	ldr	r1, [r2, #4]
    1764:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1766:	6812      	ldr	r2, [r2, #0]
    1768:	b292      	uxth	r2, r2
    176a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    176c:	2000      	movs	r0, #0
    176e:	e008      	b.n	1782 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1770:	4905      	ldr	r1, [pc, #20]	; (1788 <system_clock_source_enable+0x94>)
    1772:	2244      	movs	r2, #68	; 0x44
    1774:	5c88      	ldrb	r0, [r1, r2]
    1776:	2302      	movs	r3, #2
    1778:	4303      	orrs	r3, r0
    177a:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    177c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    177e:	e000      	b.n	1782 <system_clock_source_enable+0x8e>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1780:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1782:	4770      	bx	lr
    1784:	00002ec8 	.word	0x00002ec8
    1788:	40000800 	.word	0x40000800
    178c:	200000e0 	.word	0x200000e0
    1790:	0000ff7f 	.word	0x0000ff7f

00001794 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1794:	b530      	push	{r4, r5, lr}
    1796:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1798:	22c2      	movs	r2, #194	; 0xc2
    179a:	00d2      	lsls	r2, r2, #3
    179c:	4b1a      	ldr	r3, [pc, #104]	; (1808 <system_clock_init+0x74>)
    179e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    17a0:	4a1a      	ldr	r2, [pc, #104]	; (180c <system_clock_init+0x78>)
    17a2:	6853      	ldr	r3, [r2, #4]
    17a4:	211e      	movs	r1, #30
    17a6:	438b      	bics	r3, r1
    17a8:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    17aa:	2301      	movs	r3, #1
    17ac:	466a      	mov	r2, sp
    17ae:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    17b0:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    17b2:	4d17      	ldr	r5, [pc, #92]	; (1810 <system_clock_init+0x7c>)
    17b4:	b2e0      	uxtb	r0, r4
    17b6:	4669      	mov	r1, sp
    17b8:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    17ba:	3401      	adds	r4, #1
    17bc:	2c25      	cmp	r4, #37	; 0x25
    17be:	d1f9      	bne.n	17b4 <system_clock_init+0x20>
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    17c0:	a803      	add	r0, sp, #12
    17c2:	2400      	movs	r4, #0
    17c4:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    17c6:	2501      	movs	r5, #1
    17c8:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    17ca:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    17cc:	4b11      	ldr	r3, [pc, #68]	; (1814 <system_clock_init+0x80>)
    17ce:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    17d0:	2006      	movs	r0, #6
    17d2:	4b11      	ldr	r3, [pc, #68]	; (1818 <system_clock_init+0x84>)
    17d4:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    17d6:	4b11      	ldr	r3, [pc, #68]	; (181c <system_clock_init+0x88>)
    17d8:	4798      	blx	r3
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    17da:	4b11      	ldr	r3, [pc, #68]	; (1820 <system_clock_init+0x8c>)
    17dc:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    17de:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    17e0:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    17e2:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    17e4:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    17e6:	466b      	mov	r3, sp
    17e8:	705c      	strb	r4, [r3, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    17ea:	2306      	movs	r3, #6
    17ec:	466a      	mov	r2, sp
    17ee:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    17f0:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    17f2:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    17f4:	2000      	movs	r0, #0
    17f6:	4669      	mov	r1, sp
    17f8:	4b0a      	ldr	r3, [pc, #40]	; (1824 <system_clock_init+0x90>)
    17fa:	4798      	blx	r3
    17fc:	2000      	movs	r0, #0
    17fe:	4b0a      	ldr	r3, [pc, #40]	; (1828 <system_clock_init+0x94>)
    1800:	4798      	blx	r3
#endif
}
    1802:	b005      	add	sp, #20
    1804:	bd30      	pop	{r4, r5, pc}
    1806:	46c0      	nop			; (mov r8, r8)
    1808:	40000800 	.word	0x40000800
    180c:	41004000 	.word	0x41004000
    1810:	00001a65 	.word	0x00001a65
    1814:	000016b9 	.word	0x000016b9
    1818:	000016f5 	.word	0x000016f5
    181c:	0000182d 	.word	0x0000182d
    1820:	40000400 	.word	0x40000400
    1824:	00001851 	.word	0x00001851
    1828:	00001909 	.word	0x00001909

0000182c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    182c:	4a06      	ldr	r2, [pc, #24]	; (1848 <system_gclk_init+0x1c>)
    182e:	6991      	ldr	r1, [r2, #24]
    1830:	2308      	movs	r3, #8
    1832:	430b      	orrs	r3, r1
    1834:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1836:	2201      	movs	r2, #1
    1838:	4b04      	ldr	r3, [pc, #16]	; (184c <system_gclk_init+0x20>)
    183a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    183c:	1c19      	adds	r1, r3, #0
    183e:	780b      	ldrb	r3, [r1, #0]
    1840:	4213      	tst	r3, r2
    1842:	d1fc      	bne.n	183e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1844:	4770      	bx	lr
    1846:	46c0      	nop			; (mov r8, r8)
    1848:	40000400 	.word	0x40000400
    184c:	40000c00 	.word	0x40000c00

00001850 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1850:	b570      	push	{r4, r5, r6, lr}
    1852:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1854:	1c04      	adds	r4, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1856:	780d      	ldrb	r5, [r1, #0]
    1858:	022d      	lsls	r5, r5, #8
    185a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    185c:	784b      	ldrb	r3, [r1, #1]
    185e:	2b00      	cmp	r3, #0
    1860:	d002      	beq.n	1868 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1862:	2380      	movs	r3, #128	; 0x80
    1864:	02db      	lsls	r3, r3, #11
    1866:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1868:	7a4b      	ldrb	r3, [r1, #9]
    186a:	2b00      	cmp	r3, #0
    186c:	d002      	beq.n	1874 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    186e:	2380      	movs	r3, #128	; 0x80
    1870:	031b      	lsls	r3, r3, #12
    1872:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1874:	6848      	ldr	r0, [r1, #4]
    1876:	2801      	cmp	r0, #1
    1878:	d918      	bls.n	18ac <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    187a:	1e43      	subs	r3, r0, #1
    187c:	4218      	tst	r0, r3
    187e:	d110      	bne.n	18a2 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1880:	2802      	cmp	r0, #2
    1882:	d906      	bls.n	1892 <system_gclk_gen_set_config+0x42>
    1884:	2302      	movs	r3, #2
    1886:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1888:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    188a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    188c:	4298      	cmp	r0, r3
    188e:	d8fb      	bhi.n	1888 <system_gclk_gen_set_config+0x38>
    1890:	e000      	b.n	1894 <system_gclk_gen_set_config+0x44>
    1892:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1894:	0212      	lsls	r2, r2, #8
    1896:	4332      	orrs	r2, r6
    1898:	1c14      	adds	r4, r2, #0
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    189a:	2380      	movs	r3, #128	; 0x80
    189c:	035b      	lsls	r3, r3, #13
    189e:	431d      	orrs	r5, r3
    18a0:	e004      	b.n	18ac <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    18a2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    18a4:	4334      	orrs	r4, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    18a6:	2380      	movs	r3, #128	; 0x80
    18a8:	029b      	lsls	r3, r3, #10
    18aa:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    18ac:	7a0b      	ldrb	r3, [r1, #8]
    18ae:	2b00      	cmp	r3, #0
    18b0:	d002      	beq.n	18b8 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    18b2:	2380      	movs	r3, #128	; 0x80
    18b4:	039b      	lsls	r3, r3, #14
    18b6:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18b8:	4a0f      	ldr	r2, [pc, #60]	; (18f8 <system_gclk_gen_set_config+0xa8>)
    18ba:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    18bc:	b25b      	sxtb	r3, r3
    18be:	2b00      	cmp	r3, #0
    18c0:	dbfb      	blt.n	18ba <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18c2:	4b0e      	ldr	r3, [pc, #56]	; (18fc <system_gclk_gen_set_config+0xac>)
    18c4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    18c6:	4b0e      	ldr	r3, [pc, #56]	; (1900 <system_gclk_gen_set_config+0xb0>)
    18c8:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18ca:	4a0b      	ldr	r2, [pc, #44]	; (18f8 <system_gclk_gen_set_config+0xa8>)
    18cc:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    18ce:	b25b      	sxtb	r3, r3
    18d0:	2b00      	cmp	r3, #0
    18d2:	dbfb      	blt.n	18cc <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    18d4:	4b08      	ldr	r3, [pc, #32]	; (18f8 <system_gclk_gen_set_config+0xa8>)
    18d6:	609c      	str	r4, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18d8:	1c1a      	adds	r2, r3, #0
    18da:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    18dc:	b25b      	sxtb	r3, r3
    18de:	2b00      	cmp	r3, #0
    18e0:	dbfb      	blt.n	18da <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    18e2:	4a05      	ldr	r2, [pc, #20]	; (18f8 <system_gclk_gen_set_config+0xa8>)
    18e4:	6851      	ldr	r1, [r2, #4]
    18e6:	2380      	movs	r3, #128	; 0x80
    18e8:	025b      	lsls	r3, r3, #9
    18ea:	400b      	ands	r3, r1
    18ec:	431d      	orrs	r5, r3
    18ee:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    18f0:	4b04      	ldr	r3, [pc, #16]	; (1904 <system_gclk_gen_set_config+0xb4>)
    18f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18f4:	bd70      	pop	{r4, r5, r6, pc}
    18f6:	46c0      	nop			; (mov r8, r8)
    18f8:	40000c00 	.word	0x40000c00
    18fc:	000009f5 	.word	0x000009f5
    1900:	40000c08 	.word	0x40000c08
    1904:	00000a35 	.word	0x00000a35

00001908 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1908:	b510      	push	{r4, lr}
    190a:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    190c:	4a0b      	ldr	r2, [pc, #44]	; (193c <system_gclk_gen_enable+0x34>)
    190e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1910:	b25b      	sxtb	r3, r3
    1912:	2b00      	cmp	r3, #0
    1914:	dbfb      	blt.n	190e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1916:	4b0a      	ldr	r3, [pc, #40]	; (1940 <system_gclk_gen_enable+0x38>)
    1918:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    191a:	4b0a      	ldr	r3, [pc, #40]	; (1944 <system_gclk_gen_enable+0x3c>)
    191c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    191e:	4a07      	ldr	r2, [pc, #28]	; (193c <system_gclk_gen_enable+0x34>)
    1920:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1922:	b25b      	sxtb	r3, r3
    1924:	2b00      	cmp	r3, #0
    1926:	dbfb      	blt.n	1920 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1928:	4a04      	ldr	r2, [pc, #16]	; (193c <system_gclk_gen_enable+0x34>)
    192a:	6853      	ldr	r3, [r2, #4]
    192c:	2180      	movs	r1, #128	; 0x80
    192e:	0249      	lsls	r1, r1, #9
    1930:	430b      	orrs	r3, r1
    1932:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1934:	4b04      	ldr	r3, [pc, #16]	; (1948 <system_gclk_gen_enable+0x40>)
    1936:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1938:	bd10      	pop	{r4, pc}
    193a:	46c0      	nop			; (mov r8, r8)
    193c:	40000c00 	.word	0x40000c00
    1940:	000009f5 	.word	0x000009f5
    1944:	40000c04 	.word	0x40000c04
    1948:	00000a35 	.word	0x00000a35

0000194c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    194c:	b570      	push	{r4, r5, r6, lr}
    194e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1950:	4a1a      	ldr	r2, [pc, #104]	; (19bc <system_gclk_gen_get_hz+0x70>)
    1952:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1954:	b25b      	sxtb	r3, r3
    1956:	2b00      	cmp	r3, #0
    1958:	dbfb      	blt.n	1952 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    195a:	4b19      	ldr	r3, [pc, #100]	; (19c0 <system_gclk_gen_get_hz+0x74>)
    195c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    195e:	4b19      	ldr	r3, [pc, #100]	; (19c4 <system_gclk_gen_get_hz+0x78>)
    1960:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1962:	4a16      	ldr	r2, [pc, #88]	; (19bc <system_gclk_gen_get_hz+0x70>)
    1964:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1966:	b25b      	sxtb	r3, r3
    1968:	2b00      	cmp	r3, #0
    196a:	dbfb      	blt.n	1964 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    196c:	4e13      	ldr	r6, [pc, #76]	; (19bc <system_gclk_gen_get_hz+0x70>)
    196e:	6870      	ldr	r0, [r6, #4]
    1970:	04c0      	lsls	r0, r0, #19
    1972:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1974:	4b14      	ldr	r3, [pc, #80]	; (19c8 <system_gclk_gen_get_hz+0x7c>)
    1976:	4798      	blx	r3
    1978:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    197a:	4b12      	ldr	r3, [pc, #72]	; (19c4 <system_gclk_gen_get_hz+0x78>)
    197c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    197e:	6876      	ldr	r6, [r6, #4]
    1980:	02f6      	lsls	r6, r6, #11
    1982:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1984:	4b11      	ldr	r3, [pc, #68]	; (19cc <system_gclk_gen_get_hz+0x80>)
    1986:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1988:	4a0c      	ldr	r2, [pc, #48]	; (19bc <system_gclk_gen_get_hz+0x70>)
    198a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    198c:	b25b      	sxtb	r3, r3
    198e:	2b00      	cmp	r3, #0
    1990:	dbfb      	blt.n	198a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1992:	4b0a      	ldr	r3, [pc, #40]	; (19bc <system_gclk_gen_get_hz+0x70>)
    1994:	689c      	ldr	r4, [r3, #8]
    1996:	0a24      	lsrs	r4, r4, #8
    1998:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    199a:	4b0d      	ldr	r3, [pc, #52]	; (19d0 <system_gclk_gen_get_hz+0x84>)
    199c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    199e:	2e00      	cmp	r6, #0
    19a0:	d107      	bne.n	19b2 <system_gclk_gen_get_hz+0x66>
    19a2:	2c01      	cmp	r4, #1
    19a4:	d907      	bls.n	19b6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    19a6:	1c28      	adds	r0, r5, #0
    19a8:	1c21      	adds	r1, r4, #0
    19aa:	4b0a      	ldr	r3, [pc, #40]	; (19d4 <system_gclk_gen_get_hz+0x88>)
    19ac:	4798      	blx	r3
    19ae:	1c05      	adds	r5, r0, #0
    19b0:	e001      	b.n	19b6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    19b2:	3401      	adds	r4, #1
    19b4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    19b6:	1c28      	adds	r0, r5, #0
    19b8:	bd70      	pop	{r4, r5, r6, pc}
    19ba:	46c0      	nop			; (mov r8, r8)
    19bc:	40000c00 	.word	0x40000c00
    19c0:	000009f5 	.word	0x000009f5
    19c4:	40000c04 	.word	0x40000c04
    19c8:	00001629 	.word	0x00001629
    19cc:	40000c08 	.word	0x40000c08
    19d0:	00000a35 	.word	0x00000a35
    19d4:	000021a9 	.word	0x000021a9

000019d8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    19d8:	b510      	push	{r4, lr}
    19da:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19dc:	4b06      	ldr	r3, [pc, #24]	; (19f8 <system_gclk_chan_enable+0x20>)
    19de:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19e0:	4b06      	ldr	r3, [pc, #24]	; (19fc <system_gclk_chan_enable+0x24>)
    19e2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    19e4:	4a06      	ldr	r2, [pc, #24]	; (1a00 <system_gclk_chan_enable+0x28>)
    19e6:	8851      	ldrh	r1, [r2, #2]
    19e8:	2380      	movs	r3, #128	; 0x80
    19ea:	01db      	lsls	r3, r3, #7
    19ec:	430b      	orrs	r3, r1
    19ee:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19f0:	4b04      	ldr	r3, [pc, #16]	; (1a04 <system_gclk_chan_enable+0x2c>)
    19f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19f4:	bd10      	pop	{r4, pc}
    19f6:	46c0      	nop			; (mov r8, r8)
    19f8:	000009f5 	.word	0x000009f5
    19fc:	40000c02 	.word	0x40000c02
    1a00:	40000c00 	.word	0x40000c00
    1a04:	00000a35 	.word	0x00000a35

00001a08 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1a08:	b510      	push	{r4, lr}
    1a0a:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a0c:	4b0f      	ldr	r3, [pc, #60]	; (1a4c <system_gclk_chan_disable+0x44>)
    1a0e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a10:	4b0f      	ldr	r3, [pc, #60]	; (1a50 <system_gclk_chan_disable+0x48>)
    1a12:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1a14:	4b0f      	ldr	r3, [pc, #60]	; (1a54 <system_gclk_chan_disable+0x4c>)
    1a16:	885a      	ldrh	r2, [r3, #2]
    1a18:	0512      	lsls	r2, r2, #20
    1a1a:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1a1c:	8859      	ldrh	r1, [r3, #2]
    1a1e:	4a0e      	ldr	r2, [pc, #56]	; (1a58 <system_gclk_chan_disable+0x50>)
    1a20:	400a      	ands	r2, r1
    1a22:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1a24:	8859      	ldrh	r1, [r3, #2]
    1a26:	4a0d      	ldr	r2, [pc, #52]	; (1a5c <system_gclk_chan_disable+0x54>)
    1a28:	400a      	ands	r2, r1
    1a2a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1a2c:	1c19      	adds	r1, r3, #0
    1a2e:	2280      	movs	r2, #128	; 0x80
    1a30:	01d2      	lsls	r2, r2, #7
    1a32:	884b      	ldrh	r3, [r1, #2]
    1a34:	4213      	tst	r3, r2
    1a36:	d1fc      	bne.n	1a32 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1a38:	4906      	ldr	r1, [pc, #24]	; (1a54 <system_gclk_chan_disable+0x4c>)
    1a3a:	0202      	lsls	r2, r0, #8
    1a3c:	8848      	ldrh	r0, [r1, #2]
    1a3e:	4b06      	ldr	r3, [pc, #24]	; (1a58 <system_gclk_chan_disable+0x50>)
    1a40:	4003      	ands	r3, r0
    1a42:	4313      	orrs	r3, r2
    1a44:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a46:	4b06      	ldr	r3, [pc, #24]	; (1a60 <system_gclk_chan_disable+0x58>)
    1a48:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a4a:	bd10      	pop	{r4, pc}
    1a4c:	000009f5 	.word	0x000009f5
    1a50:	40000c02 	.word	0x40000c02
    1a54:	40000c00 	.word	0x40000c00
    1a58:	fffff0ff 	.word	0xfffff0ff
    1a5c:	ffffbfff 	.word	0xffffbfff
    1a60:	00000a35 	.word	0x00000a35

00001a64 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1a64:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1a66:	780c      	ldrb	r4, [r1, #0]
    1a68:	0224      	lsls	r4, r4, #8
    1a6a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1a6c:	4b02      	ldr	r3, [pc, #8]	; (1a78 <system_gclk_chan_set_config+0x14>)
    1a6e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1a70:	b2a4      	uxth	r4, r4
    1a72:	4b02      	ldr	r3, [pc, #8]	; (1a7c <system_gclk_chan_set_config+0x18>)
    1a74:	805c      	strh	r4, [r3, #2]
}
    1a76:	bd10      	pop	{r4, pc}
    1a78:	00001a09 	.word	0x00001a09
    1a7c:	40000c00 	.word	0x40000c00

00001a80 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1a80:	b510      	push	{r4, lr}
    1a82:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a84:	4b06      	ldr	r3, [pc, #24]	; (1aa0 <system_gclk_chan_get_hz+0x20>)
    1a86:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a88:	4b06      	ldr	r3, [pc, #24]	; (1aa4 <system_gclk_chan_get_hz+0x24>)
    1a8a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1a8c:	4b06      	ldr	r3, [pc, #24]	; (1aa8 <system_gclk_chan_get_hz+0x28>)
    1a8e:	885c      	ldrh	r4, [r3, #2]
    1a90:	0524      	lsls	r4, r4, #20
    1a92:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a94:	4b05      	ldr	r3, [pc, #20]	; (1aac <system_gclk_chan_get_hz+0x2c>)
    1a96:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1a98:	1c20      	adds	r0, r4, #0
    1a9a:	4b05      	ldr	r3, [pc, #20]	; (1ab0 <system_gclk_chan_get_hz+0x30>)
    1a9c:	4798      	blx	r3
}
    1a9e:	bd10      	pop	{r4, pc}
    1aa0:	000009f5 	.word	0x000009f5
    1aa4:	40000c02 	.word	0x40000c02
    1aa8:	40000c00 	.word	0x40000c00
    1aac:	00000a35 	.word	0x00000a35
    1ab0:	0000194d 	.word	0x0000194d

00001ab4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1ab4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1ab6:	78d3      	ldrb	r3, [r2, #3]
    1ab8:	2b00      	cmp	r3, #0
    1aba:	d11e      	bne.n	1afa <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1abc:	7814      	ldrb	r4, [r2, #0]
    1abe:	2c80      	cmp	r4, #128	; 0x80
    1ac0:	d004      	beq.n	1acc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1ac2:	0624      	lsls	r4, r4, #24
    1ac4:	2380      	movs	r3, #128	; 0x80
    1ac6:	025b      	lsls	r3, r3, #9
    1ac8:	431c      	orrs	r4, r3
    1aca:	e000      	b.n	1ace <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1acc:	2400      	movs	r4, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1ace:	7853      	ldrb	r3, [r2, #1]
    1ad0:	2502      	movs	r5, #2
    1ad2:	43ab      	bics	r3, r5
    1ad4:	d10a      	bne.n	1aec <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1ad6:	7893      	ldrb	r3, [r2, #2]
    1ad8:	2b00      	cmp	r3, #0
    1ada:	d103      	bne.n	1ae4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1adc:	2380      	movs	r3, #128	; 0x80
    1ade:	029b      	lsls	r3, r3, #10
    1ae0:	431c      	orrs	r4, r3
    1ae2:	e002      	b.n	1aea <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1ae4:	23c0      	movs	r3, #192	; 0xc0
    1ae6:	02db      	lsls	r3, r3, #11
    1ae8:	431c      	orrs	r4, r3
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1aea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1aec:	7853      	ldrb	r3, [r2, #1]
    1aee:	3b01      	subs	r3, #1
    1af0:	2b01      	cmp	r3, #1
    1af2:	d812      	bhi.n	1b1a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1af4:	4b18      	ldr	r3, [pc, #96]	; (1b58 <_system_pinmux_config+0xa4>)
    1af6:	401c      	ands	r4, r3
    1af8:	e00f      	b.n	1b1a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1afa:	6041      	str	r1, [r0, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1afc:	040b      	lsls	r3, r1, #16
    1afe:	0c1b      	lsrs	r3, r3, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1b00:	24a0      	movs	r4, #160	; 0xa0
    1b02:	05e4      	lsls	r4, r4, #23
    1b04:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1b06:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1b08:	0c0b      	lsrs	r3, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1b0a:	24d0      	movs	r4, #208	; 0xd0
    1b0c:	0624      	lsls	r4, r4, #24
    1b0e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1b10:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1b12:	78d3      	ldrb	r3, [r2, #3]
    1b14:	2b00      	cmp	r3, #0
    1b16:	d018      	beq.n	1b4a <_system_pinmux_config+0x96>
    1b18:	e01c      	b.n	1b54 <_system_pinmux_config+0xa0>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1b1a:	040b      	lsls	r3, r1, #16
    1b1c:	0c1b      	lsrs	r3, r3, #16
    1b1e:	25a0      	movs	r5, #160	; 0xa0
    1b20:	05ed      	lsls	r5, r5, #23
    1b22:	432b      	orrs	r3, r5

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1b24:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1b26:	6283      	str	r3, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1b28:	0c0b      	lsrs	r3, r1, #16
    1b2a:	25d0      	movs	r5, #208	; 0xd0
    1b2c:	062d      	lsls	r5, r5, #24
    1b2e:	432b      	orrs	r3, r5

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1b30:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1b32:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1b34:	78d3      	ldrb	r3, [r2, #3]
    1b36:	2b00      	cmp	r3, #0
    1b38:	d10c      	bne.n	1b54 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1b3a:	0363      	lsls	r3, r4, #13
    1b3c:	d505      	bpl.n	1b4a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1b3e:	7893      	ldrb	r3, [r2, #2]
    1b40:	2b01      	cmp	r3, #1
    1b42:	d101      	bne.n	1b48 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    1b44:	6181      	str	r1, [r0, #24]
    1b46:	e000      	b.n	1b4a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    1b48:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1b4a:	7853      	ldrb	r3, [r2, #1]
    1b4c:	3b01      	subs	r3, #1
    1b4e:	2b01      	cmp	r3, #1
    1b50:	d800      	bhi.n	1b54 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1b52:	6081      	str	r1, [r0, #8]
		}
	}
}
    1b54:	bd30      	pop	{r4, r5, pc}
    1b56:	46c0      	nop			; (mov r8, r8)
    1b58:	fffbffff 	.word	0xfffbffff

00001b5c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1b5c:	b508      	push	{r3, lr}
    1b5e:	1c03      	adds	r3, r0, #0
    1b60:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1b62:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1b64:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1b66:	2900      	cmp	r1, #0
    1b68:	d104      	bne.n	1b74 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    1b6a:	0958      	lsrs	r0, r3, #5
    1b6c:	01c0      	lsls	r0, r0, #7
    1b6e:	4905      	ldr	r1, [pc, #20]	; (1b84 <system_pinmux_pin_set_config+0x28>)
    1b70:	468c      	mov	ip, r1
    1b72:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1b74:	211f      	movs	r1, #31
    1b76:	400b      	ands	r3, r1
    1b78:	391e      	subs	r1, #30
    1b7a:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1b7c:	4b02      	ldr	r3, [pc, #8]	; (1b88 <system_pinmux_pin_set_config+0x2c>)
    1b7e:	4798      	blx	r3
}
    1b80:	bd08      	pop	{r3, pc}
    1b82:	46c0      	nop			; (mov r8, r8)
    1b84:	41004400 	.word	0x41004400
    1b88:	00001ab5 	.word	0x00001ab5

00001b8c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1b8c:	4770      	bx	lr
    1b8e:	46c0      	nop			; (mov r8, r8)

00001b90 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1b90:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1b92:	4b04      	ldr	r3, [pc, #16]	; (1ba4 <system_init+0x14>)
    1b94:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1b96:	4b04      	ldr	r3, [pc, #16]	; (1ba8 <system_init+0x18>)
    1b98:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1b9a:	4b04      	ldr	r3, [pc, #16]	; (1bac <system_init+0x1c>)
    1b9c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1b9e:	4b04      	ldr	r3, [pc, #16]	; (1bb0 <system_init+0x20>)
    1ba0:	4798      	blx	r3
}
    1ba2:	bd08      	pop	{r3, pc}
    1ba4:	00001795 	.word	0x00001795
    1ba8:	00000a65 	.word	0x00000a65
    1bac:	00001b8d 	.word	0x00001b8d
    1bb0:	00001b8d 	.word	0x00001b8d

00001bb4 <Dummy_Handler>:
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
        while (1) {
        }
    1bb4:	e7fe      	b.n	1bb4 <Dummy_Handler>
    1bb6:	46c0      	nop			; (mov r8, r8)

00001bb8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1bb8:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1bba:	4b2e      	ldr	r3, [pc, #184]	; (1c74 <Reset_Handler+0xbc>)
    1bbc:	4a2e      	ldr	r2, [pc, #184]	; (1c78 <Reset_Handler+0xc0>)
    1bbe:	429a      	cmp	r2, r3
    1bc0:	d003      	beq.n	1bca <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1bc2:	4b2e      	ldr	r3, [pc, #184]	; (1c7c <Reset_Handler+0xc4>)
    1bc4:	4a2b      	ldr	r2, [pc, #172]	; (1c74 <Reset_Handler+0xbc>)
    1bc6:	429a      	cmp	r2, r3
    1bc8:	d304      	bcc.n	1bd4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1bca:	4b2d      	ldr	r3, [pc, #180]	; (1c80 <Reset_Handler+0xc8>)
    1bcc:	4a2d      	ldr	r2, [pc, #180]	; (1c84 <Reset_Handler+0xcc>)
    1bce:	429a      	cmp	r2, r3
    1bd0:	d310      	bcc.n	1bf4 <Reset_Handler+0x3c>
    1bd2:	e01e      	b.n	1c12 <Reset_Handler+0x5a>
    1bd4:	4a2c      	ldr	r2, [pc, #176]	; (1c88 <Reset_Handler+0xd0>)
    1bd6:	4b29      	ldr	r3, [pc, #164]	; (1c7c <Reset_Handler+0xc4>)
    1bd8:	3303      	adds	r3, #3
    1bda:	1a9b      	subs	r3, r3, r2
    1bdc:	089b      	lsrs	r3, r3, #2
    1bde:	3301      	adds	r3, #1
    1be0:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1be2:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    1be4:	4823      	ldr	r0, [pc, #140]	; (1c74 <Reset_Handler+0xbc>)
    1be6:	4924      	ldr	r1, [pc, #144]	; (1c78 <Reset_Handler+0xc0>)
    1be8:	588c      	ldr	r4, [r1, r2]
    1bea:	5084      	str	r4, [r0, r2]
    1bec:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1bee:	429a      	cmp	r2, r3
    1bf0:	d1fa      	bne.n	1be8 <Reset_Handler+0x30>
    1bf2:	e7ea      	b.n	1bca <Reset_Handler+0x12>
    1bf4:	4a25      	ldr	r2, [pc, #148]	; (1c8c <Reset_Handler+0xd4>)
    1bf6:	4b22      	ldr	r3, [pc, #136]	; (1c80 <Reset_Handler+0xc8>)
    1bf8:	3303      	adds	r3, #3
    1bfa:	1a9b      	subs	r3, r3, r2
    1bfc:	089b      	lsrs	r3, r3, #2
    1bfe:	3301      	adds	r3, #1
    1c00:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1c02:	2200      	movs	r2, #0
                *pDest++ = 0;
    1c04:	481f      	ldr	r0, [pc, #124]	; (1c84 <Reset_Handler+0xcc>)
    1c06:	2100      	movs	r1, #0
    1c08:	1814      	adds	r4, r2, r0
    1c0a:	6021      	str	r1, [r4, #0]
    1c0c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1c0e:	429a      	cmp	r2, r3
    1c10:	d1fa      	bne.n	1c08 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1c12:	4a1f      	ldr	r2, [pc, #124]	; (1c90 <Reset_Handler+0xd8>)
    1c14:	21ff      	movs	r1, #255	; 0xff
    1c16:	4b1f      	ldr	r3, [pc, #124]	; (1c94 <Reset_Handler+0xdc>)
    1c18:	438b      	bics	r3, r1
    1c1a:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1c1c:	39fd      	subs	r1, #253	; 0xfd
    1c1e:	2390      	movs	r3, #144	; 0x90
    1c20:	005b      	lsls	r3, r3, #1
    1c22:	4a1d      	ldr	r2, [pc, #116]	; (1c98 <Reset_Handler+0xe0>)
    1c24:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1c26:	481d      	ldr	r0, [pc, #116]	; (1c9c <Reset_Handler+0xe4>)
    1c28:	78c3      	ldrb	r3, [r0, #3]
    1c2a:	2403      	movs	r4, #3
    1c2c:	43a3      	bics	r3, r4
    1c2e:	2202      	movs	r2, #2
    1c30:	4313      	orrs	r3, r2
    1c32:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1c34:	78c3      	ldrb	r3, [r0, #3]
    1c36:	260c      	movs	r6, #12
    1c38:	43b3      	bics	r3, r6
    1c3a:	2108      	movs	r1, #8
    1c3c:	430b      	orrs	r3, r1
    1c3e:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    1c40:	4b17      	ldr	r3, [pc, #92]	; (1ca0 <Reset_Handler+0xe8>)
    1c42:	7b98      	ldrb	r0, [r3, #14]
    1c44:	2530      	movs	r5, #48	; 0x30
    1c46:	43a8      	bics	r0, r5
    1c48:	1c05      	adds	r5, r0, #0
    1c4a:	2020      	movs	r0, #32
    1c4c:	4328      	orrs	r0, r5
    1c4e:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1c50:	7b98      	ldrb	r0, [r3, #14]
    1c52:	43b0      	bics	r0, r6
    1c54:	4301      	orrs	r1, r0
    1c56:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1c58:	7b99      	ldrb	r1, [r3, #14]
    1c5a:	43a1      	bics	r1, r4
    1c5c:	430a      	orrs	r2, r1
    1c5e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    1c60:	4a10      	ldr	r2, [pc, #64]	; (1ca4 <Reset_Handler+0xec>)
    1c62:	6851      	ldr	r1, [r2, #4]
    1c64:	2380      	movs	r3, #128	; 0x80
    1c66:	430b      	orrs	r3, r1
    1c68:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    1c6a:	4b0f      	ldr	r3, [pc, #60]	; (1ca8 <Reset_Handler+0xf0>)
    1c6c:	4798      	blx	r3

        /* Branch to main function */
        main();
    1c6e:	4b0f      	ldr	r3, [pc, #60]	; (1cac <Reset_Handler+0xf4>)
    1c70:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    1c72:	e7fe      	b.n	1c72 <Reset_Handler+0xba>
    1c74:	20000000 	.word	0x20000000
    1c78:	000030b8 	.word	0x000030b8
    1c7c:	2000009c 	.word	0x2000009c
    1c80:	200001c4 	.word	0x200001c4
    1c84:	2000009c 	.word	0x2000009c
    1c88:	20000004 	.word	0x20000004
    1c8c:	200000a0 	.word	0x200000a0
    1c90:	e000ed00 	.word	0xe000ed00
    1c94:	00000000 	.word	0x00000000
    1c98:	41007000 	.word	0x41007000
    1c9c:	41005000 	.word	0x41005000
    1ca0:	41004800 	.word	0x41004800
    1ca4:	41004000 	.word	0x41004000
    1ca8:	00002501 	.word	0x00002501
    1cac:	00002059 	.word	0x00002059

00001cb0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    1cb0:	1c03      	adds	r3, r0, #0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1cb2:	4a06      	ldr	r2, [pc, #24]	; (1ccc <_sbrk+0x1c>)
    1cb4:	6812      	ldr	r2, [r2, #0]
    1cb6:	2a00      	cmp	r2, #0
    1cb8:	d102      	bne.n	1cc0 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    1cba:	4905      	ldr	r1, [pc, #20]	; (1cd0 <_sbrk+0x20>)
    1cbc:	4a03      	ldr	r2, [pc, #12]	; (1ccc <_sbrk+0x1c>)
    1cbe:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    1cc0:	4a02      	ldr	r2, [pc, #8]	; (1ccc <_sbrk+0x1c>)
    1cc2:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1cc4:	18c3      	adds	r3, r0, r3
    1cc6:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    1cc8:	4770      	bx	lr
    1cca:	46c0      	nop			; (mov r8, r8)
    1ccc:	200000f8 	.word	0x200000f8
    1cd0:	200021c8 	.word	0x200021c8

00001cd4 <configure_usart>:
	//! [main]
}

//! [setup]
void configure_usart(void)
{
    1cd4:	b570      	push	{r4, r5, r6, lr}
    1cd6:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1cd8:	2380      	movs	r3, #128	; 0x80
    1cda:	05db      	lsls	r3, r3, #23
    1cdc:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1cde:	2300      	movs	r3, #0
    1ce0:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1ce2:	22ff      	movs	r2, #255	; 0xff
    1ce4:	4669      	mov	r1, sp
    1ce6:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1ce8:	2200      	movs	r2, #0
    1cea:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1cec:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1cee:	2101      	movs	r1, #1
    1cf0:	2024      	movs	r0, #36	; 0x24
    1cf2:	466c      	mov	r4, sp
    1cf4:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1cf6:	3001      	adds	r0, #1
    1cf8:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1cfa:	3125      	adds	r1, #37	; 0x25
    1cfc:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1cfe:	3101      	adds	r1, #1
    1d00:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1d02:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1d04:	3105      	adds	r1, #5
    1d06:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1d08:	3101      	adds	r1, #1
    1d0a:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1d0c:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1d0e:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1d10:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    1d12:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    1d14:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    1d16:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    1d18:	2313      	movs	r3, #19
    1d1a:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    1d1c:	7762      	strb	r2, [r4, #29]
	//! [setup_config_defaults]
	usart_get_config_defaults(&config_usart);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_usart.baudrate    = 115200;
    1d1e:	23e1      	movs	r3, #225	; 0xe1
    1d20:	025b      	lsls	r3, r3, #9
    1d22:	9308      	str	r3, [sp, #32]
	config_usart.mux_setting = Mul_SERCOM_MUX_SETTING;
    1d24:	2380      	movs	r3, #128	; 0x80
    1d26:	035b      	lsls	r3, r3, #13
    1d28:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = Mul_SERCOM_PINMUX_PAD0;
    1d2a:	4b13      	ldr	r3, [pc, #76]	; (1d78 <configure_usart+0xa4>)
    1d2c:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = Mul_SERCOM_PINMUX_PAD1;
    1d2e:	4b13      	ldr	r3, [pc, #76]	; (1d7c <configure_usart+0xa8>)
    1d30:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = Mul_SERCOM_PINMUX_PAD2;
    1d32:	2301      	movs	r3, #1
    1d34:	425b      	negs	r3, r3
    1d36:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = Mul_SERCOM_PINMUX_PAD3;
    1d38:	930f      	str	r3, [sp, #60]	; 0x3c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&usart_instance,
    1d3a:	4e11      	ldr	r6, [pc, #68]	; (1d80 <configure_usart+0xac>)
    1d3c:	4d11      	ldr	r5, [pc, #68]	; (1d84 <configure_usart+0xb0>)
    1d3e:	4c12      	ldr	r4, [pc, #72]	; (1d88 <configure_usart+0xb4>)
    1d40:	1c30      	adds	r0, r6, #0
    1d42:	1c29      	adds	r1, r5, #0
    1d44:	466a      	mov	r2, sp
    1d46:	47a0      	blx	r4
    1d48:	2800      	cmp	r0, #0
    1d4a:	d1f9      	bne.n	1d40 <configure_usart+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d4c:	4d0c      	ldr	r5, [pc, #48]	; (1d80 <configure_usart+0xac>)
    1d4e:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1d50:	1c20      	adds	r0, r4, #0
    1d52:	4b0e      	ldr	r3, [pc, #56]	; (1d8c <configure_usart+0xb8>)
    1d54:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1d56:	231f      	movs	r3, #31
    1d58:	4018      	ands	r0, r3
    1d5a:	3b1e      	subs	r3, #30
    1d5c:	4083      	lsls	r3, r0
    1d5e:	1c18      	adds	r0, r3, #0
    1d60:	4b0b      	ldr	r3, [pc, #44]	; (1d90 <configure_usart+0xbc>)
    1d62:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    1d64:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1d66:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1d68:	2b00      	cmp	r3, #0
    1d6a:	d1fc      	bne.n	1d66 <configure_usart+0x92>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1d6c:	6822      	ldr	r2, [r4, #0]
    1d6e:	3302      	adds	r3, #2
    1d70:	4313      	orrs	r3, r2
    1d72:	6023      	str	r3, [r4, #0]
	//! [setup_set_config]

	//! [setup_enable]
	usart_enable(&usart_instance);
	//! [setup_enable]
}
    1d74:	b010      	add	sp, #64	; 0x40
    1d76:	bd70      	pop	{r4, r5, r6, pc}
    1d78:	00300002 	.word	0x00300002
    1d7c:	00310002 	.word	0x00310002
    1d80:	20000148 	.word	0x20000148
    1d84:	42001c00 	.word	0x42001c00
    1d88:	00000f8d 	.word	0x00000f8d
    1d8c:	00000f01 	.word	0x00000f01
    1d90:	e000e100 	.word	0xe000e100

00001d94 <Send>:
		default:;
	}
}

void Send(uint8_t user)
{
    1d94:	b570      	push	{r4, r5, r6, lr}
    1d96:	b086      	sub	sp, #24
    1d98:	1c02      	adds	r2, r0, #0
	uint16_t stemp;
	uint8_t sn = true;
	uint8_t cnt = 1;
	uint8_t Temp[17];
	sprintf(Temp, "AT+CIPSEND=%c,3\r\n", user);
    1d9a:	a801      	add	r0, sp, #4
    1d9c:	4916      	ldr	r1, [pc, #88]	; (1df8 <Send+0x64>)
    1d9e:	4b17      	ldr	r3, [pc, #92]	; (1dfc <Send+0x68>)
    1da0:	4798      	blx	r3
	
	while(usart_write_buffer_job(&usart_instance, Temp, sizeof(Temp)) != STATUS_OK){}
    1da2:	4d17      	ldr	r5, [pc, #92]	; (1e00 <Send+0x6c>)
    1da4:	4c17      	ldr	r4, [pc, #92]	; (1e04 <Send+0x70>)
    1da6:	1c28      	adds	r0, r5, #0
    1da8:	a901      	add	r1, sp, #4
    1daa:	2211      	movs	r2, #17
    1dac:	47a0      	blx	r4
    1dae:	2800      	cmp	r0, #0
    1db0:	d1f9      	bne.n	1da6 <Send+0x12>
	while(sn)
	if(usart_read_wait(&usart_instance, &stemp) == STATUS_OK)
    1db2:	4e13      	ldr	r6, [pc, #76]	; (1e00 <Send+0x6c>)
    1db4:	2416      	movs	r4, #22
    1db6:	446c      	add	r4, sp
    1db8:	4d13      	ldr	r5, [pc, #76]	; (1e08 <Send+0x74>)
    1dba:	1c30      	adds	r0, r6, #0
    1dbc:	1c21      	adds	r1, r4, #0
    1dbe:	47a8      	blx	r5
    1dc0:	2800      	cmp	r0, #0
    1dc2:	d1fa      	bne.n	1dba <Send+0x26>
	{
		if(stemp == '>')
    1dc4:	8823      	ldrh	r3, [r4, #0]
    1dc6:	2b3e      	cmp	r3, #62	; 0x3e
    1dc8:	d1f7      	bne.n	1dba <Send+0x26>
		{
			while(usart_write_buffer_wait(&usart_instance, num, sizeof(num)) != STATUS_OK){}
    1dca:	4e0d      	ldr	r6, [pc, #52]	; (1e00 <Send+0x6c>)
    1dcc:	4d0f      	ldr	r5, [pc, #60]	; (1e0c <Send+0x78>)
    1dce:	4c10      	ldr	r4, [pc, #64]	; (1e10 <Send+0x7c>)
    1dd0:	1c30      	adds	r0, r6, #0
    1dd2:	1c29      	adds	r1, r5, #0
    1dd4:	2203      	movs	r2, #3
    1dd6:	47a0      	blx	r4
    1dd8:	2800      	cmp	r0, #0
    1dda:	d1f9      	bne.n	1dd0 <Send+0x3c>
			while(true)
			if(usart_read_wait(&usart_instance, &stemp) == STATUS_OK)
    1ddc:	4e08      	ldr	r6, [pc, #32]	; (1e00 <Send+0x6c>)
    1dde:	2416      	movs	r4, #22
    1de0:	446c      	add	r4, sp
    1de2:	4d09      	ldr	r5, [pc, #36]	; (1e08 <Send+0x74>)
    1de4:	1c30      	adds	r0, r6, #0
    1de6:	1c21      	adds	r1, r4, #0
    1de8:	47a8      	blx	r5
    1dea:	2800      	cmp	r0, #0
    1dec:	d1fa      	bne.n	1de4 <Send+0x50>
			{
				if(stemp == 'K')
    1dee:	8823      	ldrh	r3, [r4, #0]
    1df0:	2b4b      	cmp	r3, #75	; 0x4b
    1df2:	d1f7      	bne.n	1de4 <Send+0x50>
				}
				cnt ++;
			}
		}
	}
}
    1df4:	b006      	add	sp, #24
    1df6:	bd70      	pop	{r4, r5, r6, pc}
    1df8:	00002eec 	.word	0x00002eec
    1dfc:	00002561 	.word	0x00002561
    1e00:	20000148 	.word	0x20000148
    1e04:	00001469 	.word	0x00001469
    1e08:	00001301 	.word	0x00001301
    1e0c:	20000184 	.word	0x20000184
    1e10:	00001379 	.word	0x00001379

00001e14 <Do>:
	//! [setup_enable]
}
//! [setup]

void Do(const uint16_t dotemp, const uint16_t user)
{
    1e14:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e16:	4657      	mov	r7, sl
    1e18:	464e      	mov	r6, r9
    1e1a:	4645      	mov	r5, r8
    1e1c:	b4e0      	push	{r5, r6, r7}
    1e1e:	b082      	sub	sp, #8
    1e20:	1c0c      	adds	r4, r1, #0
	
	switch(dotemp)
    1e22:	2868      	cmp	r0, #104	; 0x68
    1e24:	d022      	beq.n	1e6c <Do+0x58>
    1e26:	d802      	bhi.n	1e2e <Do+0x1a>
    1e28:	2863      	cmp	r0, #99	; 0x63
    1e2a:	d068      	beq.n	1efe <Do+0xea>
    1e2c:	e094      	b.n	1f58 <Do+0x144>
    1e2e:	286f      	cmp	r0, #111	; 0x6f
    1e30:	d037      	beq.n	1ea2 <Do+0x8e>
    1e32:	2874      	cmp	r0, #116	; 0x74
    1e34:	d000      	beq.n	1e38 <Do+0x24>
    1e36:	e08f      	b.n	1f58 <Do+0x144>
	{
		case TEM:
			tem = dht_run(TEM);
    1e38:	4b4a      	ldr	r3, [pc, #296]	; (1f64 <Do+0x150>)
    1e3a:	4798      	blx	r3
    1e3c:	1c06      	adds	r6, r0, #0
    1e3e:	4b4a      	ldr	r3, [pc, #296]	; (1f68 <Do+0x154>)
    1e40:	6018      	str	r0, [r3, #0]
			num[0] = tem / 10 + '0';
    1e42:	4d4a      	ldr	r5, [pc, #296]	; (1f6c <Do+0x158>)
    1e44:	210a      	movs	r1, #10
    1e46:	4b4a      	ldr	r3, [pc, #296]	; (1f70 <Do+0x15c>)
    1e48:	4798      	blx	r3
    1e4a:	3030      	adds	r0, #48	; 0x30
    1e4c:	7028      	strb	r0, [r5, #0]
			num[1] = tem % 10 + '0';
    1e4e:	1c30      	adds	r0, r6, #0
    1e50:	210a      	movs	r1, #10
    1e52:	4b48      	ldr	r3, [pc, #288]	; (1f74 <Do+0x160>)
    1e54:	4798      	blx	r3
    1e56:	3130      	adds	r1, #48	; 0x30
    1e58:	7069      	strb	r1, [r5, #1]
			num[2]='\n';
    1e5a:	230a      	movs	r3, #10
    1e5c:	70ab      	strb	r3, [r5, #2]
			Send(user);
    1e5e:	b2e0      	uxtb	r0, r4
    1e60:	4b45      	ldr	r3, [pc, #276]	; (1f78 <Do+0x164>)
    1e62:	4798      	blx	r3
			delay_ms(20);
    1e64:	2014      	movs	r0, #20
    1e66:	4b45      	ldr	r3, [pc, #276]	; (1f7c <Do+0x168>)
    1e68:	4798      	blx	r3
			break;
    1e6a:	e075      	b.n	1f58 <Do+0x144>
			
			//
		case HUM:
			hum = dht_run(HUM);
    1e6c:	2068      	movs	r0, #104	; 0x68
    1e6e:	4b3d      	ldr	r3, [pc, #244]	; (1f64 <Do+0x150>)
    1e70:	4798      	blx	r3
    1e72:	1c06      	adds	r6, r0, #0
    1e74:	4b42      	ldr	r3, [pc, #264]	; (1f80 <Do+0x16c>)
    1e76:	6018      	str	r0, [r3, #0]
			num[0] = hum / 10 +'0';
    1e78:	4d3c      	ldr	r5, [pc, #240]	; (1f6c <Do+0x158>)
    1e7a:	210a      	movs	r1, #10
    1e7c:	4b3c      	ldr	r3, [pc, #240]	; (1f70 <Do+0x15c>)
    1e7e:	4798      	blx	r3
    1e80:	3030      	adds	r0, #48	; 0x30
    1e82:	7028      	strb	r0, [r5, #0]
			num[1] = hum % 10 +'0';
    1e84:	1c30      	adds	r0, r6, #0
    1e86:	210a      	movs	r1, #10
    1e88:	4b3a      	ldr	r3, [pc, #232]	; (1f74 <Do+0x160>)
    1e8a:	4798      	blx	r3
    1e8c:	3130      	adds	r1, #48	; 0x30
    1e8e:	7069      	strb	r1, [r5, #1]
			num[2] = '\n';
    1e90:	230a      	movs	r3, #10
    1e92:	70ab      	strb	r3, [r5, #2]
			Send(user);
    1e94:	b2e0      	uxtb	r0, r4
    1e96:	4b38      	ldr	r3, [pc, #224]	; (1f78 <Do+0x164>)
    1e98:	4798      	blx	r3
			delay_ms(20);
    1e9a:	2014      	movs	r0, #20
    1e9c:	4b37      	ldr	r3, [pc, #220]	; (1f7c <Do+0x168>)
    1e9e:	4798      	blx	r3
			break;
    1ea0:	e05a      	b.n	1f58 <Do+0x144>
			
			//CO
		case CO://****
			co =  mq2_init_value;
    1ea2:	4b38      	ldr	r3, [pc, #224]	; (1f84 <Do+0x170>)
    1ea4:	781e      	ldrb	r6, [r3, #0]
    1ea6:	4b38      	ldr	r3, [pc, #224]	; (1f88 <Do+0x174>)
    1ea8:	469a      	mov	sl, r3
    1eaa:	601e      	str	r6, [r3, #0]
			num[0] = co / 10 + '0';
    1eac:	4d2f      	ldr	r5, [pc, #188]	; (1f6c <Do+0x158>)
    1eae:	4b30      	ldr	r3, [pc, #192]	; (1f70 <Do+0x15c>)
    1eb0:	4699      	mov	r9, r3
    1eb2:	1c30      	adds	r0, r6, #0
    1eb4:	210a      	movs	r1, #10
    1eb6:	4798      	blx	r3
    1eb8:	3030      	adds	r0, #48	; 0x30
    1eba:	7028      	strb	r0, [r5, #0]
			num[1] = co % 10 + '0';
    1ebc:	4b2d      	ldr	r3, [pc, #180]	; (1f74 <Do+0x160>)
    1ebe:	4698      	mov	r8, r3
    1ec0:	1c30      	adds	r0, r6, #0
    1ec2:	210a      	movs	r1, #10
    1ec4:	4798      	blx	r3
    1ec6:	3130      	adds	r1, #48	; 0x30
    1ec8:	7069      	strb	r1, [r5, #1]
			num[2] = '\n';
    1eca:	270a      	movs	r7, #10
    1ecc:	70af      	strb	r7, [r5, #2]
			Send(user);
    1ece:	b2e3      	uxtb	r3, r4
    1ed0:	9301      	str	r3, [sp, #4]
    1ed2:	1c18      	adds	r0, r3, #0
    1ed4:	4c28      	ldr	r4, [pc, #160]	; (1f78 <Do+0x164>)
    1ed6:	47a0      	blx	r4
			co = mq_run(MQ7);
    1ed8:	2011      	movs	r0, #17
    1eda:	4b2c      	ldr	r3, [pc, #176]	; (1f8c <Do+0x178>)
    1edc:	4798      	blx	r3
    1ede:	1c06      	adds	r6, r0, #0
    1ee0:	4652      	mov	r2, sl
    1ee2:	6010      	str	r0, [r2, #0]
			num[0] = co / 10 + '0';
    1ee4:	210a      	movs	r1, #10
    1ee6:	47c8      	blx	r9
    1ee8:	3030      	adds	r0, #48	; 0x30
    1eea:	7028      	strb	r0, [r5, #0]
			num[1] = co % 10 + '0';
    1eec:	1c30      	adds	r0, r6, #0
    1eee:	210a      	movs	r1, #10
    1ef0:	47c0      	blx	r8
    1ef2:	3130      	adds	r1, #48	; 0x30
    1ef4:	7069      	strb	r1, [r5, #1]
			num[2] = '\n';
    1ef6:	70af      	strb	r7, [r5, #2]
			Send(user);
    1ef8:	9801      	ldr	r0, [sp, #4]
    1efa:	47a0      	blx	r4
			break;
    1efc:	e02c      	b.n	1f58 <Do+0x144>
			
			//CH4
		case CH4://**daiwanshang
			ch4 =  mq7_init_value;
    1efe:	4b24      	ldr	r3, [pc, #144]	; (1f90 <Do+0x17c>)
    1f00:	781e      	ldrb	r6, [r3, #0]
    1f02:	4b24      	ldr	r3, [pc, #144]	; (1f94 <Do+0x180>)
    1f04:	469a      	mov	sl, r3
    1f06:	601e      	str	r6, [r3, #0]
			num[0] = ch4 / 10 + '0';
    1f08:	4d18      	ldr	r5, [pc, #96]	; (1f6c <Do+0x158>)
    1f0a:	4b19      	ldr	r3, [pc, #100]	; (1f70 <Do+0x15c>)
    1f0c:	4699      	mov	r9, r3
    1f0e:	1c30      	adds	r0, r6, #0
    1f10:	210a      	movs	r1, #10
    1f12:	4798      	blx	r3
    1f14:	3030      	adds	r0, #48	; 0x30
    1f16:	7028      	strb	r0, [r5, #0]
			num[1] = ch4 % 10 + '0';
    1f18:	4b16      	ldr	r3, [pc, #88]	; (1f74 <Do+0x160>)
    1f1a:	4698      	mov	r8, r3
    1f1c:	1c30      	adds	r0, r6, #0
    1f1e:	210a      	movs	r1, #10
    1f20:	4798      	blx	r3
    1f22:	3130      	adds	r1, #48	; 0x30
    1f24:	7069      	strb	r1, [r5, #1]
			num[2] = '\n';
    1f26:	270a      	movs	r7, #10
    1f28:	70af      	strb	r7, [r5, #2]
			Send(user);
    1f2a:	b2e3      	uxtb	r3, r4
    1f2c:	9301      	str	r3, [sp, #4]
    1f2e:	1c18      	adds	r0, r3, #0
    1f30:	4c11      	ldr	r4, [pc, #68]	; (1f78 <Do+0x164>)
    1f32:	47a0      	blx	r4
			ch4 = mq_run(MQ7);
    1f34:	2011      	movs	r0, #17
    1f36:	4b15      	ldr	r3, [pc, #84]	; (1f8c <Do+0x178>)
    1f38:	4798      	blx	r3
    1f3a:	1c06      	adds	r6, r0, #0
    1f3c:	4652      	mov	r2, sl
    1f3e:	6010      	str	r0, [r2, #0]
			num[0] = ch4 / 10 + '0';
    1f40:	210a      	movs	r1, #10
    1f42:	47c8      	blx	r9
    1f44:	3030      	adds	r0, #48	; 0x30
    1f46:	7028      	strb	r0, [r5, #0]
			num[1] = ch4 % 10 + '0';
    1f48:	1c30      	adds	r0, r6, #0
    1f4a:	210a      	movs	r1, #10
    1f4c:	47c0      	blx	r8
    1f4e:	3130      	adds	r1, #48	; 0x30
    1f50:	7069      	strb	r1, [r5, #1]
			num[2] = '\n';
    1f52:	70af      	strb	r7, [r5, #2]
			Send(user);
    1f54:	9801      	ldr	r0, [sp, #4]
    1f56:	47a0      	blx	r4
			break;
		default:;
	}
}
    1f58:	b002      	add	sp, #8
    1f5a:	bc1c      	pop	{r2, r3, r4}
    1f5c:	4690      	mov	r8, r2
    1f5e:	4699      	mov	r9, r3
    1f60:	46a2      	mov	sl, r4
    1f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f64:	00000709 	.word	0x00000709
    1f68:	20000180 	.word	0x20000180
    1f6c:	20000184 	.word	0x20000184
    1f70:	000022c9 	.word	0x000022c9
    1f74:	00002495 	.word	0x00002495
    1f78:	00001d95 	.word	0x00001d95
    1f7c:	000009c9 	.word	0x000009c9
    1f80:	20000144 	.word	0x20000144
    1f84:	20000100 	.word	0x20000100
    1f88:	20000188 	.word	0x20000188
    1f8c:	000008bd 	.word	0x000008bd
    1f90:	20000101 	.word	0x20000101
    1f94:	2000017c 	.word	0x2000017c

00001f98 <configure_usart1>:
		}
	}
}

void configure_usart1(void)
{
    1f98:	b570      	push	{r4, r5, r6, lr}
    1f9a:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1f9c:	2380      	movs	r3, #128	; 0x80
    1f9e:	05db      	lsls	r3, r3, #23
    1fa0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1fa2:	2300      	movs	r3, #0
    1fa4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1fa6:	22ff      	movs	r2, #255	; 0xff
    1fa8:	4669      	mov	r1, sp
    1faa:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1fac:	2200      	movs	r2, #0
    1fae:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1fb0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1fb2:	2101      	movs	r1, #1
    1fb4:	2024      	movs	r0, #36	; 0x24
    1fb6:	466c      	mov	r4, sp
    1fb8:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1fba:	3001      	adds	r0, #1
    1fbc:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1fbe:	3125      	adds	r1, #37	; 0x25
    1fc0:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1fc2:	3101      	adds	r1, #1
    1fc4:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1fc6:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1fc8:	3105      	adds	r1, #5
    1fca:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1fcc:	3101      	adds	r1, #1
    1fce:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1fd0:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1fd2:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1fd4:	76e3      	strb	r3, [r4, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    1fd6:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    1fd8:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    1fda:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                        = 19;
    1fdc:	2313      	movs	r3, #19
    1fde:	76a3      	strb	r3, [r4, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    1fe0:	7762      	strb	r2, [r4, #29]
	//! [setup_config_defaults]
	usart_get_config_defaults(&config_usart);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_usart.baudrate    = 115200;
    1fe2:	23e1      	movs	r3, #225	; 0xe1
    1fe4:	025b      	lsls	r3, r3, #9
    1fe6:	9308      	str	r3, [sp, #32]
	config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    1fe8:	2380      	movs	r3, #128	; 0x80
    1fea:	035b      	lsls	r3, r3, #13
    1fec:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    1fee:	4b13      	ldr	r3, [pc, #76]	; (203c <STACK_SIZE+0x3c>)
    1ff0:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    1ff2:	4b13      	ldr	r3, [pc, #76]	; (2040 <STACK_SIZE+0x40>)
    1ff4:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    1ff6:	2301      	movs	r3, #1
    1ff8:	425b      	negs	r3, r3
    1ffa:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    1ffc:	930f      	str	r3, [sp, #60]	; 0x3c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&usart_inst1,
    1ffe:	4e11      	ldr	r6, [pc, #68]	; (2044 <STACK_SIZE+0x44>)
    2000:	4d11      	ldr	r5, [pc, #68]	; (2048 <STACK_SIZE+0x48>)
    2002:	4c12      	ldr	r4, [pc, #72]	; (204c <STACK_SIZE+0x4c>)
    2004:	1c30      	adds	r0, r6, #0
    2006:	1c29      	adds	r1, r5, #0
    2008:	466a      	mov	r2, sp
    200a:	47a0      	blx	r4
    200c:	2800      	cmp	r0, #0
    200e:	d1f9      	bne.n	2004 <STACK_SIZE+0x4>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2010:	4d0c      	ldr	r5, [pc, #48]	; (2044 <STACK_SIZE+0x44>)
    2012:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2014:	1c20      	adds	r0, r4, #0
    2016:	4b0e      	ldr	r3, [pc, #56]	; (2050 <STACK_SIZE+0x50>)
    2018:	4798      	blx	r3
    201a:	231f      	movs	r3, #31
    201c:	4018      	ands	r0, r3
    201e:	3b1e      	subs	r3, #30
    2020:	4083      	lsls	r3, r0
    2022:	1c18      	adds	r0, r3, #0
    2024:	4b0b      	ldr	r3, [pc, #44]	; (2054 <STACK_SIZE+0x54>)
    2026:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2028:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    202a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    202c:	2b00      	cmp	r3, #0
    202e:	d1fc      	bne.n	202a <STACK_SIZE+0x2a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2030:	6822      	ldr	r2, [r4, #0]
    2032:	3302      	adds	r3, #2
    2034:	4313      	orrs	r3, r2
    2036:	6023      	str	r3, [r4, #0]
	//! [setup_set_config]

	//! [setup_enable]
	usart_enable(&usart_inst1);
	//! [setup_enable]
    2038:	b010      	add	sp, #64	; 0x40
    203a:	bd70      	pop	{r4, r5, r6, pc}
    203c:	00160002 	.word	0x00160002
    2040:	00170002 	.word	0x00170002
    2044:	2000018c 	.word	0x2000018c
    2048:	42001400 	.word	0x42001400
    204c:	00000f8d 	.word	0x00000f8d
    2050:	00000f01 	.word	0x00000f01
    2054:	e000e100 	.word	0xe000e100

00002058 <main>:
#include <stdio.h>
#include <string.h>
#include <ctype.h>

int main(void)
{
    2058:	b5f0      	push	{r4, r5, r6, r7, lr}
    205a:	464f      	mov	r7, r9
    205c:	4646      	mov	r6, r8
    205e:	b4c0      	push	{r6, r7}
    2060:	b083      	sub	sp, #12
	
//! [setup_init]
	system_init();
    2062:	4b3e      	ldr	r3, [pc, #248]	; (215c <main+0x104>)
    2064:	4798      	blx	r3

	//
	delay_init();
    2066:	4b3e      	ldr	r3, [pc, #248]	; (2160 <main+0x108>)
    2068:	4798      	blx	r3
	configure_usart();
    206a:	4b3e      	ldr	r3, [pc, #248]	; (2164 <main+0x10c>)
    206c:	4798      	blx	r3
	configure_usart1();
    206e:	4b3e      	ldr	r3, [pc, #248]	; (2168 <main+0x110>)
    2070:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    2072:	4b3e      	ldr	r3, [pc, #248]	; (216c <main+0x114>)
    2074:	2100      	movs	r1, #0
    2076:	7019      	strb	r1, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    2078:	2201      	movs	r2, #1
    207a:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    207c:	7099      	strb	r1, [r3, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    207e:	4b3c      	ldr	r3, [pc, #240]	; (2170 <main+0x118>)
    2080:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    2082:	7099      	strb	r1, [r3, #2]
	
	//
	port_get_config_defaults(&pini);
	port_get_config_defaults(&pinc);
	pinc.direction = PORT_PIN_DIR_OUTPUT;
    2084:	701a      	strb	r2, [r3, #0]
	
	//20sMQ2MQ7
	delay_s(20);
    2086:	483b      	ldr	r0, [pc, #236]	; (2174 <main+0x11c>)
    2088:	4b3b      	ldr	r3, [pc, #236]	; (2178 <main+0x120>)
    208a:	4798      	blx	r3
	
	//MQ2MQ7
	mq2_init_value = mq_run(MQ2);
    208c:	2010      	movs	r0, #16
    208e:	4c3b      	ldr	r4, [pc, #236]	; (217c <main+0x124>)
    2090:	47a0      	blx	r4
    2092:	4b3b      	ldr	r3, [pc, #236]	; (2180 <main+0x128>)
    2094:	7018      	strb	r0, [r3, #0]
	mq7_init_value = mq_run(MQ7);
    2096:	2011      	movs	r0, #17
    2098:	47a0      	blx	r4
    209a:	4b3a      	ldr	r3, [pc, #232]	; (2184 <main+0x12c>)
    209c:	7018      	strb	r0, [r3, #0]
	
	//ESP8266WIFI
	esp_init();
    209e:	4b3a      	ldr	r3, [pc, #232]	; (2188 <main+0x130>)
    20a0:	4798      	blx	r3

	//port_group_set_output_level(LED_0_PIN, LED_0_ACTIVE);
	
//! [main]
	//
	uint16_t temp='H', user = '*';
    20a2:	2248      	movs	r2, #72	; 0x48
    20a4:	466b      	mov	r3, sp
    20a6:	80da      	strh	r2, [r3, #6]
	
//! [main_loop]
	while (true) {
		if(usart_read_wait(&usart_instance, &temp) == STATUS_OK)
    20a8:	4d38      	ldr	r5, [pc, #224]	; (218c <main+0x134>)
    20aa:	4c39      	ldr	r4, [pc, #228]	; (2190 <main+0x138>)
		{
			delay_us(8);
    20ac:	4e39      	ldr	r6, [pc, #228]	; (2194 <main+0x13c>)
	//
	uint16_t temp='H', user = '*';
	
//! [main_loop]
	while (true) {
		if(usart_read_wait(&usart_instance, &temp) == STATUS_OK)
    20ae:	1c28      	adds	r0, r5, #0
    20b0:	466b      	mov	r3, sp
    20b2:	1d99      	adds	r1, r3, #6
    20b4:	47a0      	blx	r4
    20b6:	2800      	cmp	r0, #0
    20b8:	d1f9      	bne.n	20ae <main+0x56>
		{
			delay_us(8);
    20ba:	3008      	adds	r0, #8
    20bc:	47b0      	blx	r6
			if(temp == 'D')
    20be:	466b      	mov	r3, sp
    20c0:	3306      	adds	r3, #6
    20c2:	881b      	ldrh	r3, [r3, #0]
    20c4:	2b44      	cmp	r3, #68	; 0x44
    20c6:	d1f2      	bne.n	20ae <main+0x56>
			{
				while(usart_write_wait(&usart_inst1, 'T')!=STATUS_OK){}
    20c8:	4f33      	ldr	r7, [pc, #204]	; (2198 <main+0x140>)
    20ca:	4834      	ldr	r0, [pc, #208]	; (219c <main+0x144>)
    20cc:	2154      	movs	r1, #84	; 0x54
    20ce:	47b8      	blx	r7
    20d0:	2800      	cmp	r0, #0
    20d2:	d1fa      	bne.n	20ca <main+0x72>
				if(usart_read_wait(&usart_instance, &temp) == STATUS_OK)
    20d4:	482d      	ldr	r0, [pc, #180]	; (218c <main+0x134>)
    20d6:	466b      	mov	r3, sp
    20d8:	1d99      	adds	r1, r3, #6
    20da:	4b2d      	ldr	r3, [pc, #180]	; (2190 <main+0x138>)
    20dc:	4798      	blx	r3
    20de:	2800      	cmp	r0, #0
    20e0:	d1e5      	bne.n	20ae <main+0x56>
				{
					
					if(temp == ',')
    20e2:	466b      	mov	r3, sp
    20e4:	3306      	adds	r3, #6
    20e6:	881b      	ldrh	r3, [r3, #0]
    20e8:	2b2c      	cmp	r3, #44	; 0x2c
    20ea:	d1e0      	bne.n	20ae <main+0x56>
					{
						while(usart_write_wait(&usart_inst1, 'E')!=STATUS_OK){}
    20ec:	4f2a      	ldr	r7, [pc, #168]	; (2198 <main+0x140>)
    20ee:	482b      	ldr	r0, [pc, #172]	; (219c <main+0x144>)
    20f0:	2145      	movs	r1, #69	; 0x45
    20f2:	47b8      	blx	r7
    20f4:	2800      	cmp	r0, #0
    20f6:	d1fa      	bne.n	20ee <main+0x96>
						if(usart_read_wait(&usart_instance, &temp) == STATUS_OK)
    20f8:	4824      	ldr	r0, [pc, #144]	; (218c <main+0x134>)
    20fa:	466b      	mov	r3, sp
    20fc:	1d99      	adds	r1, r3, #6
    20fe:	4b24      	ldr	r3, [pc, #144]	; (2190 <main+0x138>)
    2100:	4798      	blx	r3
    2102:	2800      	cmp	r0, #0
    2104:	d1d3      	bne.n	20ae <main+0x56>
						{
							user = temp;
    2106:	466b      	mov	r3, sp
    2108:	3306      	adds	r3, #6
    210a:	881b      	ldrh	r3, [r3, #0]
    210c:	4698      	mov	r8, r3
							while(usart_write_wait(&usart_inst1, 'S')!=STATUS_OK){}
    210e:	4f22      	ldr	r7, [pc, #136]	; (2198 <main+0x140>)
    2110:	4822      	ldr	r0, [pc, #136]	; (219c <main+0x144>)
    2112:	2153      	movs	r1, #83	; 0x53
    2114:	47b8      	blx	r7
    2116:	2800      	cmp	r0, #0
    2118:	d1fa      	bne.n	2110 <main+0xb8>
							while(true)
							{
								if(usart_read_wait(&usart_instance, &temp) == STATUS_OK)
    211a:	4b1d      	ldr	r3, [pc, #116]	; (2190 <main+0x138>)
    211c:	4699      	mov	r9, r3
								{
									if(islower(temp))
    211e:	4f20      	ldr	r7, [pc, #128]	; (21a0 <main+0x148>)
						{
							user = temp;
							while(usart_write_wait(&usart_inst1, 'S')!=STATUS_OK){}
							while(true)
							{
								if(usart_read_wait(&usart_instance, &temp) == STATUS_OK)
    2120:	481a      	ldr	r0, [pc, #104]	; (218c <main+0x134>)
    2122:	466b      	mov	r3, sp
    2124:	1d99      	adds	r1, r3, #6
    2126:	47c8      	blx	r9
    2128:	2800      	cmp	r0, #0
    212a:	d1f9      	bne.n	2120 <main+0xc8>
								{
									if(islower(temp))
    212c:	466b      	mov	r3, sp
    212e:	3306      	adds	r3, #6
    2130:	881b      	ldrh	r3, [r3, #0]
    2132:	683a      	ldr	r2, [r7, #0]
    2134:	4694      	mov	ip, r2
    2136:	4463      	add	r3, ip
    2138:	785b      	ldrb	r3, [r3, #1]
    213a:	2203      	movs	r2, #3
    213c:	4013      	ands	r3, r2
    213e:	2b02      	cmp	r3, #2
    2140:	d1ee      	bne.n	2120 <main+0xc8>
									{
										while(usart_write_wait(&usart_inst1, 'T')!=STATUS_OK){}
    2142:	4f15      	ldr	r7, [pc, #84]	; (2198 <main+0x140>)
    2144:	4815      	ldr	r0, [pc, #84]	; (219c <main+0x144>)
    2146:	2154      	movs	r1, #84	; 0x54
    2148:	47b8      	blx	r7
    214a:	2800      	cmp	r0, #0
    214c:	d1fa      	bne.n	2144 <main+0xec>
										Do(temp, user);
    214e:	466b      	mov	r3, sp
    2150:	88d8      	ldrh	r0, [r3, #6]
    2152:	4641      	mov	r1, r8
    2154:	4b13      	ldr	r3, [pc, #76]	; (21a4 <main+0x14c>)
    2156:	4798      	blx	r3
										break;
    2158:	e7a9      	b.n	20ae <main+0x56>
    215a:	46c0      	nop			; (mov r8, r8)
    215c:	00001b91 	.word	0x00001b91
    2160:	00000961 	.word	0x00000961
    2164:	00001cd5 	.word	0x00001cd5
    2168:	00001f99 	.word	0x00001f99
    216c:	20000114 	.word	0x20000114
    2170:	2000011c 	.word	0x2000011c
    2174:	00004e20 	.word	0x00004e20
    2178:	000009c9 	.word	0x000009c9
    217c:	000008bd 	.word	0x000008bd
    2180:	20000100 	.word	0x20000100
    2184:	20000101 	.word	0x20000101
    2188:	00000761 	.word	0x00000761
    218c:	20000148 	.word	0x20000148
    2190:	00001301 	.word	0x00001301
    2194:	0000099d 	.word	0x0000099d
    2198:	000012d5 	.word	0x000012d5
    219c:	2000018c 	.word	0x2000018c
    21a0:	20000034 	.word	0x20000034
    21a4:	00001e15 	.word	0x00001e15

000021a8 <__aeabi_uidiv>:
    21a8:	2200      	movs	r2, #0
    21aa:	0843      	lsrs	r3, r0, #1
    21ac:	428b      	cmp	r3, r1
    21ae:	d374      	bcc.n	229a <__aeabi_uidiv+0xf2>
    21b0:	0903      	lsrs	r3, r0, #4
    21b2:	428b      	cmp	r3, r1
    21b4:	d35f      	bcc.n	2276 <__aeabi_uidiv+0xce>
    21b6:	0a03      	lsrs	r3, r0, #8
    21b8:	428b      	cmp	r3, r1
    21ba:	d344      	bcc.n	2246 <__aeabi_uidiv+0x9e>
    21bc:	0b03      	lsrs	r3, r0, #12
    21be:	428b      	cmp	r3, r1
    21c0:	d328      	bcc.n	2214 <__aeabi_uidiv+0x6c>
    21c2:	0c03      	lsrs	r3, r0, #16
    21c4:	428b      	cmp	r3, r1
    21c6:	d30d      	bcc.n	21e4 <__aeabi_uidiv+0x3c>
    21c8:	22ff      	movs	r2, #255	; 0xff
    21ca:	0209      	lsls	r1, r1, #8
    21cc:	ba12      	rev	r2, r2
    21ce:	0c03      	lsrs	r3, r0, #16
    21d0:	428b      	cmp	r3, r1
    21d2:	d302      	bcc.n	21da <__aeabi_uidiv+0x32>
    21d4:	1212      	asrs	r2, r2, #8
    21d6:	0209      	lsls	r1, r1, #8
    21d8:	d065      	beq.n	22a6 <__aeabi_uidiv+0xfe>
    21da:	0b03      	lsrs	r3, r0, #12
    21dc:	428b      	cmp	r3, r1
    21de:	d319      	bcc.n	2214 <__aeabi_uidiv+0x6c>
    21e0:	e000      	b.n	21e4 <__aeabi_uidiv+0x3c>
    21e2:	0a09      	lsrs	r1, r1, #8
    21e4:	0bc3      	lsrs	r3, r0, #15
    21e6:	428b      	cmp	r3, r1
    21e8:	d301      	bcc.n	21ee <__aeabi_uidiv+0x46>
    21ea:	03cb      	lsls	r3, r1, #15
    21ec:	1ac0      	subs	r0, r0, r3
    21ee:	4152      	adcs	r2, r2
    21f0:	0b83      	lsrs	r3, r0, #14
    21f2:	428b      	cmp	r3, r1
    21f4:	d301      	bcc.n	21fa <__aeabi_uidiv+0x52>
    21f6:	038b      	lsls	r3, r1, #14
    21f8:	1ac0      	subs	r0, r0, r3
    21fa:	4152      	adcs	r2, r2
    21fc:	0b43      	lsrs	r3, r0, #13
    21fe:	428b      	cmp	r3, r1
    2200:	d301      	bcc.n	2206 <__aeabi_uidiv+0x5e>
    2202:	034b      	lsls	r3, r1, #13
    2204:	1ac0      	subs	r0, r0, r3
    2206:	4152      	adcs	r2, r2
    2208:	0b03      	lsrs	r3, r0, #12
    220a:	428b      	cmp	r3, r1
    220c:	d301      	bcc.n	2212 <__aeabi_uidiv+0x6a>
    220e:	030b      	lsls	r3, r1, #12
    2210:	1ac0      	subs	r0, r0, r3
    2212:	4152      	adcs	r2, r2
    2214:	0ac3      	lsrs	r3, r0, #11
    2216:	428b      	cmp	r3, r1
    2218:	d301      	bcc.n	221e <__aeabi_uidiv+0x76>
    221a:	02cb      	lsls	r3, r1, #11
    221c:	1ac0      	subs	r0, r0, r3
    221e:	4152      	adcs	r2, r2
    2220:	0a83      	lsrs	r3, r0, #10
    2222:	428b      	cmp	r3, r1
    2224:	d301      	bcc.n	222a <__aeabi_uidiv+0x82>
    2226:	028b      	lsls	r3, r1, #10
    2228:	1ac0      	subs	r0, r0, r3
    222a:	4152      	adcs	r2, r2
    222c:	0a43      	lsrs	r3, r0, #9
    222e:	428b      	cmp	r3, r1
    2230:	d301      	bcc.n	2236 <__aeabi_uidiv+0x8e>
    2232:	024b      	lsls	r3, r1, #9
    2234:	1ac0      	subs	r0, r0, r3
    2236:	4152      	adcs	r2, r2
    2238:	0a03      	lsrs	r3, r0, #8
    223a:	428b      	cmp	r3, r1
    223c:	d301      	bcc.n	2242 <__aeabi_uidiv+0x9a>
    223e:	020b      	lsls	r3, r1, #8
    2240:	1ac0      	subs	r0, r0, r3
    2242:	4152      	adcs	r2, r2
    2244:	d2cd      	bcs.n	21e2 <__aeabi_uidiv+0x3a>
    2246:	09c3      	lsrs	r3, r0, #7
    2248:	428b      	cmp	r3, r1
    224a:	d301      	bcc.n	2250 <__aeabi_uidiv+0xa8>
    224c:	01cb      	lsls	r3, r1, #7
    224e:	1ac0      	subs	r0, r0, r3
    2250:	4152      	adcs	r2, r2
    2252:	0983      	lsrs	r3, r0, #6
    2254:	428b      	cmp	r3, r1
    2256:	d301      	bcc.n	225c <__aeabi_uidiv+0xb4>
    2258:	018b      	lsls	r3, r1, #6
    225a:	1ac0      	subs	r0, r0, r3
    225c:	4152      	adcs	r2, r2
    225e:	0943      	lsrs	r3, r0, #5
    2260:	428b      	cmp	r3, r1
    2262:	d301      	bcc.n	2268 <__aeabi_uidiv+0xc0>
    2264:	014b      	lsls	r3, r1, #5
    2266:	1ac0      	subs	r0, r0, r3
    2268:	4152      	adcs	r2, r2
    226a:	0903      	lsrs	r3, r0, #4
    226c:	428b      	cmp	r3, r1
    226e:	d301      	bcc.n	2274 <__aeabi_uidiv+0xcc>
    2270:	010b      	lsls	r3, r1, #4
    2272:	1ac0      	subs	r0, r0, r3
    2274:	4152      	adcs	r2, r2
    2276:	08c3      	lsrs	r3, r0, #3
    2278:	428b      	cmp	r3, r1
    227a:	d301      	bcc.n	2280 <__aeabi_uidiv+0xd8>
    227c:	00cb      	lsls	r3, r1, #3
    227e:	1ac0      	subs	r0, r0, r3
    2280:	4152      	adcs	r2, r2
    2282:	0883      	lsrs	r3, r0, #2
    2284:	428b      	cmp	r3, r1
    2286:	d301      	bcc.n	228c <__aeabi_uidiv+0xe4>
    2288:	008b      	lsls	r3, r1, #2
    228a:	1ac0      	subs	r0, r0, r3
    228c:	4152      	adcs	r2, r2
    228e:	0843      	lsrs	r3, r0, #1
    2290:	428b      	cmp	r3, r1
    2292:	d301      	bcc.n	2298 <__aeabi_uidiv+0xf0>
    2294:	004b      	lsls	r3, r1, #1
    2296:	1ac0      	subs	r0, r0, r3
    2298:	4152      	adcs	r2, r2
    229a:	1a41      	subs	r1, r0, r1
    229c:	d200      	bcs.n	22a0 <__aeabi_uidiv+0xf8>
    229e:	4601      	mov	r1, r0
    22a0:	4152      	adcs	r2, r2
    22a2:	4610      	mov	r0, r2
    22a4:	4770      	bx	lr
    22a6:	e7ff      	b.n	22a8 <__aeabi_uidiv+0x100>
    22a8:	b501      	push	{r0, lr}
    22aa:	2000      	movs	r0, #0
    22ac:	f000 f8fc 	bl	24a8 <__aeabi_idiv0>
    22b0:	bd02      	pop	{r1, pc}
    22b2:	46c0      	nop			; (mov r8, r8)

000022b4 <__aeabi_uidivmod>:
    22b4:	2900      	cmp	r1, #0
    22b6:	d0f7      	beq.n	22a8 <__aeabi_uidiv+0x100>
    22b8:	b503      	push	{r0, r1, lr}
    22ba:	f7ff ff75 	bl	21a8 <__aeabi_uidiv>
    22be:	bc0e      	pop	{r1, r2, r3}
    22c0:	4342      	muls	r2, r0
    22c2:	1a89      	subs	r1, r1, r2
    22c4:	4718      	bx	r3
    22c6:	46c0      	nop			; (mov r8, r8)

000022c8 <__aeabi_idiv>:
    22c8:	4603      	mov	r3, r0
    22ca:	430b      	orrs	r3, r1
    22cc:	d47f      	bmi.n	23ce <__aeabi_idiv+0x106>
    22ce:	2200      	movs	r2, #0
    22d0:	0843      	lsrs	r3, r0, #1
    22d2:	428b      	cmp	r3, r1
    22d4:	d374      	bcc.n	23c0 <__aeabi_idiv+0xf8>
    22d6:	0903      	lsrs	r3, r0, #4
    22d8:	428b      	cmp	r3, r1
    22da:	d35f      	bcc.n	239c <__aeabi_idiv+0xd4>
    22dc:	0a03      	lsrs	r3, r0, #8
    22de:	428b      	cmp	r3, r1
    22e0:	d344      	bcc.n	236c <__aeabi_idiv+0xa4>
    22e2:	0b03      	lsrs	r3, r0, #12
    22e4:	428b      	cmp	r3, r1
    22e6:	d328      	bcc.n	233a <__aeabi_idiv+0x72>
    22e8:	0c03      	lsrs	r3, r0, #16
    22ea:	428b      	cmp	r3, r1
    22ec:	d30d      	bcc.n	230a <__aeabi_idiv+0x42>
    22ee:	22ff      	movs	r2, #255	; 0xff
    22f0:	0209      	lsls	r1, r1, #8
    22f2:	ba12      	rev	r2, r2
    22f4:	0c03      	lsrs	r3, r0, #16
    22f6:	428b      	cmp	r3, r1
    22f8:	d302      	bcc.n	2300 <__aeabi_idiv+0x38>
    22fa:	1212      	asrs	r2, r2, #8
    22fc:	0209      	lsls	r1, r1, #8
    22fe:	d065      	beq.n	23cc <__aeabi_idiv+0x104>
    2300:	0b03      	lsrs	r3, r0, #12
    2302:	428b      	cmp	r3, r1
    2304:	d319      	bcc.n	233a <__aeabi_idiv+0x72>
    2306:	e000      	b.n	230a <__aeabi_idiv+0x42>
    2308:	0a09      	lsrs	r1, r1, #8
    230a:	0bc3      	lsrs	r3, r0, #15
    230c:	428b      	cmp	r3, r1
    230e:	d301      	bcc.n	2314 <__aeabi_idiv+0x4c>
    2310:	03cb      	lsls	r3, r1, #15
    2312:	1ac0      	subs	r0, r0, r3
    2314:	4152      	adcs	r2, r2
    2316:	0b83      	lsrs	r3, r0, #14
    2318:	428b      	cmp	r3, r1
    231a:	d301      	bcc.n	2320 <__aeabi_idiv+0x58>
    231c:	038b      	lsls	r3, r1, #14
    231e:	1ac0      	subs	r0, r0, r3
    2320:	4152      	adcs	r2, r2
    2322:	0b43      	lsrs	r3, r0, #13
    2324:	428b      	cmp	r3, r1
    2326:	d301      	bcc.n	232c <__aeabi_idiv+0x64>
    2328:	034b      	lsls	r3, r1, #13
    232a:	1ac0      	subs	r0, r0, r3
    232c:	4152      	adcs	r2, r2
    232e:	0b03      	lsrs	r3, r0, #12
    2330:	428b      	cmp	r3, r1
    2332:	d301      	bcc.n	2338 <__aeabi_idiv+0x70>
    2334:	030b      	lsls	r3, r1, #12
    2336:	1ac0      	subs	r0, r0, r3
    2338:	4152      	adcs	r2, r2
    233a:	0ac3      	lsrs	r3, r0, #11
    233c:	428b      	cmp	r3, r1
    233e:	d301      	bcc.n	2344 <__aeabi_idiv+0x7c>
    2340:	02cb      	lsls	r3, r1, #11
    2342:	1ac0      	subs	r0, r0, r3
    2344:	4152      	adcs	r2, r2
    2346:	0a83      	lsrs	r3, r0, #10
    2348:	428b      	cmp	r3, r1
    234a:	d301      	bcc.n	2350 <__aeabi_idiv+0x88>
    234c:	028b      	lsls	r3, r1, #10
    234e:	1ac0      	subs	r0, r0, r3
    2350:	4152      	adcs	r2, r2
    2352:	0a43      	lsrs	r3, r0, #9
    2354:	428b      	cmp	r3, r1
    2356:	d301      	bcc.n	235c <__aeabi_idiv+0x94>
    2358:	024b      	lsls	r3, r1, #9
    235a:	1ac0      	subs	r0, r0, r3
    235c:	4152      	adcs	r2, r2
    235e:	0a03      	lsrs	r3, r0, #8
    2360:	428b      	cmp	r3, r1
    2362:	d301      	bcc.n	2368 <__aeabi_idiv+0xa0>
    2364:	020b      	lsls	r3, r1, #8
    2366:	1ac0      	subs	r0, r0, r3
    2368:	4152      	adcs	r2, r2
    236a:	d2cd      	bcs.n	2308 <__aeabi_idiv+0x40>
    236c:	09c3      	lsrs	r3, r0, #7
    236e:	428b      	cmp	r3, r1
    2370:	d301      	bcc.n	2376 <__aeabi_idiv+0xae>
    2372:	01cb      	lsls	r3, r1, #7
    2374:	1ac0      	subs	r0, r0, r3
    2376:	4152      	adcs	r2, r2
    2378:	0983      	lsrs	r3, r0, #6
    237a:	428b      	cmp	r3, r1
    237c:	d301      	bcc.n	2382 <__aeabi_idiv+0xba>
    237e:	018b      	lsls	r3, r1, #6
    2380:	1ac0      	subs	r0, r0, r3
    2382:	4152      	adcs	r2, r2
    2384:	0943      	lsrs	r3, r0, #5
    2386:	428b      	cmp	r3, r1
    2388:	d301      	bcc.n	238e <__aeabi_idiv+0xc6>
    238a:	014b      	lsls	r3, r1, #5
    238c:	1ac0      	subs	r0, r0, r3
    238e:	4152      	adcs	r2, r2
    2390:	0903      	lsrs	r3, r0, #4
    2392:	428b      	cmp	r3, r1
    2394:	d301      	bcc.n	239a <__aeabi_idiv+0xd2>
    2396:	010b      	lsls	r3, r1, #4
    2398:	1ac0      	subs	r0, r0, r3
    239a:	4152      	adcs	r2, r2
    239c:	08c3      	lsrs	r3, r0, #3
    239e:	428b      	cmp	r3, r1
    23a0:	d301      	bcc.n	23a6 <__aeabi_idiv+0xde>
    23a2:	00cb      	lsls	r3, r1, #3
    23a4:	1ac0      	subs	r0, r0, r3
    23a6:	4152      	adcs	r2, r2
    23a8:	0883      	lsrs	r3, r0, #2
    23aa:	428b      	cmp	r3, r1
    23ac:	d301      	bcc.n	23b2 <__aeabi_idiv+0xea>
    23ae:	008b      	lsls	r3, r1, #2
    23b0:	1ac0      	subs	r0, r0, r3
    23b2:	4152      	adcs	r2, r2
    23b4:	0843      	lsrs	r3, r0, #1
    23b6:	428b      	cmp	r3, r1
    23b8:	d301      	bcc.n	23be <__aeabi_idiv+0xf6>
    23ba:	004b      	lsls	r3, r1, #1
    23bc:	1ac0      	subs	r0, r0, r3
    23be:	4152      	adcs	r2, r2
    23c0:	1a41      	subs	r1, r0, r1
    23c2:	d200      	bcs.n	23c6 <__aeabi_idiv+0xfe>
    23c4:	4601      	mov	r1, r0
    23c6:	4152      	adcs	r2, r2
    23c8:	4610      	mov	r0, r2
    23ca:	4770      	bx	lr
    23cc:	e05d      	b.n	248a <__aeabi_idiv+0x1c2>
    23ce:	0fca      	lsrs	r2, r1, #31
    23d0:	d000      	beq.n	23d4 <__aeabi_idiv+0x10c>
    23d2:	4249      	negs	r1, r1
    23d4:	1003      	asrs	r3, r0, #32
    23d6:	d300      	bcc.n	23da <__aeabi_idiv+0x112>
    23d8:	4240      	negs	r0, r0
    23da:	4053      	eors	r3, r2
    23dc:	2200      	movs	r2, #0
    23de:	469c      	mov	ip, r3
    23e0:	0903      	lsrs	r3, r0, #4
    23e2:	428b      	cmp	r3, r1
    23e4:	d32d      	bcc.n	2442 <__aeabi_idiv+0x17a>
    23e6:	0a03      	lsrs	r3, r0, #8
    23e8:	428b      	cmp	r3, r1
    23ea:	d312      	bcc.n	2412 <__aeabi_idiv+0x14a>
    23ec:	22fc      	movs	r2, #252	; 0xfc
    23ee:	0189      	lsls	r1, r1, #6
    23f0:	ba12      	rev	r2, r2
    23f2:	0a03      	lsrs	r3, r0, #8
    23f4:	428b      	cmp	r3, r1
    23f6:	d30c      	bcc.n	2412 <__aeabi_idiv+0x14a>
    23f8:	0189      	lsls	r1, r1, #6
    23fa:	1192      	asrs	r2, r2, #6
    23fc:	428b      	cmp	r3, r1
    23fe:	d308      	bcc.n	2412 <__aeabi_idiv+0x14a>
    2400:	0189      	lsls	r1, r1, #6
    2402:	1192      	asrs	r2, r2, #6
    2404:	428b      	cmp	r3, r1
    2406:	d304      	bcc.n	2412 <__aeabi_idiv+0x14a>
    2408:	0189      	lsls	r1, r1, #6
    240a:	d03a      	beq.n	2482 <__aeabi_idiv+0x1ba>
    240c:	1192      	asrs	r2, r2, #6
    240e:	e000      	b.n	2412 <__aeabi_idiv+0x14a>
    2410:	0989      	lsrs	r1, r1, #6
    2412:	09c3      	lsrs	r3, r0, #7
    2414:	428b      	cmp	r3, r1
    2416:	d301      	bcc.n	241c <__aeabi_idiv+0x154>
    2418:	01cb      	lsls	r3, r1, #7
    241a:	1ac0      	subs	r0, r0, r3
    241c:	4152      	adcs	r2, r2
    241e:	0983      	lsrs	r3, r0, #6
    2420:	428b      	cmp	r3, r1
    2422:	d301      	bcc.n	2428 <__aeabi_idiv+0x160>
    2424:	018b      	lsls	r3, r1, #6
    2426:	1ac0      	subs	r0, r0, r3
    2428:	4152      	adcs	r2, r2
    242a:	0943      	lsrs	r3, r0, #5
    242c:	428b      	cmp	r3, r1
    242e:	d301      	bcc.n	2434 <__aeabi_idiv+0x16c>
    2430:	014b      	lsls	r3, r1, #5
    2432:	1ac0      	subs	r0, r0, r3
    2434:	4152      	adcs	r2, r2
    2436:	0903      	lsrs	r3, r0, #4
    2438:	428b      	cmp	r3, r1
    243a:	d301      	bcc.n	2440 <__aeabi_idiv+0x178>
    243c:	010b      	lsls	r3, r1, #4
    243e:	1ac0      	subs	r0, r0, r3
    2440:	4152      	adcs	r2, r2
    2442:	08c3      	lsrs	r3, r0, #3
    2444:	428b      	cmp	r3, r1
    2446:	d301      	bcc.n	244c <__aeabi_idiv+0x184>
    2448:	00cb      	lsls	r3, r1, #3
    244a:	1ac0      	subs	r0, r0, r3
    244c:	4152      	adcs	r2, r2
    244e:	0883      	lsrs	r3, r0, #2
    2450:	428b      	cmp	r3, r1
    2452:	d301      	bcc.n	2458 <__aeabi_idiv+0x190>
    2454:	008b      	lsls	r3, r1, #2
    2456:	1ac0      	subs	r0, r0, r3
    2458:	4152      	adcs	r2, r2
    245a:	d2d9      	bcs.n	2410 <__aeabi_idiv+0x148>
    245c:	0843      	lsrs	r3, r0, #1
    245e:	428b      	cmp	r3, r1
    2460:	d301      	bcc.n	2466 <__aeabi_idiv+0x19e>
    2462:	004b      	lsls	r3, r1, #1
    2464:	1ac0      	subs	r0, r0, r3
    2466:	4152      	adcs	r2, r2
    2468:	1a41      	subs	r1, r0, r1
    246a:	d200      	bcs.n	246e <__aeabi_idiv+0x1a6>
    246c:	4601      	mov	r1, r0
    246e:	4663      	mov	r3, ip
    2470:	4152      	adcs	r2, r2
    2472:	105b      	asrs	r3, r3, #1
    2474:	4610      	mov	r0, r2
    2476:	d301      	bcc.n	247c <__aeabi_idiv+0x1b4>
    2478:	4240      	negs	r0, r0
    247a:	2b00      	cmp	r3, #0
    247c:	d500      	bpl.n	2480 <__aeabi_idiv+0x1b8>
    247e:	4249      	negs	r1, r1
    2480:	4770      	bx	lr
    2482:	4663      	mov	r3, ip
    2484:	105b      	asrs	r3, r3, #1
    2486:	d300      	bcc.n	248a <__aeabi_idiv+0x1c2>
    2488:	4240      	negs	r0, r0
    248a:	b501      	push	{r0, lr}
    248c:	2000      	movs	r0, #0
    248e:	f000 f80b 	bl	24a8 <__aeabi_idiv0>
    2492:	bd02      	pop	{r1, pc}

00002494 <__aeabi_idivmod>:
    2494:	2900      	cmp	r1, #0
    2496:	d0f8      	beq.n	248a <__aeabi_idiv+0x1c2>
    2498:	b503      	push	{r0, r1, lr}
    249a:	f7ff ff15 	bl	22c8 <__aeabi_idiv>
    249e:	bc0e      	pop	{r1, r2, r3}
    24a0:	4342      	muls	r2, r0
    24a2:	1a89      	subs	r1, r1, r2
    24a4:	4718      	bx	r3
    24a6:	46c0      	nop			; (mov r8, r8)

000024a8 <__aeabi_idiv0>:
    24a8:	4770      	bx	lr
    24aa:	46c0      	nop			; (mov r8, r8)

000024ac <__aeabi_lmul>:
    24ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    24ae:	464f      	mov	r7, r9
    24b0:	4646      	mov	r6, r8
    24b2:	0405      	lsls	r5, r0, #16
    24b4:	0c2d      	lsrs	r5, r5, #16
    24b6:	1c2c      	adds	r4, r5, #0
    24b8:	b4c0      	push	{r6, r7}
    24ba:	0417      	lsls	r7, r2, #16
    24bc:	0c16      	lsrs	r6, r2, #16
    24be:	0c3f      	lsrs	r7, r7, #16
    24c0:	4699      	mov	r9, r3
    24c2:	0c03      	lsrs	r3, r0, #16
    24c4:	437c      	muls	r4, r7
    24c6:	4375      	muls	r5, r6
    24c8:	435f      	muls	r7, r3
    24ca:	4373      	muls	r3, r6
    24cc:	197d      	adds	r5, r7, r5
    24ce:	0c26      	lsrs	r6, r4, #16
    24d0:	19ad      	adds	r5, r5, r6
    24d2:	469c      	mov	ip, r3
    24d4:	42af      	cmp	r7, r5
    24d6:	d903      	bls.n	24e0 <__aeabi_lmul+0x34>
    24d8:	2380      	movs	r3, #128	; 0x80
    24da:	025b      	lsls	r3, r3, #9
    24dc:	4698      	mov	r8, r3
    24de:	44c4      	add	ip, r8
    24e0:	464b      	mov	r3, r9
    24e2:	4351      	muls	r1, r2
    24e4:	4343      	muls	r3, r0
    24e6:	0424      	lsls	r4, r4, #16
    24e8:	0c2e      	lsrs	r6, r5, #16
    24ea:	0c24      	lsrs	r4, r4, #16
    24ec:	042d      	lsls	r5, r5, #16
    24ee:	4466      	add	r6, ip
    24f0:	192c      	adds	r4, r5, r4
    24f2:	1859      	adds	r1, r3, r1
    24f4:	1989      	adds	r1, r1, r6
    24f6:	1c20      	adds	r0, r4, #0
    24f8:	bc0c      	pop	{r2, r3}
    24fa:	4690      	mov	r8, r2
    24fc:	4699      	mov	r9, r3
    24fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002500 <__libc_init_array>:
    2500:	4b0e      	ldr	r3, [pc, #56]	; (253c <__libc_init_array+0x3c>)
    2502:	b570      	push	{r4, r5, r6, lr}
    2504:	2500      	movs	r5, #0
    2506:	1c1e      	adds	r6, r3, #0
    2508:	4c0d      	ldr	r4, [pc, #52]	; (2540 <__libc_init_array+0x40>)
    250a:	1ae4      	subs	r4, r4, r3
    250c:	10a4      	asrs	r4, r4, #2
    250e:	42a5      	cmp	r5, r4
    2510:	d004      	beq.n	251c <__libc_init_array+0x1c>
    2512:	00ab      	lsls	r3, r5, #2
    2514:	58f3      	ldr	r3, [r6, r3]
    2516:	4798      	blx	r3
    2518:	3501      	adds	r5, #1
    251a:	e7f8      	b.n	250e <__libc_init_array+0xe>
    251c:	f000 fdbc 	bl	3098 <_init>
    2520:	4b08      	ldr	r3, [pc, #32]	; (2544 <__libc_init_array+0x44>)
    2522:	2500      	movs	r5, #0
    2524:	1c1e      	adds	r6, r3, #0
    2526:	4c08      	ldr	r4, [pc, #32]	; (2548 <__libc_init_array+0x48>)
    2528:	1ae4      	subs	r4, r4, r3
    252a:	10a4      	asrs	r4, r4, #2
    252c:	42a5      	cmp	r5, r4
    252e:	d004      	beq.n	253a <__libc_init_array+0x3a>
    2530:	00ab      	lsls	r3, r5, #2
    2532:	58f3      	ldr	r3, [r6, r3]
    2534:	4798      	blx	r3
    2536:	3501      	adds	r5, #1
    2538:	e7f8      	b.n	252c <__libc_init_array+0x2c>
    253a:	bd70      	pop	{r4, r5, r6, pc}
    253c:	000030a4 	.word	0x000030a4
    2540:	000030a4 	.word	0x000030a4
    2544:	000030a4 	.word	0x000030a4
    2548:	000030a8 	.word	0x000030a8

0000254c <memcpy>:
    254c:	2300      	movs	r3, #0
    254e:	b510      	push	{r4, lr}
    2550:	4293      	cmp	r3, r2
    2552:	d003      	beq.n	255c <memcpy+0x10>
    2554:	5ccc      	ldrb	r4, [r1, r3]
    2556:	54c4      	strb	r4, [r0, r3]
    2558:	3301      	adds	r3, #1
    255a:	e7f9      	b.n	2550 <memcpy+0x4>
    255c:	bd10      	pop	{r4, pc}
	...

00002560 <siprintf>:
    2560:	b40e      	push	{r1, r2, r3}
    2562:	b510      	push	{r4, lr}
    2564:	b09d      	sub	sp, #116	; 0x74
    2566:	a902      	add	r1, sp, #8
    2568:	9002      	str	r0, [sp, #8]
    256a:	6108      	str	r0, [r1, #16]
    256c:	480b      	ldr	r0, [pc, #44]	; (259c <siprintf+0x3c>)
    256e:	2482      	movs	r4, #130	; 0x82
    2570:	6088      	str	r0, [r1, #8]
    2572:	6148      	str	r0, [r1, #20]
    2574:	2001      	movs	r0, #1
    2576:	4240      	negs	r0, r0
    2578:	ab1f      	add	r3, sp, #124	; 0x7c
    257a:	81c8      	strh	r0, [r1, #14]
    257c:	4808      	ldr	r0, [pc, #32]	; (25a0 <siprintf+0x40>)
    257e:	cb04      	ldmia	r3!, {r2}
    2580:	00a4      	lsls	r4, r4, #2
    2582:	6800      	ldr	r0, [r0, #0]
    2584:	9301      	str	r3, [sp, #4]
    2586:	818c      	strh	r4, [r1, #12]
    2588:	f000 f8c4 	bl	2714 <_svfiprintf_r>
    258c:	2300      	movs	r3, #0
    258e:	9a02      	ldr	r2, [sp, #8]
    2590:	7013      	strb	r3, [r2, #0]
    2592:	b01d      	add	sp, #116	; 0x74
    2594:	bc10      	pop	{r4}
    2596:	bc08      	pop	{r3}
    2598:	b003      	add	sp, #12
    259a:	4718      	bx	r3
    259c:	7fffffff 	.word	0x7fffffff
    25a0:	20000098 	.word	0x20000098

000025a4 <_malloc_r>:
    25a4:	2303      	movs	r3, #3
    25a6:	b570      	push	{r4, r5, r6, lr}
    25a8:	1ccc      	adds	r4, r1, #3
    25aa:	439c      	bics	r4, r3
    25ac:	3408      	adds	r4, #8
    25ae:	1c05      	adds	r5, r0, #0
    25b0:	2c0c      	cmp	r4, #12
    25b2:	d201      	bcs.n	25b8 <_malloc_r+0x14>
    25b4:	240c      	movs	r4, #12
    25b6:	e005      	b.n	25c4 <_malloc_r+0x20>
    25b8:	2c00      	cmp	r4, #0
    25ba:	da03      	bge.n	25c4 <_malloc_r+0x20>
    25bc:	230c      	movs	r3, #12
    25be:	2000      	movs	r0, #0
    25c0:	602b      	str	r3, [r5, #0]
    25c2:	e042      	b.n	264a <_malloc_r+0xa6>
    25c4:	428c      	cmp	r4, r1
    25c6:	d3f9      	bcc.n	25bc <_malloc_r+0x18>
    25c8:	4a20      	ldr	r2, [pc, #128]	; (264c <_malloc_r+0xa8>)
    25ca:	6813      	ldr	r3, [r2, #0]
    25cc:	1c10      	adds	r0, r2, #0
    25ce:	1c19      	adds	r1, r3, #0
    25d0:	2900      	cmp	r1, #0
    25d2:	d013      	beq.n	25fc <_malloc_r+0x58>
    25d4:	680a      	ldr	r2, [r1, #0]
    25d6:	1b12      	subs	r2, r2, r4
    25d8:	d40d      	bmi.n	25f6 <_malloc_r+0x52>
    25da:	2a0b      	cmp	r2, #11
    25dc:	d902      	bls.n	25e4 <_malloc_r+0x40>
    25de:	600a      	str	r2, [r1, #0]
    25e0:	188b      	adds	r3, r1, r2
    25e2:	e01f      	b.n	2624 <_malloc_r+0x80>
    25e4:	428b      	cmp	r3, r1
    25e6:	d102      	bne.n	25ee <_malloc_r+0x4a>
    25e8:	685a      	ldr	r2, [r3, #4]
    25ea:	6002      	str	r2, [r0, #0]
    25ec:	e01b      	b.n	2626 <_malloc_r+0x82>
    25ee:	684a      	ldr	r2, [r1, #4]
    25f0:	605a      	str	r2, [r3, #4]
    25f2:	1c0b      	adds	r3, r1, #0
    25f4:	e017      	b.n	2626 <_malloc_r+0x82>
    25f6:	1c0b      	adds	r3, r1, #0
    25f8:	6849      	ldr	r1, [r1, #4]
    25fa:	e7e9      	b.n	25d0 <_malloc_r+0x2c>
    25fc:	4e14      	ldr	r6, [pc, #80]	; (2650 <_malloc_r+0xac>)
    25fe:	6833      	ldr	r3, [r6, #0]
    2600:	2b00      	cmp	r3, #0
    2602:	d103      	bne.n	260c <_malloc_r+0x68>
    2604:	1c28      	adds	r0, r5, #0
    2606:	f000 fb01 	bl	2c0c <_sbrk_r>
    260a:	6030      	str	r0, [r6, #0]
    260c:	1c28      	adds	r0, r5, #0
    260e:	1c21      	adds	r1, r4, #0
    2610:	f000 fafc 	bl	2c0c <_sbrk_r>
    2614:	1c03      	adds	r3, r0, #0
    2616:	1c42      	adds	r2, r0, #1
    2618:	d0d0      	beq.n	25bc <_malloc_r+0x18>
    261a:	2203      	movs	r2, #3
    261c:	1cc6      	adds	r6, r0, #3
    261e:	4396      	bics	r6, r2
    2620:	4286      	cmp	r6, r0
    2622:	d10a      	bne.n	263a <_malloc_r+0x96>
    2624:	601c      	str	r4, [r3, #0]
    2626:	1c18      	adds	r0, r3, #0
    2628:	2107      	movs	r1, #7
    262a:	300b      	adds	r0, #11
    262c:	1d1a      	adds	r2, r3, #4
    262e:	4388      	bics	r0, r1
    2630:	1a82      	subs	r2, r0, r2
    2632:	d00a      	beq.n	264a <_malloc_r+0xa6>
    2634:	4251      	negs	r1, r2
    2636:	5099      	str	r1, [r3, r2]
    2638:	e007      	b.n	264a <_malloc_r+0xa6>
    263a:	1a31      	subs	r1, r6, r0
    263c:	1c28      	adds	r0, r5, #0
    263e:	f000 fae5 	bl	2c0c <_sbrk_r>
    2642:	1c43      	adds	r3, r0, #1
    2644:	d0ba      	beq.n	25bc <_malloc_r+0x18>
    2646:	1c33      	adds	r3, r6, #0
    2648:	e7ec      	b.n	2624 <_malloc_r+0x80>
    264a:	bd70      	pop	{r4, r5, r6, pc}
    264c:	20000108 	.word	0x20000108
    2650:	20000104 	.word	0x20000104

00002654 <__ssputs_r>:
    2654:	b5f0      	push	{r4, r5, r6, r7, lr}
    2656:	688e      	ldr	r6, [r1, #8]
    2658:	b085      	sub	sp, #20
    265a:	1c07      	adds	r7, r0, #0
    265c:	1c0c      	adds	r4, r1, #0
    265e:	9203      	str	r2, [sp, #12]
    2660:	9301      	str	r3, [sp, #4]
    2662:	42b3      	cmp	r3, r6
    2664:	d345      	bcc.n	26f2 <__ssputs_r+0x9e>
    2666:	2390      	movs	r3, #144	; 0x90
    2668:	898a      	ldrh	r2, [r1, #12]
    266a:	00db      	lsls	r3, r3, #3
    266c:	421a      	tst	r2, r3
    266e:	d03d      	beq.n	26ec <__ssputs_r+0x98>
    2670:	2503      	movs	r5, #3
    2672:	6909      	ldr	r1, [r1, #16]
    2674:	6823      	ldr	r3, [r4, #0]
    2676:	9801      	ldr	r0, [sp, #4]
    2678:	1a5b      	subs	r3, r3, r1
    267a:	9302      	str	r3, [sp, #8]
    267c:	6963      	ldr	r3, [r4, #20]
    267e:	435d      	muls	r5, r3
    2680:	0feb      	lsrs	r3, r5, #31
    2682:	195d      	adds	r5, r3, r5
    2684:	9b02      	ldr	r3, [sp, #8]
    2686:	106d      	asrs	r5, r5, #1
    2688:	3301      	adds	r3, #1
    268a:	181b      	adds	r3, r3, r0
    268c:	429d      	cmp	r5, r3
    268e:	d200      	bcs.n	2692 <__ssputs_r+0x3e>
    2690:	1c1d      	adds	r5, r3, #0
    2692:	1c38      	adds	r0, r7, #0
    2694:	0553      	lsls	r3, r2, #21
    2696:	d50f      	bpl.n	26b8 <__ssputs_r+0x64>
    2698:	1c29      	adds	r1, r5, #0
    269a:	f7ff ff83 	bl	25a4 <_malloc_r>
    269e:	1e06      	subs	r6, r0, #0
    26a0:	d013      	beq.n	26ca <__ssputs_r+0x76>
    26a2:	9a02      	ldr	r2, [sp, #8]
    26a4:	6921      	ldr	r1, [r4, #16]
    26a6:	f7ff ff51 	bl	254c <memcpy>
    26aa:	89a2      	ldrh	r2, [r4, #12]
    26ac:	4b18      	ldr	r3, [pc, #96]	; (2710 <__ssputs_r+0xbc>)
    26ae:	4013      	ands	r3, r2
    26b0:	2280      	movs	r2, #128	; 0x80
    26b2:	4313      	orrs	r3, r2
    26b4:	81a3      	strh	r3, [r4, #12]
    26b6:	e011      	b.n	26dc <__ssputs_r+0x88>
    26b8:	1c2a      	adds	r2, r5, #0
    26ba:	f000 fb1f 	bl	2cfc <_realloc_r>
    26be:	1e06      	subs	r6, r0, #0
    26c0:	d10c      	bne.n	26dc <__ssputs_r+0x88>
    26c2:	1c38      	adds	r0, r7, #0
    26c4:	6921      	ldr	r1, [r4, #16]
    26c6:	f000 fad3 	bl	2c70 <_free_r>
    26ca:	230c      	movs	r3, #12
    26cc:	2240      	movs	r2, #64	; 0x40
    26ce:	2001      	movs	r0, #1
    26d0:	603b      	str	r3, [r7, #0]
    26d2:	89a3      	ldrh	r3, [r4, #12]
    26d4:	4240      	negs	r0, r0
    26d6:	4313      	orrs	r3, r2
    26d8:	81a3      	strh	r3, [r4, #12]
    26da:	e017      	b.n	270c <__ssputs_r+0xb8>
    26dc:	9b02      	ldr	r3, [sp, #8]
    26de:	6126      	str	r6, [r4, #16]
    26e0:	18f6      	adds	r6, r6, r3
    26e2:	6026      	str	r6, [r4, #0]
    26e4:	6165      	str	r5, [r4, #20]
    26e6:	9e01      	ldr	r6, [sp, #4]
    26e8:	1aed      	subs	r5, r5, r3
    26ea:	60a5      	str	r5, [r4, #8]
    26ec:	9b01      	ldr	r3, [sp, #4]
    26ee:	42b3      	cmp	r3, r6
    26f0:	d200      	bcs.n	26f4 <__ssputs_r+0xa0>
    26f2:	9e01      	ldr	r6, [sp, #4]
    26f4:	1c32      	adds	r2, r6, #0
    26f6:	6820      	ldr	r0, [r4, #0]
    26f8:	9903      	ldr	r1, [sp, #12]
    26fa:	f000 faa4 	bl	2c46 <memmove>
    26fe:	2000      	movs	r0, #0
    2700:	68a3      	ldr	r3, [r4, #8]
    2702:	1b9b      	subs	r3, r3, r6
    2704:	60a3      	str	r3, [r4, #8]
    2706:	6823      	ldr	r3, [r4, #0]
    2708:	199e      	adds	r6, r3, r6
    270a:	6026      	str	r6, [r4, #0]
    270c:	b005      	add	sp, #20
    270e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2710:	fffffb7f 	.word	0xfffffb7f

00002714 <_svfiprintf_r>:
    2714:	b5f0      	push	{r4, r5, r6, r7, lr}
    2716:	b09f      	sub	sp, #124	; 0x7c
    2718:	9002      	str	r0, [sp, #8]
    271a:	9305      	str	r3, [sp, #20]
    271c:	898b      	ldrh	r3, [r1, #12]
    271e:	1c0e      	adds	r6, r1, #0
    2720:	1c17      	adds	r7, r2, #0
    2722:	061b      	lsls	r3, r3, #24
    2724:	d510      	bpl.n	2748 <_svfiprintf_r+0x34>
    2726:	690b      	ldr	r3, [r1, #16]
    2728:	2b00      	cmp	r3, #0
    272a:	d10d      	bne.n	2748 <_svfiprintf_r+0x34>
    272c:	2140      	movs	r1, #64	; 0x40
    272e:	f7ff ff39 	bl	25a4 <_malloc_r>
    2732:	6030      	str	r0, [r6, #0]
    2734:	6130      	str	r0, [r6, #16]
    2736:	2800      	cmp	r0, #0
    2738:	d104      	bne.n	2744 <_svfiprintf_r+0x30>
    273a:	230c      	movs	r3, #12
    273c:	9a02      	ldr	r2, [sp, #8]
    273e:	3801      	subs	r0, #1
    2740:	6013      	str	r3, [r2, #0]
    2742:	e0d0      	b.n	28e6 <_svfiprintf_r+0x1d2>
    2744:	2340      	movs	r3, #64	; 0x40
    2746:	6173      	str	r3, [r6, #20]
    2748:	2300      	movs	r3, #0
    274a:	ad06      	add	r5, sp, #24
    274c:	616b      	str	r3, [r5, #20]
    274e:	3320      	adds	r3, #32
    2750:	766b      	strb	r3, [r5, #25]
    2752:	3310      	adds	r3, #16
    2754:	76ab      	strb	r3, [r5, #26]
    2756:	1c3c      	adds	r4, r7, #0
    2758:	7823      	ldrb	r3, [r4, #0]
    275a:	2b00      	cmp	r3, #0
    275c:	d103      	bne.n	2766 <_svfiprintf_r+0x52>
    275e:	1be3      	subs	r3, r4, r7
    2760:	9304      	str	r3, [sp, #16]
    2762:	d012      	beq.n	278a <_svfiprintf_r+0x76>
    2764:	e003      	b.n	276e <_svfiprintf_r+0x5a>
    2766:	2b25      	cmp	r3, #37	; 0x25
    2768:	d0f9      	beq.n	275e <_svfiprintf_r+0x4a>
    276a:	3401      	adds	r4, #1
    276c:	e7f4      	b.n	2758 <_svfiprintf_r+0x44>
    276e:	9b04      	ldr	r3, [sp, #16]
    2770:	9802      	ldr	r0, [sp, #8]
    2772:	1c31      	adds	r1, r6, #0
    2774:	1c3a      	adds	r2, r7, #0
    2776:	f7ff ff6d 	bl	2654 <__ssputs_r>
    277a:	1c43      	adds	r3, r0, #1
    277c:	d100      	bne.n	2780 <_svfiprintf_r+0x6c>
    277e:	e0ac      	b.n	28da <_svfiprintf_r+0x1c6>
    2780:	696a      	ldr	r2, [r5, #20]
    2782:	9b04      	ldr	r3, [sp, #16]
    2784:	4694      	mov	ip, r2
    2786:	4463      	add	r3, ip
    2788:	616b      	str	r3, [r5, #20]
    278a:	7823      	ldrb	r3, [r4, #0]
    278c:	2b00      	cmp	r3, #0
    278e:	d100      	bne.n	2792 <_svfiprintf_r+0x7e>
    2790:	e0a3      	b.n	28da <_svfiprintf_r+0x1c6>
    2792:	2201      	movs	r2, #1
    2794:	2300      	movs	r3, #0
    2796:	4252      	negs	r2, r2
    2798:	606a      	str	r2, [r5, #4]
    279a:	a902      	add	r1, sp, #8
    279c:	3254      	adds	r2, #84	; 0x54
    279e:	1852      	adds	r2, r2, r1
    27a0:	3401      	adds	r4, #1
    27a2:	602b      	str	r3, [r5, #0]
    27a4:	60eb      	str	r3, [r5, #12]
    27a6:	60ab      	str	r3, [r5, #8]
    27a8:	7013      	strb	r3, [r2, #0]
    27aa:	65ab      	str	r3, [r5, #88]	; 0x58
    27ac:	4f4f      	ldr	r7, [pc, #316]	; (28ec <_svfiprintf_r+0x1d8>)
    27ae:	7821      	ldrb	r1, [r4, #0]
    27b0:	1c38      	adds	r0, r7, #0
    27b2:	2205      	movs	r2, #5
    27b4:	f000 fa3c 	bl	2c30 <memchr>
    27b8:	2800      	cmp	r0, #0
    27ba:	d008      	beq.n	27ce <_svfiprintf_r+0xba>
    27bc:	1bc0      	subs	r0, r0, r7
    27be:	2701      	movs	r7, #1
    27c0:	4087      	lsls	r7, r0
    27c2:	1c38      	adds	r0, r7, #0
    27c4:	682b      	ldr	r3, [r5, #0]
    27c6:	3401      	adds	r4, #1
    27c8:	4318      	orrs	r0, r3
    27ca:	6028      	str	r0, [r5, #0]
    27cc:	e7ee      	b.n	27ac <_svfiprintf_r+0x98>
    27ce:	682b      	ldr	r3, [r5, #0]
    27d0:	06da      	lsls	r2, r3, #27
    27d2:	d504      	bpl.n	27de <_svfiprintf_r+0xca>
    27d4:	2253      	movs	r2, #83	; 0x53
    27d6:	2120      	movs	r1, #32
    27d8:	a802      	add	r0, sp, #8
    27da:	1812      	adds	r2, r2, r0
    27dc:	7011      	strb	r1, [r2, #0]
    27de:	071a      	lsls	r2, r3, #28
    27e0:	d504      	bpl.n	27ec <_svfiprintf_r+0xd8>
    27e2:	2253      	movs	r2, #83	; 0x53
    27e4:	212b      	movs	r1, #43	; 0x2b
    27e6:	a802      	add	r0, sp, #8
    27e8:	1812      	adds	r2, r2, r0
    27ea:	7011      	strb	r1, [r2, #0]
    27ec:	7822      	ldrb	r2, [r4, #0]
    27ee:	2a2a      	cmp	r2, #42	; 0x2a
    27f0:	d001      	beq.n	27f6 <_svfiprintf_r+0xe2>
    27f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27f4:	e00e      	b.n	2814 <_svfiprintf_r+0x100>
    27f6:	9a05      	ldr	r2, [sp, #20]
    27f8:	1d11      	adds	r1, r2, #4
    27fa:	6812      	ldr	r2, [r2, #0]
    27fc:	9105      	str	r1, [sp, #20]
    27fe:	2a00      	cmp	r2, #0
    2800:	db01      	blt.n	2806 <_svfiprintf_r+0xf2>
    2802:	9209      	str	r2, [sp, #36]	; 0x24
    2804:	e004      	b.n	2810 <_svfiprintf_r+0xfc>
    2806:	4252      	negs	r2, r2
    2808:	60ea      	str	r2, [r5, #12]
    280a:	2202      	movs	r2, #2
    280c:	4313      	orrs	r3, r2
    280e:	602b      	str	r3, [r5, #0]
    2810:	3401      	adds	r4, #1
    2812:	e009      	b.n	2828 <_svfiprintf_r+0x114>
    2814:	7822      	ldrb	r2, [r4, #0]
    2816:	3a30      	subs	r2, #48	; 0x30
    2818:	2a09      	cmp	r2, #9
    281a:	d804      	bhi.n	2826 <_svfiprintf_r+0x112>
    281c:	210a      	movs	r1, #10
    281e:	434b      	muls	r3, r1
    2820:	3401      	adds	r4, #1
    2822:	189b      	adds	r3, r3, r2
    2824:	e7f6      	b.n	2814 <_svfiprintf_r+0x100>
    2826:	9309      	str	r3, [sp, #36]	; 0x24
    2828:	7823      	ldrb	r3, [r4, #0]
    282a:	2b2e      	cmp	r3, #46	; 0x2e
    282c:	d118      	bne.n	2860 <_svfiprintf_r+0x14c>
    282e:	7863      	ldrb	r3, [r4, #1]
    2830:	2b2a      	cmp	r3, #42	; 0x2a
    2832:	d109      	bne.n	2848 <_svfiprintf_r+0x134>
    2834:	9b05      	ldr	r3, [sp, #20]
    2836:	3402      	adds	r4, #2
    2838:	1d1a      	adds	r2, r3, #4
    283a:	681b      	ldr	r3, [r3, #0]
    283c:	9205      	str	r2, [sp, #20]
    283e:	2b00      	cmp	r3, #0
    2840:	da0d      	bge.n	285e <_svfiprintf_r+0x14a>
    2842:	2301      	movs	r3, #1
    2844:	425b      	negs	r3, r3
    2846:	e00a      	b.n	285e <_svfiprintf_r+0x14a>
    2848:	2300      	movs	r3, #0
    284a:	3401      	adds	r4, #1
    284c:	7822      	ldrb	r2, [r4, #0]
    284e:	3a30      	subs	r2, #48	; 0x30
    2850:	2a09      	cmp	r2, #9
    2852:	d804      	bhi.n	285e <_svfiprintf_r+0x14a>
    2854:	210a      	movs	r1, #10
    2856:	434b      	muls	r3, r1
    2858:	3401      	adds	r4, #1
    285a:	189b      	adds	r3, r3, r2
    285c:	e7f6      	b.n	284c <_svfiprintf_r+0x138>
    285e:	9307      	str	r3, [sp, #28]
    2860:	4f23      	ldr	r7, [pc, #140]	; (28f0 <_svfiprintf_r+0x1dc>)
    2862:	7821      	ldrb	r1, [r4, #0]
    2864:	1c38      	adds	r0, r7, #0
    2866:	2203      	movs	r2, #3
    2868:	f000 f9e2 	bl	2c30 <memchr>
    286c:	2800      	cmp	r0, #0
    286e:	d007      	beq.n	2880 <_svfiprintf_r+0x16c>
    2870:	1bc0      	subs	r0, r0, r7
    2872:	2740      	movs	r7, #64	; 0x40
    2874:	4087      	lsls	r7, r0
    2876:	1c38      	adds	r0, r7, #0
    2878:	682b      	ldr	r3, [r5, #0]
    287a:	3401      	adds	r4, #1
    287c:	4318      	orrs	r0, r3
    287e:	6028      	str	r0, [r5, #0]
    2880:	7821      	ldrb	r1, [r4, #0]
    2882:	481c      	ldr	r0, [pc, #112]	; (28f4 <_svfiprintf_r+0x1e0>)
    2884:	2206      	movs	r2, #6
    2886:	1c67      	adds	r7, r4, #1
    2888:	7629      	strb	r1, [r5, #24]
    288a:	f000 f9d1 	bl	2c30 <memchr>
    288e:	2800      	cmp	r0, #0
    2890:	d012      	beq.n	28b8 <_svfiprintf_r+0x1a4>
    2892:	4b19      	ldr	r3, [pc, #100]	; (28f8 <_svfiprintf_r+0x1e4>)
    2894:	2b00      	cmp	r3, #0
    2896:	d106      	bne.n	28a6 <_svfiprintf_r+0x192>
    2898:	2207      	movs	r2, #7
    289a:	9b05      	ldr	r3, [sp, #20]
    289c:	3307      	adds	r3, #7
    289e:	4393      	bics	r3, r2
    28a0:	3308      	adds	r3, #8
    28a2:	9305      	str	r3, [sp, #20]
    28a4:	e014      	b.n	28d0 <_svfiprintf_r+0x1bc>
    28a6:	ab05      	add	r3, sp, #20
    28a8:	9300      	str	r3, [sp, #0]
    28aa:	9802      	ldr	r0, [sp, #8]
    28ac:	1c29      	adds	r1, r5, #0
    28ae:	1c32      	adds	r2, r6, #0
    28b0:	4b12      	ldr	r3, [pc, #72]	; (28fc <_svfiprintf_r+0x1e8>)
    28b2:	e000      	b.n	28b6 <_svfiprintf_r+0x1a2>
    28b4:	bf00      	nop
    28b6:	e007      	b.n	28c8 <_svfiprintf_r+0x1b4>
    28b8:	ab05      	add	r3, sp, #20
    28ba:	9300      	str	r3, [sp, #0]
    28bc:	9802      	ldr	r0, [sp, #8]
    28be:	1c29      	adds	r1, r5, #0
    28c0:	1c32      	adds	r2, r6, #0
    28c2:	4b0e      	ldr	r3, [pc, #56]	; (28fc <_svfiprintf_r+0x1e8>)
    28c4:	f000 f88a 	bl	29dc <_printf_i>
    28c8:	9003      	str	r0, [sp, #12]
    28ca:	9b03      	ldr	r3, [sp, #12]
    28cc:	3301      	adds	r3, #1
    28ce:	d004      	beq.n	28da <_svfiprintf_r+0x1c6>
    28d0:	696b      	ldr	r3, [r5, #20]
    28d2:	9a03      	ldr	r2, [sp, #12]
    28d4:	189b      	adds	r3, r3, r2
    28d6:	616b      	str	r3, [r5, #20]
    28d8:	e73d      	b.n	2756 <_svfiprintf_r+0x42>
    28da:	89b3      	ldrh	r3, [r6, #12]
    28dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    28de:	065b      	lsls	r3, r3, #25
    28e0:	d501      	bpl.n	28e6 <_svfiprintf_r+0x1d2>
    28e2:	2001      	movs	r0, #1
    28e4:	4240      	negs	r0, r0
    28e6:	b01f      	add	sp, #124	; 0x7c
    28e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28ea:	46c0      	nop			; (mov r8, r8)
    28ec:	00003064 	.word	0x00003064
    28f0:	0000306a 	.word	0x0000306a
    28f4:	0000306e 	.word	0x0000306e
    28f8:	00000000 	.word	0x00000000
    28fc:	00002655 	.word	0x00002655

00002900 <_printf_common>:
    2900:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2902:	1c17      	adds	r7, r2, #0
    2904:	9301      	str	r3, [sp, #4]
    2906:	690a      	ldr	r2, [r1, #16]
    2908:	688b      	ldr	r3, [r1, #8]
    290a:	9000      	str	r0, [sp, #0]
    290c:	1c0c      	adds	r4, r1, #0
    290e:	4293      	cmp	r3, r2
    2910:	da00      	bge.n	2914 <_printf_common+0x14>
    2912:	1c13      	adds	r3, r2, #0
    2914:	1c22      	adds	r2, r4, #0
    2916:	603b      	str	r3, [r7, #0]
    2918:	3243      	adds	r2, #67	; 0x43
    291a:	7812      	ldrb	r2, [r2, #0]
    291c:	2a00      	cmp	r2, #0
    291e:	d001      	beq.n	2924 <_printf_common+0x24>
    2920:	3301      	adds	r3, #1
    2922:	603b      	str	r3, [r7, #0]
    2924:	6823      	ldr	r3, [r4, #0]
    2926:	069b      	lsls	r3, r3, #26
    2928:	d502      	bpl.n	2930 <_printf_common+0x30>
    292a:	683b      	ldr	r3, [r7, #0]
    292c:	3302      	adds	r3, #2
    292e:	603b      	str	r3, [r7, #0]
    2930:	2506      	movs	r5, #6
    2932:	6823      	ldr	r3, [r4, #0]
    2934:	401d      	ands	r5, r3
    2936:	d01e      	beq.n	2976 <_printf_common+0x76>
    2938:	1c23      	adds	r3, r4, #0
    293a:	3343      	adds	r3, #67	; 0x43
    293c:	781b      	ldrb	r3, [r3, #0]
    293e:	1e5a      	subs	r2, r3, #1
    2940:	4193      	sbcs	r3, r2
    2942:	6822      	ldr	r2, [r4, #0]
    2944:	0692      	lsls	r2, r2, #26
    2946:	d51c      	bpl.n	2982 <_printf_common+0x82>
    2948:	2030      	movs	r0, #48	; 0x30
    294a:	18e1      	adds	r1, r4, r3
    294c:	3140      	adds	r1, #64	; 0x40
    294e:	70c8      	strb	r0, [r1, #3]
    2950:	1c21      	adds	r1, r4, #0
    2952:	1c5a      	adds	r2, r3, #1
    2954:	3145      	adds	r1, #69	; 0x45
    2956:	7809      	ldrb	r1, [r1, #0]
    2958:	18a2      	adds	r2, r4, r2
    295a:	3240      	adds	r2, #64	; 0x40
    295c:	3302      	adds	r3, #2
    295e:	70d1      	strb	r1, [r2, #3]
    2960:	e00f      	b.n	2982 <_printf_common+0x82>
    2962:	1c22      	adds	r2, r4, #0
    2964:	2301      	movs	r3, #1
    2966:	9800      	ldr	r0, [sp, #0]
    2968:	9901      	ldr	r1, [sp, #4]
    296a:	3219      	adds	r2, #25
    296c:	9e08      	ldr	r6, [sp, #32]
    296e:	47b0      	blx	r6
    2970:	1c43      	adds	r3, r0, #1
    2972:	d00e      	beq.n	2992 <_printf_common+0x92>
    2974:	3501      	adds	r5, #1
    2976:	68e3      	ldr	r3, [r4, #12]
    2978:	683a      	ldr	r2, [r7, #0]
    297a:	1a9b      	subs	r3, r3, r2
    297c:	429d      	cmp	r5, r3
    297e:	dbf0      	blt.n	2962 <_printf_common+0x62>
    2980:	e7da      	b.n	2938 <_printf_common+0x38>
    2982:	1c22      	adds	r2, r4, #0
    2984:	9800      	ldr	r0, [sp, #0]
    2986:	9901      	ldr	r1, [sp, #4]
    2988:	3243      	adds	r2, #67	; 0x43
    298a:	9d08      	ldr	r5, [sp, #32]
    298c:	47a8      	blx	r5
    298e:	1c43      	adds	r3, r0, #1
    2990:	d102      	bne.n	2998 <_printf_common+0x98>
    2992:	2001      	movs	r0, #1
    2994:	4240      	negs	r0, r0
    2996:	e020      	b.n	29da <_printf_common+0xda>
    2998:	2306      	movs	r3, #6
    299a:	6820      	ldr	r0, [r4, #0]
    299c:	68e1      	ldr	r1, [r4, #12]
    299e:	683a      	ldr	r2, [r7, #0]
    29a0:	4003      	ands	r3, r0
    29a2:	2500      	movs	r5, #0
    29a4:	2b04      	cmp	r3, #4
    29a6:	d103      	bne.n	29b0 <_printf_common+0xb0>
    29a8:	1a8d      	subs	r5, r1, r2
    29aa:	43eb      	mvns	r3, r5
    29ac:	17db      	asrs	r3, r3, #31
    29ae:	401d      	ands	r5, r3
    29b0:	68a3      	ldr	r3, [r4, #8]
    29b2:	6922      	ldr	r2, [r4, #16]
    29b4:	4293      	cmp	r3, r2
    29b6:	dd01      	ble.n	29bc <_printf_common+0xbc>
    29b8:	1a9b      	subs	r3, r3, r2
    29ba:	18ed      	adds	r5, r5, r3
    29bc:	2700      	movs	r7, #0
    29be:	42af      	cmp	r7, r5
    29c0:	da0a      	bge.n	29d8 <_printf_common+0xd8>
    29c2:	1c22      	adds	r2, r4, #0
    29c4:	2301      	movs	r3, #1
    29c6:	9800      	ldr	r0, [sp, #0]
    29c8:	9901      	ldr	r1, [sp, #4]
    29ca:	321a      	adds	r2, #26
    29cc:	9e08      	ldr	r6, [sp, #32]
    29ce:	47b0      	blx	r6
    29d0:	1c43      	adds	r3, r0, #1
    29d2:	d0de      	beq.n	2992 <_printf_common+0x92>
    29d4:	3701      	adds	r7, #1
    29d6:	e7f2      	b.n	29be <_printf_common+0xbe>
    29d8:	2000      	movs	r0, #0
    29da:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000029dc <_printf_i>:
    29dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    29de:	b08b      	sub	sp, #44	; 0x2c
    29e0:	9206      	str	r2, [sp, #24]
    29e2:	1c0a      	adds	r2, r1, #0
    29e4:	3243      	adds	r2, #67	; 0x43
    29e6:	9307      	str	r3, [sp, #28]
    29e8:	9005      	str	r0, [sp, #20]
    29ea:	9204      	str	r2, [sp, #16]
    29ec:	7e0a      	ldrb	r2, [r1, #24]
    29ee:	1c0c      	adds	r4, r1, #0
    29f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
    29f2:	2a6e      	cmp	r2, #110	; 0x6e
    29f4:	d100      	bne.n	29f8 <_printf_i+0x1c>
    29f6:	e0a8      	b.n	2b4a <_printf_i+0x16e>
    29f8:	d811      	bhi.n	2a1e <_printf_i+0x42>
    29fa:	2a63      	cmp	r2, #99	; 0x63
    29fc:	d022      	beq.n	2a44 <_printf_i+0x68>
    29fe:	d809      	bhi.n	2a14 <_printf_i+0x38>
    2a00:	2a00      	cmp	r2, #0
    2a02:	d100      	bne.n	2a06 <_printf_i+0x2a>
    2a04:	e0b2      	b.n	2b6c <_printf_i+0x190>
    2a06:	2a58      	cmp	r2, #88	; 0x58
    2a08:	d000      	beq.n	2a0c <_printf_i+0x30>
    2a0a:	e0c2      	b.n	2b92 <_printf_i+0x1b6>
    2a0c:	3145      	adds	r1, #69	; 0x45
    2a0e:	700a      	strb	r2, [r1, #0]
    2a10:	4a7c      	ldr	r2, [pc, #496]	; (2c04 <_printf_i+0x228>)
    2a12:	e04f      	b.n	2ab4 <_printf_i+0xd8>
    2a14:	2a64      	cmp	r2, #100	; 0x64
    2a16:	d01d      	beq.n	2a54 <_printf_i+0x78>
    2a18:	2a69      	cmp	r2, #105	; 0x69
    2a1a:	d01b      	beq.n	2a54 <_printf_i+0x78>
    2a1c:	e0b9      	b.n	2b92 <_printf_i+0x1b6>
    2a1e:	2a73      	cmp	r2, #115	; 0x73
    2a20:	d100      	bne.n	2a24 <_printf_i+0x48>
    2a22:	e0a7      	b.n	2b74 <_printf_i+0x198>
    2a24:	d809      	bhi.n	2a3a <_printf_i+0x5e>
    2a26:	2a6f      	cmp	r2, #111	; 0x6f
    2a28:	d029      	beq.n	2a7e <_printf_i+0xa2>
    2a2a:	2a70      	cmp	r2, #112	; 0x70
    2a2c:	d000      	beq.n	2a30 <_printf_i+0x54>
    2a2e:	e0b0      	b.n	2b92 <_printf_i+0x1b6>
    2a30:	2220      	movs	r2, #32
    2a32:	6809      	ldr	r1, [r1, #0]
    2a34:	430a      	orrs	r2, r1
    2a36:	6022      	str	r2, [r4, #0]
    2a38:	e037      	b.n	2aaa <_printf_i+0xce>
    2a3a:	2a75      	cmp	r2, #117	; 0x75
    2a3c:	d01f      	beq.n	2a7e <_printf_i+0xa2>
    2a3e:	2a78      	cmp	r2, #120	; 0x78
    2a40:	d033      	beq.n	2aaa <_printf_i+0xce>
    2a42:	e0a6      	b.n	2b92 <_printf_i+0x1b6>
    2a44:	1c0e      	adds	r6, r1, #0
    2a46:	681a      	ldr	r2, [r3, #0]
    2a48:	3642      	adds	r6, #66	; 0x42
    2a4a:	1d11      	adds	r1, r2, #4
    2a4c:	6019      	str	r1, [r3, #0]
    2a4e:	6813      	ldr	r3, [r2, #0]
    2a50:	7033      	strb	r3, [r6, #0]
    2a52:	e0a1      	b.n	2b98 <_printf_i+0x1bc>
    2a54:	6821      	ldr	r1, [r4, #0]
    2a56:	681a      	ldr	r2, [r3, #0]
    2a58:	0608      	lsls	r0, r1, #24
    2a5a:	d406      	bmi.n	2a6a <_printf_i+0x8e>
    2a5c:	0649      	lsls	r1, r1, #25
    2a5e:	d504      	bpl.n	2a6a <_printf_i+0x8e>
    2a60:	1d11      	adds	r1, r2, #4
    2a62:	6019      	str	r1, [r3, #0]
    2a64:	2300      	movs	r3, #0
    2a66:	5ed5      	ldrsh	r5, [r2, r3]
    2a68:	e002      	b.n	2a70 <_printf_i+0x94>
    2a6a:	1d11      	adds	r1, r2, #4
    2a6c:	6019      	str	r1, [r3, #0]
    2a6e:	6815      	ldr	r5, [r2, #0]
    2a70:	2d00      	cmp	r5, #0
    2a72:	da3b      	bge.n	2aec <_printf_i+0x110>
    2a74:	232d      	movs	r3, #45	; 0x2d
    2a76:	9a04      	ldr	r2, [sp, #16]
    2a78:	426d      	negs	r5, r5
    2a7a:	7013      	strb	r3, [r2, #0]
    2a7c:	e036      	b.n	2aec <_printf_i+0x110>
    2a7e:	6821      	ldr	r1, [r4, #0]
    2a80:	681a      	ldr	r2, [r3, #0]
    2a82:	0608      	lsls	r0, r1, #24
    2a84:	d406      	bmi.n	2a94 <_printf_i+0xb8>
    2a86:	0649      	lsls	r1, r1, #25
    2a88:	d504      	bpl.n	2a94 <_printf_i+0xb8>
    2a8a:	6815      	ldr	r5, [r2, #0]
    2a8c:	1d11      	adds	r1, r2, #4
    2a8e:	6019      	str	r1, [r3, #0]
    2a90:	b2ad      	uxth	r5, r5
    2a92:	e002      	b.n	2a9a <_printf_i+0xbe>
    2a94:	1d11      	adds	r1, r2, #4
    2a96:	6019      	str	r1, [r3, #0]
    2a98:	6815      	ldr	r5, [r2, #0]
    2a9a:	4b5a      	ldr	r3, [pc, #360]	; (2c04 <_printf_i+0x228>)
    2a9c:	7e22      	ldrb	r2, [r4, #24]
    2a9e:	9303      	str	r3, [sp, #12]
    2aa0:	270a      	movs	r7, #10
    2aa2:	2a6f      	cmp	r2, #111	; 0x6f
    2aa4:	d11d      	bne.n	2ae2 <_printf_i+0x106>
    2aa6:	2708      	movs	r7, #8
    2aa8:	e01b      	b.n	2ae2 <_printf_i+0x106>
    2aaa:	1c22      	adds	r2, r4, #0
    2aac:	2178      	movs	r1, #120	; 0x78
    2aae:	3245      	adds	r2, #69	; 0x45
    2ab0:	7011      	strb	r1, [r2, #0]
    2ab2:	4a55      	ldr	r2, [pc, #340]	; (2c08 <_printf_i+0x22c>)
    2ab4:	6819      	ldr	r1, [r3, #0]
    2ab6:	9203      	str	r2, [sp, #12]
    2ab8:	1d08      	adds	r0, r1, #4
    2aba:	6822      	ldr	r2, [r4, #0]
    2abc:	6018      	str	r0, [r3, #0]
    2abe:	680d      	ldr	r5, [r1, #0]
    2ac0:	0610      	lsls	r0, r2, #24
    2ac2:	d402      	bmi.n	2aca <_printf_i+0xee>
    2ac4:	0650      	lsls	r0, r2, #25
    2ac6:	d500      	bpl.n	2aca <_printf_i+0xee>
    2ac8:	b2ad      	uxth	r5, r5
    2aca:	07d3      	lsls	r3, r2, #31
    2acc:	d502      	bpl.n	2ad4 <_printf_i+0xf8>
    2ace:	2320      	movs	r3, #32
    2ad0:	431a      	orrs	r2, r3
    2ad2:	6022      	str	r2, [r4, #0]
    2ad4:	2710      	movs	r7, #16
    2ad6:	2d00      	cmp	r5, #0
    2ad8:	d103      	bne.n	2ae2 <_printf_i+0x106>
    2ada:	2320      	movs	r3, #32
    2adc:	6822      	ldr	r2, [r4, #0]
    2ade:	439a      	bics	r2, r3
    2ae0:	6022      	str	r2, [r4, #0]
    2ae2:	1c23      	adds	r3, r4, #0
    2ae4:	2200      	movs	r2, #0
    2ae6:	3343      	adds	r3, #67	; 0x43
    2ae8:	701a      	strb	r2, [r3, #0]
    2aea:	e002      	b.n	2af2 <_printf_i+0x116>
    2aec:	270a      	movs	r7, #10
    2aee:	4b45      	ldr	r3, [pc, #276]	; (2c04 <_printf_i+0x228>)
    2af0:	9303      	str	r3, [sp, #12]
    2af2:	6863      	ldr	r3, [r4, #4]
    2af4:	60a3      	str	r3, [r4, #8]
    2af6:	2b00      	cmp	r3, #0
    2af8:	db03      	blt.n	2b02 <_printf_i+0x126>
    2afa:	2204      	movs	r2, #4
    2afc:	6821      	ldr	r1, [r4, #0]
    2afe:	4391      	bics	r1, r2
    2b00:	6021      	str	r1, [r4, #0]
    2b02:	2d00      	cmp	r5, #0
    2b04:	d102      	bne.n	2b0c <_printf_i+0x130>
    2b06:	9e04      	ldr	r6, [sp, #16]
    2b08:	2b00      	cmp	r3, #0
    2b0a:	d00e      	beq.n	2b2a <_printf_i+0x14e>
    2b0c:	9e04      	ldr	r6, [sp, #16]
    2b0e:	1c28      	adds	r0, r5, #0
    2b10:	1c39      	adds	r1, r7, #0
    2b12:	f7ff fbcf 	bl	22b4 <__aeabi_uidivmod>
    2b16:	9b03      	ldr	r3, [sp, #12]
    2b18:	3e01      	subs	r6, #1
    2b1a:	5c5b      	ldrb	r3, [r3, r1]
    2b1c:	1c28      	adds	r0, r5, #0
    2b1e:	7033      	strb	r3, [r6, #0]
    2b20:	1c39      	adds	r1, r7, #0
    2b22:	f7ff fb41 	bl	21a8 <__aeabi_uidiv>
    2b26:	1e05      	subs	r5, r0, #0
    2b28:	d1f1      	bne.n	2b0e <_printf_i+0x132>
    2b2a:	2f08      	cmp	r7, #8
    2b2c:	d109      	bne.n	2b42 <_printf_i+0x166>
    2b2e:	6823      	ldr	r3, [r4, #0]
    2b30:	07db      	lsls	r3, r3, #31
    2b32:	d506      	bpl.n	2b42 <_printf_i+0x166>
    2b34:	6863      	ldr	r3, [r4, #4]
    2b36:	6922      	ldr	r2, [r4, #16]
    2b38:	4293      	cmp	r3, r2
    2b3a:	dc02      	bgt.n	2b42 <_printf_i+0x166>
    2b3c:	2330      	movs	r3, #48	; 0x30
    2b3e:	3e01      	subs	r6, #1
    2b40:	7033      	strb	r3, [r6, #0]
    2b42:	9b04      	ldr	r3, [sp, #16]
    2b44:	1b9b      	subs	r3, r3, r6
    2b46:	6123      	str	r3, [r4, #16]
    2b48:	e02b      	b.n	2ba2 <_printf_i+0x1c6>
    2b4a:	6809      	ldr	r1, [r1, #0]
    2b4c:	681a      	ldr	r2, [r3, #0]
    2b4e:	0608      	lsls	r0, r1, #24
    2b50:	d407      	bmi.n	2b62 <_printf_i+0x186>
    2b52:	0649      	lsls	r1, r1, #25
    2b54:	d505      	bpl.n	2b62 <_printf_i+0x186>
    2b56:	1d11      	adds	r1, r2, #4
    2b58:	6019      	str	r1, [r3, #0]
    2b5a:	6813      	ldr	r3, [r2, #0]
    2b5c:	8aa2      	ldrh	r2, [r4, #20]
    2b5e:	801a      	strh	r2, [r3, #0]
    2b60:	e004      	b.n	2b6c <_printf_i+0x190>
    2b62:	1d11      	adds	r1, r2, #4
    2b64:	6019      	str	r1, [r3, #0]
    2b66:	6813      	ldr	r3, [r2, #0]
    2b68:	6962      	ldr	r2, [r4, #20]
    2b6a:	601a      	str	r2, [r3, #0]
    2b6c:	2300      	movs	r3, #0
    2b6e:	9e04      	ldr	r6, [sp, #16]
    2b70:	6123      	str	r3, [r4, #16]
    2b72:	e016      	b.n	2ba2 <_printf_i+0x1c6>
    2b74:	681a      	ldr	r2, [r3, #0]
    2b76:	1d11      	adds	r1, r2, #4
    2b78:	6019      	str	r1, [r3, #0]
    2b7a:	6816      	ldr	r6, [r2, #0]
    2b7c:	2100      	movs	r1, #0
    2b7e:	1c30      	adds	r0, r6, #0
    2b80:	6862      	ldr	r2, [r4, #4]
    2b82:	f000 f855 	bl	2c30 <memchr>
    2b86:	2800      	cmp	r0, #0
    2b88:	d001      	beq.n	2b8e <_printf_i+0x1b2>
    2b8a:	1b80      	subs	r0, r0, r6
    2b8c:	6060      	str	r0, [r4, #4]
    2b8e:	6863      	ldr	r3, [r4, #4]
    2b90:	e003      	b.n	2b9a <_printf_i+0x1be>
    2b92:	1c26      	adds	r6, r4, #0
    2b94:	3642      	adds	r6, #66	; 0x42
    2b96:	7032      	strb	r2, [r6, #0]
    2b98:	2301      	movs	r3, #1
    2b9a:	6123      	str	r3, [r4, #16]
    2b9c:	2300      	movs	r3, #0
    2b9e:	9a04      	ldr	r2, [sp, #16]
    2ba0:	7013      	strb	r3, [r2, #0]
    2ba2:	9b07      	ldr	r3, [sp, #28]
    2ba4:	9805      	ldr	r0, [sp, #20]
    2ba6:	9300      	str	r3, [sp, #0]
    2ba8:	1c21      	adds	r1, r4, #0
    2baa:	9b06      	ldr	r3, [sp, #24]
    2bac:	aa09      	add	r2, sp, #36	; 0x24
    2bae:	f7ff fea7 	bl	2900 <_printf_common>
    2bb2:	1c43      	adds	r3, r0, #1
    2bb4:	d102      	bne.n	2bbc <_printf_i+0x1e0>
    2bb6:	2001      	movs	r0, #1
    2bb8:	4240      	negs	r0, r0
    2bba:	e021      	b.n	2c00 <_printf_i+0x224>
    2bbc:	6923      	ldr	r3, [r4, #16]
    2bbe:	9805      	ldr	r0, [sp, #20]
    2bc0:	9906      	ldr	r1, [sp, #24]
    2bc2:	1c32      	adds	r2, r6, #0
    2bc4:	9d07      	ldr	r5, [sp, #28]
    2bc6:	47a8      	blx	r5
    2bc8:	1c43      	adds	r3, r0, #1
    2bca:	d0f4      	beq.n	2bb6 <_printf_i+0x1da>
    2bcc:	6823      	ldr	r3, [r4, #0]
    2bce:	079b      	lsls	r3, r3, #30
    2bd0:	d405      	bmi.n	2bde <_printf_i+0x202>
    2bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2bd4:	68e0      	ldr	r0, [r4, #12]
    2bd6:	4298      	cmp	r0, r3
    2bd8:	da12      	bge.n	2c00 <_printf_i+0x224>
    2bda:	1c18      	adds	r0, r3, #0
    2bdc:	e010      	b.n	2c00 <_printf_i+0x224>
    2bde:	2500      	movs	r5, #0
    2be0:	68e3      	ldr	r3, [r4, #12]
    2be2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2be4:	1a9b      	subs	r3, r3, r2
    2be6:	429d      	cmp	r5, r3
    2be8:	daf3      	bge.n	2bd2 <_printf_i+0x1f6>
    2bea:	1c22      	adds	r2, r4, #0
    2bec:	2301      	movs	r3, #1
    2bee:	9805      	ldr	r0, [sp, #20]
    2bf0:	9906      	ldr	r1, [sp, #24]
    2bf2:	3219      	adds	r2, #25
    2bf4:	9e07      	ldr	r6, [sp, #28]
    2bf6:	47b0      	blx	r6
    2bf8:	1c43      	adds	r3, r0, #1
    2bfa:	d0dc      	beq.n	2bb6 <_printf_i+0x1da>
    2bfc:	3501      	adds	r5, #1
    2bfe:	e7ef      	b.n	2be0 <_printf_i+0x204>
    2c00:	b00b      	add	sp, #44	; 0x2c
    2c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c04:	00003075 	.word	0x00003075
    2c08:	00003086 	.word	0x00003086

00002c0c <_sbrk_r>:
    2c0c:	b538      	push	{r3, r4, r5, lr}
    2c0e:	2300      	movs	r3, #0
    2c10:	4c06      	ldr	r4, [pc, #24]	; (2c2c <_sbrk_r+0x20>)
    2c12:	1c05      	adds	r5, r0, #0
    2c14:	1c08      	adds	r0, r1, #0
    2c16:	6023      	str	r3, [r4, #0]
    2c18:	f7ff f84a 	bl	1cb0 <_sbrk>
    2c1c:	1c43      	adds	r3, r0, #1
    2c1e:	d103      	bne.n	2c28 <_sbrk_r+0x1c>
    2c20:	6823      	ldr	r3, [r4, #0]
    2c22:	2b00      	cmp	r3, #0
    2c24:	d000      	beq.n	2c28 <_sbrk_r+0x1c>
    2c26:	602b      	str	r3, [r5, #0]
    2c28:	bd38      	pop	{r3, r4, r5, pc}
    2c2a:	46c0      	nop			; (mov r8, r8)
    2c2c:	200001c0 	.word	0x200001c0

00002c30 <memchr>:
    2c30:	b2c9      	uxtb	r1, r1
    2c32:	1882      	adds	r2, r0, r2
    2c34:	4290      	cmp	r0, r2
    2c36:	d004      	beq.n	2c42 <memchr+0x12>
    2c38:	7803      	ldrb	r3, [r0, #0]
    2c3a:	428b      	cmp	r3, r1
    2c3c:	d002      	beq.n	2c44 <memchr+0x14>
    2c3e:	3001      	adds	r0, #1
    2c40:	e7f8      	b.n	2c34 <memchr+0x4>
    2c42:	2000      	movs	r0, #0
    2c44:	4770      	bx	lr

00002c46 <memmove>:
    2c46:	b510      	push	{r4, lr}
    2c48:	4281      	cmp	r1, r0
    2c4a:	d208      	bcs.n	2c5e <memmove+0x18>
    2c4c:	188b      	adds	r3, r1, r2
    2c4e:	4298      	cmp	r0, r3
    2c50:	d205      	bcs.n	2c5e <memmove+0x18>
    2c52:	1a9b      	subs	r3, r3, r2
    2c54:	3a01      	subs	r2, #1
    2c56:	d309      	bcc.n	2c6c <memmove+0x26>
    2c58:	5c99      	ldrb	r1, [r3, r2]
    2c5a:	5481      	strb	r1, [r0, r2]
    2c5c:	e7fa      	b.n	2c54 <memmove+0xe>
    2c5e:	2300      	movs	r3, #0
    2c60:	4293      	cmp	r3, r2
    2c62:	d003      	beq.n	2c6c <memmove+0x26>
    2c64:	5ccc      	ldrb	r4, [r1, r3]
    2c66:	54c4      	strb	r4, [r0, r3]
    2c68:	3301      	adds	r3, #1
    2c6a:	e7f9      	b.n	2c60 <memmove+0x1a>
    2c6c:	bd10      	pop	{r4, pc}
	...

00002c70 <_free_r>:
    2c70:	b530      	push	{r4, r5, lr}
    2c72:	2900      	cmp	r1, #0
    2c74:	d03e      	beq.n	2cf4 <_free_r+0x84>
    2c76:	3904      	subs	r1, #4
    2c78:	680b      	ldr	r3, [r1, #0]
    2c7a:	2b00      	cmp	r3, #0
    2c7c:	da00      	bge.n	2c80 <_free_r+0x10>
    2c7e:	18c9      	adds	r1, r1, r3
    2c80:	4a1d      	ldr	r2, [pc, #116]	; (2cf8 <_free_r+0x88>)
    2c82:	6813      	ldr	r3, [r2, #0]
    2c84:	1c14      	adds	r4, r2, #0
    2c86:	2b00      	cmp	r3, #0
    2c88:	d102      	bne.n	2c90 <_free_r+0x20>
    2c8a:	604b      	str	r3, [r1, #4]
    2c8c:	6011      	str	r1, [r2, #0]
    2c8e:	e031      	b.n	2cf4 <_free_r+0x84>
    2c90:	4299      	cmp	r1, r3
    2c92:	d20d      	bcs.n	2cb0 <_free_r+0x40>
    2c94:	6808      	ldr	r0, [r1, #0]
    2c96:	180a      	adds	r2, r1, r0
    2c98:	429a      	cmp	r2, r3
    2c9a:	d103      	bne.n	2ca4 <_free_r+0x34>
    2c9c:	6813      	ldr	r3, [r2, #0]
    2c9e:	18c3      	adds	r3, r0, r3
    2ca0:	600b      	str	r3, [r1, #0]
    2ca2:	6853      	ldr	r3, [r2, #4]
    2ca4:	604b      	str	r3, [r1, #4]
    2ca6:	6021      	str	r1, [r4, #0]
    2ca8:	e024      	b.n	2cf4 <_free_r+0x84>
    2caa:	428a      	cmp	r2, r1
    2cac:	d803      	bhi.n	2cb6 <_free_r+0x46>
    2cae:	1c13      	adds	r3, r2, #0
    2cb0:	685a      	ldr	r2, [r3, #4]
    2cb2:	2a00      	cmp	r2, #0
    2cb4:	d1f9      	bne.n	2caa <_free_r+0x3a>
    2cb6:	681d      	ldr	r5, [r3, #0]
    2cb8:	195c      	adds	r4, r3, r5
    2cba:	428c      	cmp	r4, r1
    2cbc:	d10b      	bne.n	2cd6 <_free_r+0x66>
    2cbe:	6809      	ldr	r1, [r1, #0]
    2cc0:	1869      	adds	r1, r5, r1
    2cc2:	1858      	adds	r0, r3, r1
    2cc4:	6019      	str	r1, [r3, #0]
    2cc6:	4290      	cmp	r0, r2
    2cc8:	d114      	bne.n	2cf4 <_free_r+0x84>
    2cca:	6810      	ldr	r0, [r2, #0]
    2ccc:	6852      	ldr	r2, [r2, #4]
    2cce:	1809      	adds	r1, r1, r0
    2cd0:	6019      	str	r1, [r3, #0]
    2cd2:	605a      	str	r2, [r3, #4]
    2cd4:	e00e      	b.n	2cf4 <_free_r+0x84>
    2cd6:	428c      	cmp	r4, r1
    2cd8:	d902      	bls.n	2ce0 <_free_r+0x70>
    2cda:	230c      	movs	r3, #12
    2cdc:	6003      	str	r3, [r0, #0]
    2cde:	e009      	b.n	2cf4 <_free_r+0x84>
    2ce0:	6808      	ldr	r0, [r1, #0]
    2ce2:	180c      	adds	r4, r1, r0
    2ce4:	4294      	cmp	r4, r2
    2ce6:	d103      	bne.n	2cf0 <_free_r+0x80>
    2ce8:	6814      	ldr	r4, [r2, #0]
    2cea:	6852      	ldr	r2, [r2, #4]
    2cec:	1900      	adds	r0, r0, r4
    2cee:	6008      	str	r0, [r1, #0]
    2cf0:	604a      	str	r2, [r1, #4]
    2cf2:	6059      	str	r1, [r3, #4]
    2cf4:	bd30      	pop	{r4, r5, pc}
    2cf6:	46c0      	nop			; (mov r8, r8)
    2cf8:	20000108 	.word	0x20000108

00002cfc <_realloc_r>:
    2cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2cfe:	1c06      	adds	r6, r0, #0
    2d00:	1c0c      	adds	r4, r1, #0
    2d02:	1c15      	adds	r5, r2, #0
    2d04:	2900      	cmp	r1, #0
    2d06:	d104      	bne.n	2d12 <_realloc_r+0x16>
    2d08:	1c11      	adds	r1, r2, #0
    2d0a:	f7ff fc4b 	bl	25a4 <_malloc_r>
    2d0e:	1c04      	adds	r4, r0, #0
    2d10:	e018      	b.n	2d44 <_realloc_r+0x48>
    2d12:	2a00      	cmp	r2, #0
    2d14:	d103      	bne.n	2d1e <_realloc_r+0x22>
    2d16:	f7ff ffab 	bl	2c70 <_free_r>
    2d1a:	1c2c      	adds	r4, r5, #0
    2d1c:	e012      	b.n	2d44 <_realloc_r+0x48>
    2d1e:	f000 f813 	bl	2d48 <_malloc_usable_size_r>
    2d22:	42a8      	cmp	r0, r5
    2d24:	d20e      	bcs.n	2d44 <_realloc_r+0x48>
    2d26:	1c30      	adds	r0, r6, #0
    2d28:	1c29      	adds	r1, r5, #0
    2d2a:	f7ff fc3b 	bl	25a4 <_malloc_r>
    2d2e:	1e07      	subs	r7, r0, #0
    2d30:	d007      	beq.n	2d42 <_realloc_r+0x46>
    2d32:	1c21      	adds	r1, r4, #0
    2d34:	1c2a      	adds	r2, r5, #0
    2d36:	f7ff fc09 	bl	254c <memcpy>
    2d3a:	1c30      	adds	r0, r6, #0
    2d3c:	1c21      	adds	r1, r4, #0
    2d3e:	f7ff ff97 	bl	2c70 <_free_r>
    2d42:	1c3c      	adds	r4, r7, #0
    2d44:	1c20      	adds	r0, r4, #0
    2d46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00002d48 <_malloc_usable_size_r>:
    2d48:	1f0b      	subs	r3, r1, #4
    2d4a:	681a      	ldr	r2, [r3, #0]
    2d4c:	1f10      	subs	r0, r2, #4
    2d4e:	2a00      	cmp	r2, #0
    2d50:	da04      	bge.n	2d5c <_malloc_usable_size_r+0x14>
    2d52:	1889      	adds	r1, r1, r2
    2d54:	3904      	subs	r1, #4
    2d56:	680b      	ldr	r3, [r1, #0]
    2d58:	18d0      	adds	r0, r2, r3
    2d5a:	3804      	subs	r0, #4
    2d5c:	4770      	bx	lr
    2d5e:	0000      	movs	r0, r0
    2d60:	000002a2 	.word	0x000002a2
    2d64:	000004fe 	.word	0x000004fe
    2d68:	000004fe 	.word	0x000004fe
    2d6c:	000004fe 	.word	0x000004fe
    2d70:	000004fe 	.word	0x000004fe
    2d74:	000004fe 	.word	0x000004fe
    2d78:	000004fe 	.word	0x000004fe
    2d7c:	000004fe 	.word	0x000004fe
    2d80:	000004fe 	.word	0x000004fe
    2d84:	000004fe 	.word	0x000004fe
    2d88:	000004fe 	.word	0x000004fe
    2d8c:	000004fe 	.word	0x000004fe
    2d90:	000004fe 	.word	0x000004fe
    2d94:	000004fe 	.word	0x000004fe
    2d98:	000004fe 	.word	0x000004fe
    2d9c:	000004fe 	.word	0x000004fe
    2da0:	0000028a 	.word	0x0000028a
    2da4:	000004fe 	.word	0x000004fe
    2da8:	000004fe 	.word	0x000004fe
    2dac:	000004fe 	.word	0x000004fe
    2db0:	000004fe 	.word	0x000004fe
    2db4:	000004fe 	.word	0x000004fe
    2db8:	000004fe 	.word	0x000004fe
    2dbc:	000004fe 	.word	0x000004fe
    2dc0:	000004fe 	.word	0x000004fe
    2dc4:	000004fe 	.word	0x000004fe
    2dc8:	000004fe 	.word	0x000004fe
    2dcc:	000004fe 	.word	0x000004fe
    2dd0:	000004fe 	.word	0x000004fe
    2dd4:	000004fe 	.word	0x000004fe
    2dd8:	000004fe 	.word	0x000004fe
    2ddc:	000004fe 	.word	0x000004fe
    2de0:	0000029a 	.word	0x0000029a
    2de4:	000004fe 	.word	0x000004fe
    2de8:	000004fe 	.word	0x000004fe
    2dec:	000004fe 	.word	0x000004fe
    2df0:	000004fe 	.word	0x000004fe
    2df4:	000004fe 	.word	0x000004fe
    2df8:	000004fe 	.word	0x000004fe
    2dfc:	000004fe 	.word	0x000004fe
    2e00:	000004fe 	.word	0x000004fe
    2e04:	000004fe 	.word	0x000004fe
    2e08:	000004fe 	.word	0x000004fe
    2e0c:	000004fe 	.word	0x000004fe
    2e10:	000004fe 	.word	0x000004fe
    2e14:	000004fe 	.word	0x000004fe
    2e18:	000004fe 	.word	0x000004fe
    2e1c:	000004fe 	.word	0x000004fe
    2e20:	00000292 	.word	0x00000292
    2e24:	000002aa 	.word	0x000002aa
    2e28:	00000272 	.word	0x00000272
    2e2c:	00000282 	.word	0x00000282
    2e30:	0000027a 	.word	0x0000027a
    2e34:	00000002 	.word	0x00000002
    2e38:	00000003 	.word	0x00000003
    2e3c:	00000028 	.word	0x00000028
    2e40:	00000029 	.word	0x00000029
    2e44:	00000004 	.word	0x00000004
    2e48:	00000005 	.word	0x00000005
    2e4c:	00000006 	.word	0x00000006
    2e50:	00000007 	.word	0x00000007
    2e54:	00000020 	.word	0x00000020
    2e58:	00000021 	.word	0x00000021
    2e5c:	00000022 	.word	0x00000022
    2e60:	00000023 	.word	0x00000023
    2e64:	00000024 	.word	0x00000024
    2e68:	00000025 	.word	0x00000025
    2e6c:	00000026 	.word	0x00000026
    2e70:	00000027 	.word	0x00000027
    2e74:	00000008 	.word	0x00000008
    2e78:	00000009 	.word	0x00000009
    2e7c:	0000000a 	.word	0x0000000a
    2e80:	0000000b 	.word	0x0000000b
    2e84:	42000800 	.word	0x42000800
    2e88:	42000c00 	.word	0x42000c00
    2e8c:	42001000 	.word	0x42001000
    2e90:	42001400 	.word	0x42001400
    2e94:	42001800 	.word	0x42001800
    2e98:	42001c00 	.word	0x42001c00
    2e9c:	0c0b0a09 	.word	0x0c0b0a09
    2ea0:	00000e0d 	.word	0x00000e0d
    2ea4:	0000163a 	.word	0x0000163a
    2ea8:	00001636 	.word	0x00001636
    2eac:	00001636 	.word	0x00001636
    2eb0:	00001696 	.word	0x00001696
    2eb4:	00001696 	.word	0x00001696
    2eb8:	00001650 	.word	0x00001650
    2ebc:	00001640 	.word	0x00001640
    2ec0:	00001656 	.word	0x00001656
    2ec4:	00001684 	.word	0x00001684
    2ec8:	00001720 	.word	0x00001720
    2ecc:	00001700 	.word	0x00001700
    2ed0:	00001700 	.word	0x00001700
    2ed4:	00001780 	.word	0x00001780
    2ed8:	00001712 	.word	0x00001712
    2edc:	0000172e 	.word	0x0000172e
    2ee0:	00001704 	.word	0x00001704
    2ee4:	0000173c 	.word	0x0000173c
    2ee8:	00001770 	.word	0x00001770
    2eec:	432b5441 	.word	0x432b5441
    2ef0:	45535049 	.word	0x45535049
    2ef4:	253d444e 	.word	0x253d444e
    2ef8:	0d332c63 	.word	0x0d332c63
    2efc:	0000000a 	.word	0x0000000a

00002f00 <_ctype_>:
    2f00:	20202000 20202020 28282020 20282828     .         ((((( 
    2f10:	20202020 20202020 20202020 20202020                     
    2f20:	10108820 10101010 10101010 10101010      ...............
    2f30:	04040410 04040404 10040404 10101010     ................
    2f40:	41411010 41414141 01010101 01010101     ..AAAAAA........
    2f50:	01010101 01010101 01010101 10101010     ................
    2f60:	42421010 42424242 02020202 02020202     ..BBBBBB........
    2f70:	02020202 02020202 02020202 10101010     ................
    2f80:	00000020 00000000 00000000 00000000      ...............
	...
    3000:	00004300                                .C..

00003004 <__sf_fake_stdin>:
	...

00003024 <__sf_fake_stdout>:
	...

00003044 <__sf_fake_stderr>:
	...
    3064:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3074:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3084:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3094:	00006665                                ef..

00003098 <_init>:
    3098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    309a:	46c0      	nop			; (mov r8, r8)
    309c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    309e:	bc08      	pop	{r3}
    30a0:	469e      	mov	lr, r3
    30a2:	4770      	bx	lr

000030a4 <__init_array_start>:
    30a4:	000000d9 	.word	0x000000d9

000030a8 <_fini>:
    30a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    30aa:	46c0      	nop			; (mov r8, r8)
    30ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
    30ae:	bc08      	pop	{r3}
    30b0:	469e      	mov	lr, r3
    30b2:	4770      	bx	lr

000030b4 <__fini_array_start>:
    30b4:	000000b1 	.word	0x000000b1
