{"filename": "abc-0.0.0.20221019-2-aarch64.pkg.tar.xz", "name": "abc", "base": "abc", "version": "0.0.0.20221019-2", "desc": "System for Sequential Logic Synthesis and Formal Verification", "csize": "5341768", "isize": "17820681", "md5sum": "c89482cbaeac90675078c8474f25e002", "sha256sum": "cf87b82c7eb4624788af71e24e51ec40ee287aaab192c0e00222823f6c782c3e", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmaQiLMACgkQdxk/FSvb5qb52Q/6AnLAT55N+V0tahwDStza93VXQbmibiiIi8rKhwlm3CMgfzNUicjhVVwSfYQxAMv60ZWWjFWsnPEMIylILjCU/2wLe8EjQG9vXf6R0Q4gcJE+HNtBThsoijpW+9TODX/pgMDtQdKl9v0bc8YRKKrp4pH1NT0WD91D4DzN0y5DZ0iakWiruMs1IMrEkzWK0OfPsT5aL35KeaRN2l+tFP5l0RFzH0/dSY3gunIkfxUo7EuAe9D2fZp3rUzIo5/2AYHIuf5zuqlgYGKEOwtT+eIDtMi+qFOnRxSFlxqJKd9YDh3XheAwtQebqm3sGYswCv0oa0fdo9bgo8tC9O9vSnV2y7XLGU19x2v72eJwU/BZmBxoAGo0dLzfU1d6u3Jhk5+rmXs6AnYx2/G7OmhUD0QsyH2Fg0xZ32DRSSKTp0sQtB55apI3ExftvMm5sNMKrsqIwOrozN67AsUOKyaEt6EwMLnM4wzm2DnaSJKti+s7+fpXmk3dhXYAIqwao6afnH9ir1lq7GKAUB9RlL6fcTZypjbRW6onWPjK3kgo0WEW4W0eerW0Pv6qULHT6sclA/la7AEa24puBNu/Q0h/b0QuORKz6Y6NrzzpshKenWRTESUeGNG0KfIS10sV6nOOPO6r351wr6XrxDh4JndqmFZXbwbLP4wKoNKGkXh9dhzg2HU=", "url": "https://github.com/berkeley-abc/abc", "license": "MIT", "arch": "aarch64", "builddate": "1720748074", "packager": "Arch Linux ARM Build System <builder+seattle@archlinuxarm.org>", "depends": ["readline"]}