|digital_clock
sys_clk => sys_clk.IN3
sys_rst_n => sys_rst_n.IN3
key_adjust => key_adjust.IN1
key_add => key_add.IN1
key_sub => key_sub.IN1
sel[0] <= seven_tube:seven_tube_dut.sel
sel[1] <= seven_tube:seven_tube_dut.sel
sel[2] <= seven_tube:seven_tube_dut.sel
seg[0] <= seven_tube:seven_tube_dut.seg
seg[1] <= seven_tube:seven_tube_dut.seg
seg[2] <= seven_tube:seven_tube_dut.seg
seg[3] <= seven_tube:seven_tube_dut.seg
seg[4] <= seven_tube:seven_tube_dut.seg
seg[5] <= seven_tube:seven_tube_dut.seg
seg[6] <= seven_tube:seven_tube_dut.seg
seg[7] <= seven_tube:seven_tube_dut.seg


|digital_clock|key_process:key_process_dut
sys_clk => sys_clk.IN6
sys_rst_n => sys_rst_n.IN6
key_adjust => key_adjust.IN1
key_add => key_add.IN1
key_sub => key_sub.IN1
key_adjust_flag <= edge_check:edge_check_adjust.neg_edge
key_add_flag <= edge_check:edge_check_add.neg_edge
key_sub_flag <= edge_check:edge_check_sub.neg_edge


|digital_clock|key_process:key_process_dut|key_filter:key_filter_adjust
sys_clk => key_out~reg0.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_clk => current_state~1.DATAIN
sys_rst_n => key_out~reg0.PRESET
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
sys_rst_n => current_state~3.DATAIN
key_in => next_state.OUTPUTSELECT
key_in => next_state.OUTPUTSELECT
key_in => Selector0.IN3
key_in => Selector3.IN3
key_in => Selector1.IN1
key_in => next_state.OUTPUTSELECT
key_in => next_state.OUTPUTSELECT
key_in => Selector2.IN1
key_out <= key_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|key_process:key_process_dut|edge_check:edge_check_adjust
sys_clk => q2.CLK
sys_clk => q1.CLK
sys_rst_n => q2.ACLR
sys_rst_n => q1.ACLR
signal => q1.DATAIN
pos_edge <= pos_edge.DB_MAX_OUTPUT_PORT_TYPE
neg_edge <= neg_edge.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|key_process:key_process_dut|key_filter:key_filter_add
sys_clk => key_out~reg0.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_clk => current_state~1.DATAIN
sys_rst_n => key_out~reg0.PRESET
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
sys_rst_n => current_state~3.DATAIN
key_in => next_state.OUTPUTSELECT
key_in => next_state.OUTPUTSELECT
key_in => Selector0.IN3
key_in => Selector3.IN3
key_in => Selector1.IN1
key_in => next_state.OUTPUTSELECT
key_in => next_state.OUTPUTSELECT
key_in => Selector2.IN1
key_out <= key_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|key_process:key_process_dut|edge_check:edge_check_add
sys_clk => q2.CLK
sys_clk => q1.CLK
sys_rst_n => q2.ACLR
sys_rst_n => q1.ACLR
signal => q1.DATAIN
pos_edge <= pos_edge.DB_MAX_OUTPUT_PORT_TYPE
neg_edge <= neg_edge.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|key_process:key_process_dut|key_filter:key_filter_sub
sys_clk => key_out~reg0.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_clk => current_state~1.DATAIN
sys_rst_n => key_out~reg0.PRESET
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
sys_rst_n => current_state~3.DATAIN
key_in => next_state.OUTPUTSELECT
key_in => next_state.OUTPUTSELECT
key_in => Selector0.IN3
key_in => Selector3.IN3
key_in => Selector1.IN1
key_in => next_state.OUTPUTSELECT
key_in => next_state.OUTPUTSELECT
key_in => Selector2.IN1
key_out <= key_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|key_process:key_process_dut|edge_check:edge_check_sub
sys_clk => q2.CLK
sys_clk => q1.CLK
sys_rst_n => q2.ACLR
sys_rst_n => q1.ACLR
signal => q1.DATAIN
pos_edge <= pos_edge.DB_MAX_OUTPUT_PORT_TYPE
neg_edge <= neg_edge.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut
sys_clk => sys_clk.IN6
sys_rst_n => sys_rst_n.IN6
key_adjust_flag => key_adjust_flag.IN1
key_add_flag => key_add_flag.IN1
key_sub_flag => key_sub_flag.IN1
show_data[0] <= bin2bcd:bin2bcd_sec.bcd
show_data[1] <= bin2bcd:bin2bcd_sec.bcd
show_data[2] <= bin2bcd:bin2bcd_sec.bcd
show_data[3] <= bin2bcd:bin2bcd_sec.bcd
show_data[4] <= bin2bcd:bin2bcd_sec.bcd
show_data[5] <= bin2bcd:bin2bcd_sec.bcd
show_data[6] <= bin2bcd:bin2bcd_sec.bcd
show_data[7] <= bin2bcd:bin2bcd_sec.bcd
show_data[8] <= min_flash:min_flash_dut.min_data
show_data[9] <= min_flash:min_flash_dut.min_data
show_data[10] <= min_flash:min_flash_dut.min_data
show_data[11] <= min_flash:min_flash_dut.min_data
show_data[12] <= min_flash:min_flash_dut.min_data
show_data[13] <= min_flash:min_flash_dut.min_data
show_data[14] <= min_flash:min_flash_dut.min_data
show_data[15] <= min_flash:min_flash_dut.min_data
show_data[16] <= hour_flash:hour_flash_dut.hour_data
show_data[17] <= hour_flash:hour_flash_dut.hour_data
show_data[18] <= hour_flash:hour_flash_dut.hour_data
show_data[19] <= hour_flash:hour_flash_dut.hour_data
show_data[20] <= hour_flash:hour_flash_dut.hour_data
show_data[21] <= hour_flash:hour_flash_dut.hour_data
show_data[22] <= hour_flash:hour_flash_dut.hour_data
show_data[23] <= hour_flash:hour_flash_dut.hour_data


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|logic_ctrl:logic_ctrl_dut
sys_clk => hour_sub_flag~reg0.CLK
sys_clk => hour_add_flag~reg0.CLK
sys_clk => min_sub_flag~reg0.CLK
sys_clk => min_add_flag~reg0.CLK
sys_clk => hour_en~reg0.CLK
sys_clk => min_en~reg0.CLK
sys_clk => current_state~1.DATAIN
sys_rst_n => hour_sub_flag~reg0.ACLR
sys_rst_n => hour_add_flag~reg0.ACLR
sys_rst_n => min_sub_flag~reg0.ACLR
sys_rst_n => min_add_flag~reg0.ACLR
sys_rst_n => hour_en~reg0.ACLR
sys_rst_n => min_en~reg0.ACLR
sys_rst_n => current_state~3.DATAIN
key_adjust_flag => Selector1.IN2
key_adjust_flag => Selector2.IN2
key_adjust_flag => Selector0.IN2
key_adjust_flag => Selector0.IN1
key_adjust_flag => Selector1.IN1
key_adjust_flag => Selector2.IN1
key_add_flag => hour_add_flag.OUTPUTSELECT
key_add_flag => hour_sub_flag.OUTPUTSELECT
key_add_flag => min_add_flag.OUTPUTSELECT
key_add_flag => min_sub_flag.OUTPUTSELECT
key_sub_flag => hour_add_flag.OUTPUTSELECT
key_sub_flag => min_add_flag.OUTPUTSELECT
key_sub_flag => hour_sub_flag.DATAA
key_sub_flag => min_sub_flag.DATAA
min_en <= min_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_en <= hour_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_add_flag <= min_add_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_sub_flag <= min_sub_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_add_flag <= hour_add_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_sub_flag <= hour_sub_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|sec_ctrl:sec_ctrl_dut
sys_clk => sec[0]~reg0.CLK
sys_clk => sec[1]~reg0.CLK
sys_clk => sec[2]~reg0.CLK
sys_clk => sec[3]~reg0.CLK
sys_clk => sec[4]~reg0.CLK
sys_clk => sec[5]~reg0.CLK
sys_clk => sec[6]~reg0.CLK
sys_clk => sec[7]~reg0.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
sys_rst_n => sec[0]~reg0.ACLR
sys_rst_n => sec[1]~reg0.ACLR
sys_rst_n => sec[2]~reg0.ACLR
sys_rst_n => sec[3]~reg0.ACLR
sys_rst_n => sec[4]~reg0.ACLR
sys_rst_n => sec[5]~reg0.ACLR
sys_rst_n => sec[6]~reg0.ACLR
sys_rst_n => sec[7]~reg0.ACLR
sec[0] <= sec[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[1] <= sec[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[2] <= sec[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[3] <= sec[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[4] <= sec[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[5] <= sec[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[6] <= sec[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sec[7] <= sec[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_flag <= min_flag.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|min_ctrl:min_ctrl_dut
sys_clk => min[0]~reg0.CLK
sys_clk => min[1]~reg0.CLK
sys_clk => min[2]~reg0.CLK
sys_clk => min[3]~reg0.CLK
sys_clk => min[4]~reg0.CLK
sys_clk => min[5]~reg0.CLK
sys_clk => min[6]~reg0.CLK
sys_clk => min[7]~reg0.CLK
sys_rst_n => min[0]~reg0.ACLR
sys_rst_n => min[1]~reg0.ACLR
sys_rst_n => min[2]~reg0.ACLR
sys_rst_n => min[3]~reg0.ACLR
sys_rst_n => min[4]~reg0.ACLR
sys_rst_n => min[5]~reg0.ACLR
sys_rst_n => min[6]~reg0.ACLR
sys_rst_n => min[7]~reg0.ACLR
min_flag => always0.IN0
min_flag => hour_flag.IN1
min_add_flag => always0.IN1
min_sub_flag => always0.IN1
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min_sub_flag => min.OUTPUTSELECT
min[0] <= min[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[1] <= min[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[2] <= min[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[3] <= min[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[4] <= min[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[5] <= min[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[6] <= min[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min[7] <= min[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_flag <= hour_flag.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|hour_ctrl:hour_ctrl_dut
sys_clk => hour[0]~reg0.CLK
sys_clk => hour[1]~reg0.CLK
sys_clk => hour[2]~reg0.CLK
sys_clk => hour[3]~reg0.CLK
sys_clk => hour[4]~reg0.CLK
sys_clk => hour[5]~reg0.CLK
sys_clk => hour[6]~reg0.CLK
sys_clk => hour[7]~reg0.CLK
sys_rst_n => hour[0]~reg0.ACLR
sys_rst_n => hour[1]~reg0.ACLR
sys_rst_n => hour[2]~reg0.ACLR
sys_rst_n => hour[3]~reg0.ACLR
sys_rst_n => hour[4]~reg0.ACLR
sys_rst_n => hour[5]~reg0.ACLR
sys_rst_n => hour[6]~reg0.ACLR
sys_rst_n => hour[7]~reg0.ACLR
hour_flag => always0.IN0
hour_add_flag => always0.IN1
hour_sub_flag => always0.IN1
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour_sub_flag => hour.OUTPUTSELECT
hour[0] <= hour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[1] <= hour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[2] <= hour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[3] <= hour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[4] <= hour[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[5] <= hour[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[6] <= hour[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour[7] <= hour[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec
bin[0] => bcd_data0[0].IN1
bin[1] => bcd_data0[1].IN1
bin[2] => bcd_data0[2].IN1
bin[3] => bcd_data0[3].IN1
bin[4] => bcd_data0[4].IN1
bin[5] => bcd_data0[5].IN1
bin[6] => bcd_data0[6].IN1
bin[7] => bcd_data0[7].IN1
bcd[0] <= bcd_modify:bcd_modify8.data_out
bcd[1] <= bcd_modify:bcd_modify8.data_out
bcd[2] <= bcd_modify:bcd_modify8.data_out
bcd[3] <= bcd_modify:bcd_modify8.data_out
bcd[4] <= bcd_modify:bcd_modify8.data_out
bcd[5] <= bcd_modify:bcd_modify8.data_out
bcd[6] <= bcd_modify:bcd_modify8.data_out
bcd[7] <= bcd_modify:bcd_modify8.data_out
bcd[8] <= bcd_modify:bcd_modify8.data_out
bcd[9] <= bcd_modify:bcd_modify8.data_out
bcd[10] <= bcd_modify:bcd_modify8.data_out
bcd[11] <= bcd_modify:bcd_modify8.data_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify1
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify1|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify1|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify1|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify2
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify2|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify2|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify2|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify3
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify3|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify3|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify3|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify4
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify4|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify4|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify4|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify5
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify5|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify5|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify5|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify6
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify6|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify6|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify6|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify7
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify7|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify7|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify7|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify8
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify8|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify8|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_sec|bcd_modify:bcd_modify8|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min
bin[0] => bcd_data0[0].IN1
bin[1] => bcd_data0[1].IN1
bin[2] => bcd_data0[2].IN1
bin[3] => bcd_data0[3].IN1
bin[4] => bcd_data0[4].IN1
bin[5] => bcd_data0[5].IN1
bin[6] => bcd_data0[6].IN1
bin[7] => bcd_data0[7].IN1
bcd[0] <= bcd_modify:bcd_modify8.data_out
bcd[1] <= bcd_modify:bcd_modify8.data_out
bcd[2] <= bcd_modify:bcd_modify8.data_out
bcd[3] <= bcd_modify:bcd_modify8.data_out
bcd[4] <= bcd_modify:bcd_modify8.data_out
bcd[5] <= bcd_modify:bcd_modify8.data_out
bcd[6] <= bcd_modify:bcd_modify8.data_out
bcd[7] <= bcd_modify:bcd_modify8.data_out
bcd[8] <= bcd_modify:bcd_modify8.data_out
bcd[9] <= bcd_modify:bcd_modify8.data_out
bcd[10] <= bcd_modify:bcd_modify8.data_out
bcd[11] <= bcd_modify:bcd_modify8.data_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify1
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify1|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify1|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify1|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify2
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify2|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify2|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify2|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify3
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify3|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify3|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify3|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify4
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify4|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify4|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify4|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify5
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify5|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify5|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify5|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify6
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify6|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify6|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify6|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify7
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify7|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify7|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify7|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify8
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify8|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify8|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_min|bcd_modify:bcd_modify8|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour
bin[0] => bcd_data0[0].IN1
bin[1] => bcd_data0[1].IN1
bin[2] => bcd_data0[2].IN1
bin[3] => bcd_data0[3].IN1
bin[4] => bcd_data0[4].IN1
bin[5] => bcd_data0[5].IN1
bin[6] => bcd_data0[6].IN1
bin[7] => bcd_data0[7].IN1
bcd[0] <= bcd_modify:bcd_modify8.data_out
bcd[1] <= bcd_modify:bcd_modify8.data_out
bcd[2] <= bcd_modify:bcd_modify8.data_out
bcd[3] <= bcd_modify:bcd_modify8.data_out
bcd[4] <= bcd_modify:bcd_modify8.data_out
bcd[5] <= bcd_modify:bcd_modify8.data_out
bcd[6] <= bcd_modify:bcd_modify8.data_out
bcd[7] <= bcd_modify:bcd_modify8.data_out
bcd[8] <= bcd_modify:bcd_modify8.data_out
bcd[9] <= bcd_modify:bcd_modify8.data_out
bcd[10] <= bcd_modify:bcd_modify8.data_out
bcd[11] <= bcd_modify:bcd_modify8.data_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify1
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify1|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify1|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify1|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify2
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify2|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify2|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify2|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify3
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify3|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify3|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify3|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify4
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify4|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify4|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify4|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify5
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify5|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify5|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify5|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify6
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify6|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify6|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify6|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify7
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify7|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify7|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify7|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify8
data_in[0] => data_out[1].DATAIN
data_in[1] => data_out[2].DATAIN
data_in[2] => data_out[3].DATAIN
data_in[3] => data_out[4].DATAIN
data_in[4] => data_out[5].DATAIN
data_in[5] => data_out[6].DATAIN
data_in[6] => data_out[7].DATAIN
data_in[7] => data_out[8].DATAIN
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_out[0] <= <GND>
data_out[1] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= cmp:cmp_low.cmp_out
data_out[10] <= cmp:cmp_low.cmp_out
data_out[11] <= cmp:cmp_low.cmp_out
data_out[12] <= cmp:cmp_low.cmp_out
data_out[13] <= cmp:cmp_mid.cmp_out
data_out[14] <= cmp:cmp_mid.cmp_out
data_out[15] <= cmp:cmp_mid.cmp_out
data_out[16] <= cmp:cmp_mid.cmp_out
data_out[17] <= cmp:cmp_high.cmp_out
data_out[18] <= cmp:cmp_high.cmp_out
data_out[19] <= cmp:cmp_high.cmp_out


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify8|cmp:cmp_high
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify8|cmp:cmp_mid
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|bin2bcd:bin2bcd_hour|bcd_modify:bcd_modify8|cmp:cmp_low
cmp_in[0] => LessThan0.IN8
cmp_in[0] => Add0.IN8
cmp_in[0] => cmp_out.DATAA
cmp_in[1] => LessThan0.IN7
cmp_in[1] => Add0.IN7
cmp_in[1] => cmp_out.DATAA
cmp_in[2] => LessThan0.IN6
cmp_in[2] => Add0.IN6
cmp_in[2] => cmp_out.DATAA
cmp_in[3] => LessThan0.IN5
cmp_in[3] => Add0.IN5
cmp_in[3] => cmp_out.DATAA
cmp_out[0] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[1] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[2] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE
cmp_out[3] <= cmp_out.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|min_flash:min_flash_dut
sys_clk => min_data[0]~reg0.CLK
sys_clk => min_data[1]~reg0.CLK
sys_clk => min_data[2]~reg0.CLK
sys_clk => min_data[3]~reg0.CLK
sys_clk => min_data[4]~reg0.CLK
sys_clk => min_data[5]~reg0.CLK
sys_clk => min_data[6]~reg0.CLK
sys_clk => min_data[7]~reg0.CLK
sys_rst_n => min_data[0]~reg0.ACLR
sys_rst_n => min_data[1]~reg0.ACLR
sys_rst_n => min_data[2]~reg0.ACLR
sys_rst_n => min_data[3]~reg0.ACLR
sys_rst_n => min_data[4]~reg0.ACLR
sys_rst_n => min_data[5]~reg0.ACLR
sys_rst_n => min_data[6]~reg0.ACLR
sys_rst_n => min_data[7]~reg0.ACLR
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
min_en => min_data.OUTPUTSELECT
bcd_min[0] => min_data.DATAA
bcd_min[1] => min_data.DATAA
bcd_min[2] => min_data.DATAA
bcd_min[3] => min_data.DATAA
bcd_min[4] => min_data.DATAA
bcd_min[5] => min_data.DATAA
bcd_min[6] => min_data.DATAA
bcd_min[7] => min_data.DATAA
min_data[0] <= min_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[1] <= min_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[2] <= min_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[3] <= min_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[4] <= min_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[5] <= min_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[6] <= min_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
min_data[7] <= min_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|clk_logic_ctrl:clk_logic_ctrl_dut|hour_flash:hour_flash_dut
sys_clk => hour_data[0]~reg0.CLK
sys_clk => hour_data[1]~reg0.CLK
sys_clk => hour_data[2]~reg0.CLK
sys_clk => hour_data[3]~reg0.CLK
sys_clk => hour_data[4]~reg0.CLK
sys_clk => hour_data[5]~reg0.CLK
sys_clk => hour_data[6]~reg0.CLK
sys_clk => hour_data[7]~reg0.CLK
sys_clk => T1s_half.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_rst_n => T1s_half.ACLR
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
sys_rst_n => hour_data[0]~reg0.ACLR
sys_rst_n => hour_data[1]~reg0.ACLR
sys_rst_n => hour_data[2]~reg0.ACLR
sys_rst_n => hour_data[3]~reg0.ACLR
sys_rst_n => hour_data[4]~reg0.ACLR
sys_rst_n => hour_data[5]~reg0.ACLR
sys_rst_n => hour_data[6]~reg0.ACLR
sys_rst_n => hour_data[7]~reg0.ACLR
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
hour_en => hour_data.OUTPUTSELECT
bcd_hour[0] => hour_data.DATAB
bcd_hour[0] => hour_data.DATAA
bcd_hour[1] => hour_data.DATAB
bcd_hour[1] => hour_data.DATAA
bcd_hour[2] => hour_data.DATAB
bcd_hour[2] => hour_data.DATAA
bcd_hour[3] => hour_data.DATAB
bcd_hour[3] => hour_data.DATAA
bcd_hour[4] => hour_data.DATAB
bcd_hour[4] => hour_data.DATAA
bcd_hour[5] => hour_data.DATAB
bcd_hour[5] => hour_data.DATAA
bcd_hour[6] => hour_data.DATAB
bcd_hour[6] => hour_data.DATAA
bcd_hour[7] => hour_data.DATAB
bcd_hour[7] => hour_data.DATAA
hour_data[0] <= hour_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[1] <= hour_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[2] <= hour_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[3] <= hour_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[4] <= hour_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[5] <= hour_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[6] <= hour_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hour_data[7] <= hour_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|seven_tube:seven_tube_dut
sys_clk => sys_clk.IN1
sys_rst_n => sys_rst_n.IN2
data_in[0] => data_in[0].IN1
data_in[1] => data_in[1].IN1
data_in[2] => data_in[2].IN1
data_in[3] => data_in[3].IN1
data_in[4] => data_in[4].IN1
data_in[5] => data_in[5].IN1
data_in[6] => data_in[6].IN1
data_in[7] => data_in[7].IN1
data_in[8] => data_in[8].IN1
data_in[9] => data_in[9].IN1
data_in[10] => data_in[10].IN1
data_in[11] => data_in[11].IN1
data_in[12] => data_in[12].IN1
data_in[13] => data_in[13].IN1
data_in[14] => data_in[14].IN1
data_in[15] => data_in[15].IN1
data_in[16] => data_in[16].IN1
data_in[17] => data_in[17].IN1
data_in[18] => data_in[18].IN1
data_in[19] => data_in[19].IN1
data_in[20] => data_in[20].IN1
data_in[21] => data_in[21].IN1
data_in[22] => data_in[22].IN1
data_in[23] => data_in[23].IN1
sel[0] <= seg_ctrl:seg_ctrl_dut.sel
sel[1] <= seg_ctrl:seg_ctrl_dut.sel
sel[2] <= seg_ctrl:seg_ctrl_dut.sel
seg[0] <= seg_ctrl:seg_ctrl_dut.seg
seg[1] <= seg_ctrl:seg_ctrl_dut.seg
seg[2] <= seg_ctrl:seg_ctrl_dut.seg
seg[3] <= seg_ctrl:seg_ctrl_dut.seg
seg[4] <= seg_ctrl:seg_ctrl_dut.seg
seg[5] <= seg_ctrl:seg_ctrl_dut.seg
seg[6] <= seg_ctrl:seg_ctrl_dut.seg
seg[7] <= seg_ctrl:seg_ctrl_dut.seg


|digital_clock|seven_tube:seven_tube_dut|div_clk:div_clk_dut
sys_clk => clk_out~reg0.CLK
sys_clk => cnt[0].CLK
sys_clk => cnt[1].CLK
sys_clk => cnt[2].CLK
sys_clk => cnt[3].CLK
sys_clk => cnt[4].CLK
sys_clk => cnt[5].CLK
sys_clk => cnt[6].CLK
sys_clk => cnt[7].CLK
sys_clk => cnt[8].CLK
sys_clk => cnt[9].CLK
sys_clk => cnt[10].CLK
sys_clk => cnt[11].CLK
sys_clk => cnt[12].CLK
sys_clk => cnt[13].CLK
sys_clk => cnt[14].CLK
sys_clk => cnt[15].CLK
sys_clk => cnt[16].CLK
sys_clk => cnt[17].CLK
sys_clk => cnt[18].CLK
sys_clk => cnt[19].CLK
sys_clk => cnt[20].CLK
sys_clk => cnt[21].CLK
sys_clk => cnt[22].CLK
sys_clk => cnt[23].CLK
sys_clk => cnt[24].CLK
sys_clk => cnt[25].CLK
sys_clk => cnt[26].CLK
sys_clk => cnt[27].CLK
sys_clk => cnt[28].CLK
sys_clk => cnt[29].CLK
sys_clk => cnt[30].CLK
sys_clk => cnt[31].CLK
sys_rst_n => clk_out~reg0.ACLR
sys_rst_n => cnt[0].ACLR
sys_rst_n => cnt[1].ACLR
sys_rst_n => cnt[2].ACLR
sys_rst_n => cnt[3].ACLR
sys_rst_n => cnt[4].ACLR
sys_rst_n => cnt[5].ACLR
sys_rst_n => cnt[6].ACLR
sys_rst_n => cnt[7].ACLR
sys_rst_n => cnt[8].ACLR
sys_rst_n => cnt[9].ACLR
sys_rst_n => cnt[10].ACLR
sys_rst_n => cnt[11].ACLR
sys_rst_n => cnt[12].ACLR
sys_rst_n => cnt[13].ACLR
sys_rst_n => cnt[14].ACLR
sys_rst_n => cnt[15].ACLR
sys_rst_n => cnt[16].ACLR
sys_rst_n => cnt[17].ACLR
sys_rst_n => cnt[18].ACLR
sys_rst_n => cnt[19].ACLR
sys_rst_n => cnt[20].ACLR
sys_rst_n => cnt[21].ACLR
sys_rst_n => cnt[22].ACLR
sys_rst_n => cnt[23].ACLR
sys_rst_n => cnt[24].ACLR
sys_rst_n => cnt[25].ACLR
sys_rst_n => cnt[26].ACLR
sys_rst_n => cnt[27].ACLR
sys_rst_n => cnt[28].ACLR
sys_rst_n => cnt[29].ACLR
sys_rst_n => cnt[30].ACLR
sys_rst_n => cnt[31].ACLR
clk_out <= clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|digital_clock|seven_tube:seven_tube_dut|seg_ctrl:seg_ctrl_dut
clk_1khz => data_temp[0].CLK
clk_1khz => data_temp[1].CLK
clk_1khz => data_temp[2].CLK
clk_1khz => data_temp[3].CLK
clk_1khz => sel[0]~reg0.CLK
clk_1khz => sel[1]~reg0.CLK
clk_1khz => sel[2]~reg0.CLK
clk_1khz => current_state~1.DATAIN
sys_rst_n => data_temp[0].ACLR
sys_rst_n => data_temp[1].ACLR
sys_rst_n => data_temp[2].ACLR
sys_rst_n => data_temp[3].ACLR
sys_rst_n => sel[0]~reg0.ACLR
sys_rst_n => sel[1]~reg0.ACLR
sys_rst_n => sel[2]~reg0.ACLR
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => seg.OUTPUTSELECT
sys_rst_n => current_state~3.DATAIN
data_in[0] => Selector3.IN5
data_in[1] => Selector2.IN5
data_in[2] => Selector1.IN5
data_in[3] => Selector0.IN5
data_in[4] => Selector3.IN4
data_in[5] => Selector2.IN4
data_in[6] => Selector1.IN4
data_in[7] => Selector0.IN4
data_in[8] => Selector3.IN3
data_in[9] => Selector2.IN3
data_in[10] => Selector1.IN3
data_in[11] => Selector0.IN3
data_in[12] => Selector3.IN2
data_in[13] => Selector2.IN2
data_in[14] => Selector1.IN2
data_in[15] => Selector0.IN2
data_in[16] => Selector3.IN1
data_in[17] => Selector2.IN1
data_in[18] => Selector1.IN1
data_in[19] => Selector0.IN1
data_in[20] => Selector3.IN0
data_in[21] => Selector2.IN0
data_in[22] => Selector1.IN0
data_in[23] => Selector0.IN0
sel[0] <= sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= <VCC>


