Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 13 23:30:46 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6404)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12566)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6404)
---------------------------
 There are 6372 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12566)
----------------------------------------------------
 There are 12566 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.722        0.000                      0                  562        0.140        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          26.722        0.000                      0                  562        0.140        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       26.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.722ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.185ns  (logic 2.375ns (19.492%)  route 9.810ns (80.508%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.464    13.925    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.647    VIDEO/G3/ROM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                         -13.925    
  -------------------------------------------------------------------
                         slack                                 26.722    

Slack (MET) :             26.779ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 2.375ns (19.595%)  route 9.745ns (80.405%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 41.479 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.399    13.861    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.479    41.479    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.479    
                         clock uncertainty           -0.098    41.381    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.640    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                         -13.861    
  -------------------------------------------------------------------
                         slack                                 26.779    

Slack (MET) :             27.057ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.847ns  (logic 2.375ns (20.048%)  route 9.472ns (79.952%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          7.126    13.587    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.483    41.483    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.644    VIDEO/G3/ROM7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                 27.057    

Slack (MET) :             27.375ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.523ns  (logic 2.375ns (20.611%)  route 9.148ns (79.389%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.802    13.263    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y5          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.638    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                 27.375    

Slack (MET) :             27.384ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.523ns  (logic 2.375ns (20.611%)  route 9.148ns (79.389%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.802    13.263    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y7          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.486    41.486    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.486    
                         clock uncertainty           -0.098    41.388    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.647    VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                 27.384    

Slack (MET) :             27.389ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 2.375ns (20.637%)  route 9.134ns (79.363%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.788    13.249    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.477    41.477    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.477    
                         clock uncertainty           -0.098    41.379    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.638    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 27.389    

Slack (MET) :             27.439ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.578ns  (logic 2.375ns (20.513%)  route 9.203ns (79.487%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 41.473 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 f  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.857    13.318    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.473    41.473    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.473    
                         clock uncertainty           -0.098    41.375    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.757    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.757    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                 27.439    

Slack (MET) :             27.718ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        11.185ns  (logic 2.375ns (21.234%)  route 8.810ns (78.766%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.464    12.925    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y6          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.482    41.482    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.643    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                         -12.925    
  -------------------------------------------------------------------
                         slack                                 27.718    

Slack (MET) :             28.051ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 2.375ns (21.663%)  route 8.588ns (78.337%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 41.471 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.243    12.704    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y4          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.471    41.471    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.471    
                         clock uncertainty           -0.098    41.373    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.755    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.755    
                         arrival time                         -12.704    
  -------------------------------------------------------------------
                         slack                                 28.051    

Slack (MET) :             28.146ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 2.375ns (22.079%)  route 8.382ns (77.921%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.740     1.740    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y100        FDRE (Prop_fdre_C_Q)         0.456     2.196 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.845     4.041    VIDEO/G3/ROM1_i_4[0]
    SLICE_X30Y82         LUT2 (Prop_lut2_I0_O)        0.124     4.165 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     4.165    VIDEO/G2/ROM1_i_7[0]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.698 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.698    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.021 r  VIDEO/G2/ROM1_i_4/O[1]
                         net (fo=1, routed)           0.501     5.522    VIDEO/G2/pointEighty0[10]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.226 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.226    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.461 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          6.036    12.497    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.482    41.482    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.741    40.643    VIDEO/G3/ROM8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                 28.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.588     0.588    VIDEO/G4/clk_25
    SLICE_X7Y87          FDRE                                         r  VIDEO/G4/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  VIDEO/G4/vcount_reg[6]/Q
                         net (fo=23, routed)          0.088     0.817    VIDEO/G4/vcount_reg[6]
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.862 r  VIDEO/G4/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.862    VIDEO/G4/vcount[8]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  VIDEO/G4/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.858     0.858    VIDEO/G4/clk_25
    SLICE_X6Y87          FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
                         clock pessimism             -0.257     0.601    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121     0.722    VIDEO/G4/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G4/clk_25
    SLICE_X1Y85          FDRE                                         r  VIDEO/G4/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  VIDEO/G4/hcount_reg[0]/Q
                         net (fo=26, routed)          0.144     0.874    VIDEO/G4/hcount_reg[0]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.919 r  VIDEO/G4/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.919    VIDEO/G4/hcount[7]_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  VIDEO/G4/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.858     0.858    VIDEO/G4/clk_25
    SLICE_X0Y85          FDRE                                         r  VIDEO/G4/hcount_reg[7]/C
                         clock pessimism             -0.257     0.602    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.091     0.693    VIDEO/G4/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.070%)  route 0.185ns (49.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.588     0.588    VIDEO/G4/clk_25
    SLICE_X5Y87          FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  VIDEO/G4/vcount_reg[5]/Q
                         net (fo=16, routed)          0.185     0.914    VIDEO/G4/vcount_reg[5]
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.045     0.959 r  VIDEO/G4/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.959    VIDEO/G4/vcount[7]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  VIDEO/G4/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.858     0.858    VIDEO/G4/clk_25
    SLICE_X6Y87          FDRE                                         r  VIDEO/G4/vcount_reg[7]/C
                         clock pessimism             -0.255     0.603    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120     0.723    VIDEO/G4/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.593     0.593    VIDEO/G2/clk_25
    SLICE_X1Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  VIDEO/G2/creditsOffset_reg[6]/Q
                         net (fo=4, routed)           0.167     0.901    VIDEO/G2/creditsOffset_reg_n_0_[6]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.042     0.943 r  VIDEO/G2/creditsOffset[9]_i_2/O
                         net (fo=1, routed)           0.000     0.943    VIDEO/G2/creditsOffset0[9]
    SLICE_X1Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.863     0.863    VIDEO/G2/clk_25
    SLICE_X1Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[9]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X1Y96          FDPE (Hold_fdpe_C_D)         0.107     0.700    VIDEO/G2/creditsOffset_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.593     0.593    VIDEO/G2/clk_25
    SLICE_X1Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  VIDEO/G2/creditsOffset_reg[6]/Q
                         net (fo=4, routed)           0.169     0.903    VIDEO/G2/creditsOffset_reg_n_0_[6]
    SLICE_X1Y96          LUT4 (Prop_lut4_I2_O)        0.043     0.946 r  VIDEO/G2/creditsOffset[8]_i_1/O
                         net (fo=1, routed)           0.000     0.946    VIDEO/G2/creditsOffset0[8]
    SLICE_X1Y96          FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.863     0.863    VIDEO/G2/clk_25
    SLICE_X1Y96          FDCE                                         r  VIDEO/G2/creditsOffset_reg[8]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X1Y96          FDCE (Hold_fdce_C_D)         0.107     0.700    VIDEO/G2/creditsOffset_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y29         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.872    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X47Y29         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.823     0.823    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X47Y29         FDRE                                         r  VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.268     0.555    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.070     0.625    VIDEO/G3/ROM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.564     0.564    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y53          FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.881    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X9Y53          FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y53          FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.070     0.634    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.347%)  route 0.115ns (33.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.588     0.588    VIDEO/G4/clk_25
    SLICE_X5Y87          FDRE                                         r  VIDEO/G4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.128     0.716 r  VIDEO/G4/vcount_reg[2]/Q
                         net (fo=22, routed)          0.115     0.831    VIDEO/G4/vcount_reg[2]
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.099     0.930 r  VIDEO/G4/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    VIDEO/G4/plusOp__0[5]
    SLICE_X5Y87          FDRE                                         r  VIDEO/G4/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.858     0.858    VIDEO/G4/clk_25
    SLICE_X5Y87          FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
                         clock pessimism             -0.270     0.588    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.092     0.680    VIDEO/G4/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.593     0.593    VIDEO/G2/clk_25
    SLICE_X0Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.174     0.908    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.043     0.951 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     0.951    VIDEO/G2/creditsOffset0[4]
    SLICE_X0Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.863     0.863    VIDEO/G2/clk_25
    SLICE_X0Y96          FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X0Y96          FDPE (Hold_fdpe_C_D)         0.107     0.700    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 VIDEO/G3/selectRGB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/selectRGB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.771%)  route 0.166ns (44.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.564     0.564    VIDEO/G3/clk_25
    SLICE_X10Y55         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  VIDEO/G3/selectRGB_reg[1]/Q
                         net (fo=3, routed)           0.166     0.893    VIDEO/G3/selectRGB_reg_n_0_[1]
    SLICE_X10Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.938 r  VIDEO/G3/selectRGB[1]_i_1/O
                         net (fo=1, routed)           0.000     0.938    VIDEO/G3/selectRGB[1]_i_1_n_0
    SLICE_X10Y55         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.833     0.833    VIDEO/G3/clk_25
    SLICE_X10Y55         FDRE                                         r  VIDEO/G3/selectRGB_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.121     0.685    VIDEO/G3/selectRGB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y4      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y7      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y104    VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y104    VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y104    VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X19Y104    VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X1Y96      VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X0Y96      VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12470 Endpoints
Min Delay         12470 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.828ns  (logic 45.184ns (42.696%)  route 60.644ns (57.304%))
  Logic Levels:           186  (CARRY4=154 FDRE=1 LUT1=4 LUT2=7 LUT3=1 LUT4=18 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[4]/C
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/USOUND/PLAYHZ/counter_reg[4]/Q
                         net (fo=2, routed)           0.731     1.249    UART/USOUND/PLAYHZ/counter_reg[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     1.774 r  UART/USOUND/PLAYHZ/i___72__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.774    UART/USOUND/PLAYHZ/i___72__0_i_2_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.888 r  UART/USOUND/PLAYHZ/i___18__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.888    UART/USOUND/PLAYHZ/i___18__0_i_2_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.002 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.002    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.116 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.116    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.230 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.230    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X45Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.344 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.344    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.458 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.458    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X45Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.697 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)         9.435    12.132    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X28Y77         LUT3 (Prop_lut3_I1_O)        0.302    12.434 r  UART/USOUND/PLAYHZ/i___349_i_21/O
                         net (fo=1, routed)           0.000    12.434    UART/USOUND/PLAYHZ/i___349_i_21_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.984 f  UART/USOUND/PLAYHZ/i___349_i_19/CO[3]
                         net (fo=3, routed)           1.011    13.995    UART/USOUND/PLAYHZ/i___349_i_19_n_0
    SLICE_X29Y76         LUT1 (Prop_lut1_I0_O)        0.124    14.119 r  UART/USOUND/PLAYHZ/i___351_i_14/O
                         net (fo=1, routed)           0.000    14.119    UART/USOUND/PLAYHZ/i___351_i_14_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.520 r  UART/USOUND/PLAYHZ/i___351_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.520    UART/USOUND/PLAYHZ/i___351_i_12_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.854 f  UART/USOUND/PLAYHZ/i___349_i_16/O[1]
                         net (fo=1, routed)           0.845    15.699    UART/USOUND/PLAYHZ/i___349_i_16_n_6
    SLICE_X29Y74         LUT1 (Prop_lut1_I0_O)        0.303    16.002 r  UART/USOUND/PLAYHZ/i___349_i_17/O
                         net (fo=1, routed)           0.000    16.002    UART/USOUND/PLAYHZ/i___349_i_17_n_0
    SLICE_X29Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.400 r  UART/USOUND/PLAYHZ/i___349_i_15/CO[3]
                         net (fo=1, routed)           0.009    16.409    UART/USOUND/PLAYHZ/i___349_i_15_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.680 f  UART/USOUND/PLAYHZ/i___349_i_10/CO[0]
                         net (fo=6, routed)           0.834    17.515    UART/USOUND/PLAYHZ/i___349_i_10_n_3
    SLICE_X30Y75         LUT1 (Prop_lut1_I0_O)        0.373    17.888 r  UART/USOUND/PLAYHZ/i___349_i_14/O
                         net (fo=1, routed)           0.000    17.888    UART/USOUND/PLAYHZ/i___349_i_14_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.421 r  UART/USOUND/PLAYHZ/i___349_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.421    UART/USOUND/PLAYHZ/i___349_i_8_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.744 f  UART/USOUND/PLAYHZ/i___349_i_5/O[1]
                         net (fo=1, routed)           0.808    19.551    UART/USOUND/PLAYHZ/i___349_i_5_n_6
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.306    19.857 r  UART/USOUND/PLAYHZ/i___349_i_6/O
                         net (fo=1, routed)           0.000    19.857    UART/USOUND/PLAYHZ/i___349_i_6_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    20.105 r  UART/USOUND/PLAYHZ/i___349_i_4/O[2]
                         net (fo=1, routed)           0.928    21.033    UART/USOUND/PLAYHZ/i___349_i_4_n_5
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834    21.867 r  UART/USOUND/PLAYHZ/i___349_i_1/CO[3]
                         net (fo=34, routed)          1.713    23.581    UART/USOUND/PLAYHZ/i___349_i_1_n_0
    SLICE_X33Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.705 r  UART/USOUND/PLAYHZ/i___353/O
                         net (fo=1, routed)           0.000    23.705    UART/USOUND/PLAYHZ/i___353_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.103 r  UART/USOUND/PLAYHZ/i___359_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.103    UART/USOUND/PLAYHZ/i___359_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.217 r  UART/USOUND/PLAYHZ/i___357_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.217    UART/USOUND/PLAYHZ/i___357_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.331 r  UART/USOUND/PLAYHZ/i___356_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.331    UART/USOUND/PLAYHZ/i___356_i_2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.445 r  UART/USOUND/PLAYHZ/i___356_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.445    UART/USOUND/PLAYHZ/i___356_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.559 r  UART/USOUND/PLAYHZ/i___355_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.559    UART/USOUND/PLAYHZ/i___355_i_2_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.830 r  UART/USOUND/PLAYHZ/i___355_i_1/CO[0]
                         net (fo=34, routed)          1.674    26.504    UART/USOUND/PLAYHZ/i___355_i_1_n_3
    SLICE_X39Y76         LUT4 (Prop_lut4_I0_O)        0.373    26.877 r  UART/USOUND/PLAYHZ/i___164__0/O
                         net (fo=1, routed)           0.000    26.877    UART/USOUND/PLAYHZ/i___164__0_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.427 r  UART/USOUND/PLAYHZ/i___326_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.427    UART/USOUND/PLAYHZ/i___326_i_1_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.541 r  UART/USOUND/PLAYHZ/i___327_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.541    UART/USOUND/PLAYHZ/i___327_i_1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.655 r  UART/USOUND/PLAYHZ/i___325_i_4/CO[3]
                         net (fo=1, routed)           0.000    27.655    UART/USOUND/PLAYHZ/i___325_i_4_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.769 r  UART/USOUND/PLAYHZ/i___325_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.769    UART/USOUND/PLAYHZ/i___325_i_2_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.883 r  UART/USOUND/PLAYHZ/i___330_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.883    UART/USOUND/PLAYHZ/i___330_i_1_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.154 r  UART/USOUND/PLAYHZ/i___325_i_1/CO[0]
                         net (fo=34, routed)          1.793    29.947    UART/USOUND/PLAYHZ/i___325_i_1_n_3
    SLICE_X36Y72         LUT4 (Prop_lut4_I0_O)        0.373    30.320 r  UART/USOUND/PLAYHZ/i___160__0/O
                         net (fo=1, routed)           0.000    30.320    UART/USOUND/PLAYHZ/i___160__0_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.870 r  UART/USOUND/PLAYHZ/i___361_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.870    UART/USOUND/PLAYHZ/i___361_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.984 r  UART/USOUND/PLAYHZ/i___364_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.984    UART/USOUND/PLAYHZ/i___364_i_1_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.098 r  UART/USOUND/PLAYHZ/i___363_i_2/CO[3]
                         net (fo=1, routed)           0.009    31.107    UART/USOUND/PLAYHZ/i___363_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.221 r  UART/USOUND/PLAYHZ/i___363_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.221    UART/USOUND/PLAYHZ/i___363_i_1_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.335 r  UART/USOUND/PLAYHZ/i___362_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.335    UART/USOUND/PLAYHZ/i___362_i_1_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.606 r  UART/USOUND/PLAYHZ/i___361_i_1/CO[0]
                         net (fo=34, routed)          2.210    33.816    UART/USOUND/PLAYHZ/i___361_i_1_n_3
    SLICE_X38Y72         LUT2 (Prop_lut2_I0_O)        0.373    34.189 r  UART/USOUND/PLAYHZ/i___370_i_3/O
                         net (fo=1, routed)           0.000    34.189    UART/USOUND/PLAYHZ/i___370_i_3_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.722 r  UART/USOUND/PLAYHZ/i___370_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.722    UART/USOUND/PLAYHZ/i___370_i_1_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.839 r  UART/USOUND/PLAYHZ/i___369_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.839    UART/USOUND/PLAYHZ/i___369_i_2_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.956 r  UART/USOUND/PLAYHZ/i___369_i_1/CO[3]
                         net (fo=1, routed)           0.009    34.965    UART/USOUND/PLAYHZ/i___369_i_1_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.082 r  UART/USOUND/PLAYHZ/i___368_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.082    UART/USOUND/PLAYHZ/i___368_i_1_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.336 r  UART/USOUND/PLAYHZ/i___367_i_1/CO[0]
                         net (fo=34, routed)          1.509    36.844    UART/USOUND/PLAYHZ/i___367_i_1_n_3
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.367    37.211 r  UART/USOUND/PLAYHZ/i___152__0/O
                         net (fo=1, routed)           0.000    37.211    UART/USOUND/PLAYHZ/i___152__0_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.744 r  UART/USOUND/PLAYHZ/i___377_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.744    UART/USOUND/PLAYHZ/i___377_i_1_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.861 r  UART/USOUND/PLAYHZ/i___373_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.861    UART/USOUND/PLAYHZ/i___373_i_2_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.978 r  UART/USOUND/PLAYHZ/i___375_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.978    UART/USOUND/PLAYHZ/i___375_i_2_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.095 r  UART/USOUND/PLAYHZ/i___375_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.104    UART/USOUND/PLAYHZ/i___375_i_1_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.221 r  UART/USOUND/PLAYHZ/i___374_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.221    UART/USOUND/PLAYHZ/i___374_i_1_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.475 r  UART/USOUND/PLAYHZ/i___373_i_1/CO[0]
                         net (fo=34, routed)          2.030    40.505    UART/USOUND/PLAYHZ/i___373_i_1_n_3
    SLICE_X43Y70         LUT2 (Prop_lut2_I0_O)        0.367    40.872 r  UART/USOUND/PLAYHZ/i___381_i_8/O
                         net (fo=1, routed)           0.000    40.872    UART/USOUND/PLAYHZ/i___381_i_8_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.422 r  UART/USOUND/PLAYHZ/i___381_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.422    UART/USOUND/PLAYHZ/i___381_i_2_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  UART/USOUND/PLAYHZ/i___381_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.536    UART/USOUND/PLAYHZ/i___381_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  UART/USOUND/PLAYHZ/i___380_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.650    UART/USOUND/PLAYHZ/i___380_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    41.921 r  UART/USOUND/PLAYHZ/i___379_i_1/CO[0]
                         net (fo=34, routed)          2.121    44.043    UART/USOUND/PLAYHZ/i___379_i_1_n_3
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.373    44.416 r  UART/USOUND/PLAYHZ/i___144__0/O
                         net (fo=1, routed)           0.000    44.416    UART/USOUND/PLAYHZ/i___144__0_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.966 r  UART/USOUND/PLAYHZ/i___389_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.966    UART/USOUND/PLAYHZ/i___389_i_1_n_0
    SLICE_X45Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.080 r  UART/USOUND/PLAYHZ/i___385_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.080    UART/USOUND/PLAYHZ/i___385_i_2_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.194 r  UART/USOUND/PLAYHZ/i___387_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.194    UART/USOUND/PLAYHZ/i___387_i_2_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.308 r  UART/USOUND/PLAYHZ/i___387_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.308    UART/USOUND/PLAYHZ/i___387_i_1_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.422 r  UART/USOUND/PLAYHZ/i___386_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.422    UART/USOUND/PLAYHZ/i___386_i_1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.693 r  UART/USOUND/PLAYHZ/i___385_i_1/CO[0]
                         net (fo=34, routed)          2.136    47.829    UART/USOUND/PLAYHZ/i___385_i_1_n_3
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.373    48.202 r  UART/USOUND/PLAYHZ/i___140__0/O
                         net (fo=1, routed)           0.000    48.202    UART/USOUND/PLAYHZ/i___140__0_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.735 r  UART/USOUND/PLAYHZ/i___395_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.735    UART/USOUND/PLAYHZ/i___395_i_1_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.852 r  UART/USOUND/PLAYHZ/i___391_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.852    UART/USOUND/PLAYHZ/i___391_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.969 r  UART/USOUND/PLAYHZ/i___393_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.969    UART/USOUND/PLAYHZ/i___393_i_2_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.086 r  UART/USOUND/PLAYHZ/i___393_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.086    UART/USOUND/PLAYHZ/i___393_i_1_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.203 r  UART/USOUND/PLAYHZ/i___392_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.203    UART/USOUND/PLAYHZ/i___392_i_1_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    49.457 r  UART/USOUND/PLAYHZ/i___391_i_1/CO[0]
                         net (fo=34, routed)          1.955    51.412    UART/USOUND/PLAYHZ/i___391_i_1_n_3
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.367    51.779 r  UART/USOUND/PLAYHZ/i___136__0/O
                         net (fo=1, routed)           0.000    51.779    UART/USOUND/PLAYHZ/i___136__0_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.329 r  UART/USOUND/PLAYHZ/i___401_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.329    UART/USOUND/PLAYHZ/i___401_i_1_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.443 r  UART/USOUND/PLAYHZ/i___397_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.443    UART/USOUND/PLAYHZ/i___397_i_2_n_0
    SLICE_X47Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.557 r  UART/USOUND/PLAYHZ/i___399_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.557    UART/USOUND/PLAYHZ/i___399_i_2_n_0
    SLICE_X47Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.671 r  UART/USOUND/PLAYHZ/i___399_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.671    UART/USOUND/PLAYHZ/i___399_i_1_n_0
    SLICE_X47Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.785 r  UART/USOUND/PLAYHZ/i___398_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.785    UART/USOUND/PLAYHZ/i___398_i_1_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.056 r  UART/USOUND/PLAYHZ/i___397_i_1/CO[0]
                         net (fo=34, routed)          1.799    54.854    UART/USOUND/PLAYHZ/i___397_i_1_n_3
    SLICE_X48Y61         LUT2 (Prop_lut2_I0_O)        0.373    55.227 r  UART/USOUND/PLAYHZ/i___401/O
                         net (fo=1, routed)           0.000    55.227    UART/USOUND/PLAYHZ/i___401_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    55.625 r  UART/USOUND/PLAYHZ/i___332_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.625    UART/USOUND/PLAYHZ/i___332_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.739 r  UART/USOUND/PLAYHZ/i___333_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.739    UART/USOUND/PLAYHZ/i___333_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.853 r  UART/USOUND/PLAYHZ/i___331_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.853    UART/USOUND/PLAYHZ/i___331_i_4_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.967 r  UART/USOUND/PLAYHZ/i___331_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.967    UART/USOUND/PLAYHZ/i___331_i_2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.081 r  UART/USOUND/PLAYHZ/i___335_i_1/CO[3]
                         net (fo=1, routed)           0.000    56.081    UART/USOUND/PLAYHZ/i___335_i_1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.352 r  UART/USOUND/PLAYHZ/i___331_i_1/CO[0]
                         net (fo=34, routed)          1.582    57.934    UART/USOUND/PLAYHZ/i___331_i_1_n_3
    SLICE_X53Y62         LUT4 (Prop_lut4_I0_O)        0.373    58.307 r  UART/USOUND/PLAYHZ/i___128__0/O
                         net (fo=1, routed)           0.000    58.307    UART/USOUND/PLAYHZ/i___128__0_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.857 r  UART/USOUND/PLAYHZ/i___407_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.857    UART/USOUND/PLAYHZ/i___407_i_1_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.971 r  UART/USOUND/PLAYHZ/i___405_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.971    UART/USOUND/PLAYHZ/i___405_i_1_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.085 r  UART/USOUND/PLAYHZ/i___404_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.085    UART/USOUND/PLAYHZ/i___404_i_2_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.199 r  UART/USOUND/PLAYHZ/i___404_i_1/CO[3]
                         net (fo=1, routed)           0.000    59.199    UART/USOUND/PLAYHZ/i___404_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.313 r  UART/USOUND/PLAYHZ/i___403_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.313    UART/USOUND/PLAYHZ/i___403_i_2_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    59.584 r  UART/USOUND/PLAYHZ/i___403_i_1/CO[0]
                         net (fo=34, routed)          1.587    61.171    UART/USOUND/PLAYHZ/i___403_i_1_n_3
    SLICE_X52Y62         LUT4 (Prop_lut4_I0_O)        0.373    61.544 r  UART/USOUND/PLAYHZ/i___124__0/O
                         net (fo=1, routed)           0.000    61.544    UART/USOUND/PLAYHZ/i___124__0_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.077 r  UART/USOUND/PLAYHZ/i___413_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.077    UART/USOUND/PLAYHZ/i___413_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.194 r  UART/USOUND/PLAYHZ/i___411_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.194    UART/USOUND/PLAYHZ/i___411_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.311 r  UART/USOUND/PLAYHZ/i___410_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.311    UART/USOUND/PLAYHZ/i___410_i_2_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.428 r  UART/USOUND/PLAYHZ/i___410_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.428    UART/USOUND/PLAYHZ/i___410_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.545 r  UART/USOUND/PLAYHZ/i___409_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.545    UART/USOUND/PLAYHZ/i___409_i_2_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    62.799 r  UART/USOUND/PLAYHZ/i___409_i_1/CO[0]
                         net (fo=34, routed)          1.911    64.710    UART/USOUND/PLAYHZ/i___409_i_1_n_3
    SLICE_X50Y59         LUT4 (Prop_lut4_I0_O)        0.367    65.077 r  UART/USOUND/PLAYHZ/i___120__0/O
                         net (fo=1, routed)           0.000    65.077    UART/USOUND/PLAYHZ/i___120__0_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.610 r  UART/USOUND/PLAYHZ/i___338_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.610    UART/USOUND/PLAYHZ/i___338_i_1_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.727 r  UART/USOUND/PLAYHZ/i___339_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.727    UART/USOUND/PLAYHZ/i___339_i_1_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.844 r  UART/USOUND/PLAYHZ/i___337_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.844    UART/USOUND/PLAYHZ/i___337_i_4_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.961 r  UART/USOUND/PLAYHZ/i___337_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.961    UART/USOUND/PLAYHZ/i___337_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.078 r  UART/USOUND/PLAYHZ/i___342_i_1/CO[3]
                         net (fo=1, routed)           0.000    66.078    UART/USOUND/PLAYHZ/i___342_i_1_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    66.332 r  UART/USOUND/PLAYHZ/i___337_i_1/CO[0]
                         net (fo=34, routed)          1.871    68.202    UART/USOUND/PLAYHZ/i___337_i_1_n_3
    SLICE_X51Y57         LUT4 (Prop_lut4_I0_O)        0.367    68.569 r  UART/USOUND/PLAYHZ/i___116__0/O
                         net (fo=1, routed)           0.000    68.569    UART/USOUND/PLAYHZ/i___116__0_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.119 r  UART/USOUND/PLAYHZ/i___415_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.119    UART/USOUND/PLAYHZ/i___415_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.233 r  UART/USOUND/PLAYHZ/i___418_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.233    UART/USOUND/PLAYHZ/i___418_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.347 r  UART/USOUND/PLAYHZ/i___417_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.347    UART/USOUND/PLAYHZ/i___417_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.461 r  UART/USOUND/PLAYHZ/i___417_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.461    UART/USOUND/PLAYHZ/i___417_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.575 r  UART/USOUND/PLAYHZ/i___416_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.575    UART/USOUND/PLAYHZ/i___416_i_1_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    69.846 r  UART/USOUND/PLAYHZ/i___415_i_1/CO[0]
                         net (fo=34, routed)          1.580    71.426    UART/USOUND/PLAYHZ/i___415_i_1_n_3
    SLICE_X52Y56         LUT4 (Prop_lut4_I0_O)        0.373    71.799 r  UART/USOUND/PLAYHZ/i___112__0/O
                         net (fo=1, routed)           0.000    71.799    UART/USOUND/PLAYHZ/i___112__0_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.332 r  UART/USOUND/PLAYHZ/i___421_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.332    UART/USOUND/PLAYHZ/i___421_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.449 r  UART/USOUND/PLAYHZ/i___424_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.449    UART/USOUND/PLAYHZ/i___424_i_1_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.566 r  UART/USOUND/PLAYHZ/i___423_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.566    UART/USOUND/PLAYHZ/i___423_i_2_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.683 r  UART/USOUND/PLAYHZ/i___423_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.683    UART/USOUND/PLAYHZ/i___423_i_1_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.800 r  UART/USOUND/PLAYHZ/i___422_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.800    UART/USOUND/PLAYHZ/i___422_i_1_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    73.054 r  UART/USOUND/PLAYHZ/i___421_i_1/CO[0]
                         net (fo=34, routed)          1.855    74.909    UART/USOUND/PLAYHZ/i___421_i_1_n_3
    SLICE_X53Y56         LUT4 (Prop_lut4_I0_O)        0.367    75.276 r  UART/USOUND/PLAYHZ/i___108__0/O
                         net (fo=1, routed)           0.000    75.276    UART/USOUND/PLAYHZ/i___108__0_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.826 r  UART/USOUND/PLAYHZ/i___431_i_1/CO[3]
                         net (fo=1, routed)           0.000    75.826    UART/USOUND/PLAYHZ/i___431_i_1_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.940 r  UART/USOUND/PLAYHZ/i___427_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.940    UART/USOUND/PLAYHZ/i___427_i_2_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.054 r  UART/USOUND/PLAYHZ/i___429_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.054    UART/USOUND/PLAYHZ/i___429_i_2_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.168 r  UART/USOUND/PLAYHZ/i___429_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.168    UART/USOUND/PLAYHZ/i___429_i_1_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.282 r  UART/USOUND/PLAYHZ/i___428_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.282    UART/USOUND/PLAYHZ/i___428_i_1_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.553 r  UART/USOUND/PLAYHZ/i___427_i_1/CO[0]
                         net (fo=34, routed)          2.137    78.690    UART/USOUND/PLAYHZ/i___427_i_1_n_3
    SLICE_X49Y56         LUT4 (Prop_lut4_I0_O)        0.373    79.063 r  UART/USOUND/PLAYHZ/i___104__0/O
                         net (fo=1, routed)           0.000    79.063    UART/USOUND/PLAYHZ/i___104__0_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.613 r  UART/USOUND/PLAYHZ/i___437_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.613    UART/USOUND/PLAYHZ/i___437_i_1_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.727 r  UART/USOUND/PLAYHZ/i___433_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.727    UART/USOUND/PLAYHZ/i___433_i_2_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.841 r  UART/USOUND/PLAYHZ/i___435_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.841    UART/USOUND/PLAYHZ/i___435_i_2_n_0
    SLICE_X49Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.955 r  UART/USOUND/PLAYHZ/i___435_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.955    UART/USOUND/PLAYHZ/i___435_i_1_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.069 r  UART/USOUND/PLAYHZ/i___434_i_1/CO[3]
                         net (fo=1, routed)           0.000    80.069    UART/USOUND/PLAYHZ/i___434_i_1_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    80.340 r  UART/USOUND/PLAYHZ/i___433_i_1/CO[0]
                         net (fo=34, routed)          1.663    82.003    UART/USOUND/PLAYHZ/i___433_i_1_n_3
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.373    82.376 r  UART/USOUND/PLAYHZ/i___100__0/O
                         net (fo=1, routed)           0.000    82.376    UART/USOUND/PLAYHZ/i___100__0_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.926 r  UART/USOUND/PLAYHZ/i___443_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.926    UART/USOUND/PLAYHZ/i___443_i_1_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.040 r  UART/USOUND/PLAYHZ/i___439_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.040    UART/USOUND/PLAYHZ/i___439_i_2_n_0
    SLICE_X48Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.154 r  UART/USOUND/PLAYHZ/i___441_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.154    UART/USOUND/PLAYHZ/i___441_i_2_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.268 r  UART/USOUND/PLAYHZ/i___441_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.268    UART/USOUND/PLAYHZ/i___441_i_1_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.382 r  UART/USOUND/PLAYHZ/i___440_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.382    UART/USOUND/PLAYHZ/i___440_i_1_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    83.653 r  UART/USOUND/PLAYHZ/i___439_i_1/CO[0]
                         net (fo=34, routed)          1.863    85.516    UART/USOUND/PLAYHZ/i___439_i_1_n_3
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.373    85.889 r  UART/USOUND/PLAYHZ/i___96__0/O
                         net (fo=1, routed)           0.000    85.889    UART/USOUND/PLAYHZ/i___96__0_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.422 r  UART/USOUND/PLAYHZ/i___449_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.422    UART/USOUND/PLAYHZ/i___449_i_1_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.539 r  UART/USOUND/PLAYHZ/i___445_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.539    UART/USOUND/PLAYHZ/i___445_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.656 r  UART/USOUND/PLAYHZ/i___447_i_2/CO[3]
                         net (fo=1, routed)           0.000    86.656    UART/USOUND/PLAYHZ/i___447_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.773 r  UART/USOUND/PLAYHZ/i___447_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.773    UART/USOUND/PLAYHZ/i___447_i_1_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.890 r  UART/USOUND/PLAYHZ/i___446_i_1/CO[3]
                         net (fo=1, routed)           0.000    86.890    UART/USOUND/PLAYHZ/i___446_i_1_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    87.144 r  UART/USOUND/PLAYHZ/i___445_i_1/CO[0]
                         net (fo=34, routed)          1.877    89.021    UART/USOUND/PLAYHZ/i___445_i_1_n_3
    SLICE_X50Y47         LUT4 (Prop_lut4_I0_O)        0.367    89.388 r  UART/USOUND/PLAYHZ/i___92__0/O
                         net (fo=1, routed)           0.000    89.388    UART/USOUND/PLAYHZ/i___92__0_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.921 r  UART/USOUND/PLAYHZ/i___455_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.921    UART/USOUND/PLAYHZ/i___455_i_1_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.038 r  UART/USOUND/PLAYHZ/i___451_i_2/CO[3]
                         net (fo=1, routed)           0.000    90.038    UART/USOUND/PLAYHZ/i___451_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.155 r  UART/USOUND/PLAYHZ/i___453_i_2/CO[3]
                         net (fo=1, routed)           0.001    90.156    UART/USOUND/PLAYHZ/i___453_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.273 r  UART/USOUND/PLAYHZ/i___453_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.273    UART/USOUND/PLAYHZ/i___453_i_1_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.390 r  UART/USOUND/PLAYHZ/i___452_i_1/CO[3]
                         net (fo=1, routed)           0.000    90.390    UART/USOUND/PLAYHZ/i___452_i_1_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    90.644 r  UART/USOUND/PLAYHZ/i___451_i_1/CO[0]
                         net (fo=34, routed)          1.489    92.133    UART/USOUND/PLAYHZ/i___451_i_1_n_3
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.367    92.500 r  UART/USOUND/PLAYHZ/i___345_i_3/O
                         net (fo=1, routed)           0.000    92.500    UART/USOUND/PLAYHZ/i___345_i_3_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.050 r  UART/USOUND/PLAYHZ/i___345_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.050    UART/USOUND/PLAYHZ/i___345_i_1_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.164 r  UART/USOUND/PLAYHZ/i___343_i_4/CO[3]
                         net (fo=1, routed)           0.000    93.164    UART/USOUND/PLAYHZ/i___343_i_4_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.278 r  UART/USOUND/PLAYHZ/i___343_i_2/CO[3]
                         net (fo=1, routed)           0.000    93.278    UART/USOUND/PLAYHZ/i___343_i_2_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.392 r  UART/USOUND/PLAYHZ/i___347_i_1/CO[3]
                         net (fo=1, routed)           0.000    93.392    UART/USOUND/PLAYHZ/i___347_i_1_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    93.663 r  UART/USOUND/PLAYHZ/i___343_i_1/CO[0]
                         net (fo=34, routed)          1.693    95.356    UART/USOUND/PLAYHZ/i___343_i_1_n_3
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.373    95.729 r  UART/USOUND/PLAYHZ/i___461_i_3/O
                         net (fo=1, routed)           0.000    95.729    UART/USOUND/PLAYHZ/i___461_i_3_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    96.130 r  UART/USOUND/PLAYHZ/i___461_i_1/CO[3]
                         net (fo=1, routed)           0.001    96.130    UART/USOUND/PLAYHZ/i___461_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.244 r  UART/USOUND/PLAYHZ/i___459_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.244    UART/USOUND/PLAYHZ/i___459_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  UART/USOUND/PLAYHZ/i___458_i_2/CO[3]
                         net (fo=1, routed)           0.000    96.358    UART/USOUND/PLAYHZ/i___458_i_2_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  UART/USOUND/PLAYHZ/i___458_i_1/CO[3]
                         net (fo=1, routed)           0.000    96.472    UART/USOUND/PLAYHZ/i___458_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  UART/USOUND/PLAYHZ/i___457_i_2/CO[3]
                         net (fo=1, routed)           0.000    96.586    UART/USOUND/PLAYHZ/i___457_i_2_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    96.857 r  UART/USOUND/PLAYHZ/i___457_i_1/CO[0]
                         net (fo=34, routed)          2.068    98.926    UART/USOUND/PLAYHZ/i___457_i_1_n_3
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.373    99.299 r  UART/USOUND/PLAYHZ/i___80__0/O
                         net (fo=1, routed)           0.000    99.299    UART/USOUND/PLAYHZ/i___80__0_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.832 r  UART/USOUND/PLAYHZ/i___467_i_1/CO[3]
                         net (fo=1, routed)           0.001    99.832    UART/USOUND/PLAYHZ/i___467_i_1_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.949 r  UART/USOUND/PLAYHZ/i___465_i_1/CO[3]
                         net (fo=1, routed)           0.000    99.949    UART/USOUND/PLAYHZ/i___465_i_1_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.066 r  UART/USOUND/PLAYHZ/i___464_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.066    UART/USOUND/PLAYHZ/i___464_i_2_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.183 r  UART/USOUND/PLAYHZ/i___464_i_1/CO[3]
                         net (fo=1, routed)           0.000   100.183    UART/USOUND/PLAYHZ/i___464_i_1_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.300 r  UART/USOUND/PLAYHZ/i___463_i_2/CO[3]
                         net (fo=1, routed)           0.000   100.300    UART/USOUND/PLAYHZ/i___463_i_2_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   100.554 r  UART/USOUND/PLAYHZ/i___463_i_1/CO[0]
                         net (fo=34, routed)          1.471   102.025    UART/USOUND/PLAYHZ/i___463_i_1_n_3
    SLICE_X47Y51         LUT2 (Prop_lut2_I0_O)        0.367   102.392 r  UART/USOUND/PLAYHZ/i___176_i_64/O
                         net (fo=1, routed)           0.000   102.392    UART/USOUND/PLAYHZ/i___176_i_64_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   102.924 r  UART/USOUND/PLAYHZ/i___176_i_40/CO[3]
                         net (fo=1, routed)           0.000   102.924    UART/USOUND/PLAYHZ/i___176_i_40_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.038 r  UART/USOUND/PLAYHZ/i___176_i_16/CO[3]
                         net (fo=1, routed)           0.000   103.038    UART/USOUND/PLAYHZ/i___176_i_16_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.152 f  UART/USOUND/PLAYHZ/i___176_i_5/CO[3]
                         net (fo=1, routed)           1.260   104.412    UART/USOUND/PLAYHZ/i___176_i_5_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I3_O)        0.124   104.536 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.168   105.704    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X41Y69         LUT4 (Prop_lut4_I0_O)        0.124   105.828 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   105.828    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X41Y69         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.044ns  (logic 13.441ns (24.419%)  route 41.603ns (75.581%))
  Logic Levels:           48  (CARRY4=19 FDRE=1 LUT1=2 LUT2=5 LUT3=6 LUT4=3 LUT5=2 LUT6=10)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=43, routed)          5.902     6.420    UART/URX/Data_Recieved[4]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152     6.572 r  UART/URX/i___0_i_4/O
                         net (fo=2, routed)           0.725     7.297    UART/URX/i___0_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.326     7.623 r  UART/URX/i___0_i_2/O
                         net (fo=25, routed)          2.406    10.029    UART/UHANDLE/byte_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.153 r  UART/UHANDLE/i___234/O
                         net (fo=99, routed)          4.455    14.607    UART/UHANDLE/request_selected_int_reg[1]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    14.731 f  UART/UHANDLE/geld[3]_i_1/O
                         net (fo=15, routed)          1.043    15.775    UART/UHANDLE/data0[3]
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.899 r  UART/UHANDLE/i___1_i_7/O
                         net (fo=1, routed)           0.000    15.899    UART/UHANDLE/i___1_i_7_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.297 r  UART/UHANDLE/i___1_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.297    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  UART/UHANDLE/i___2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.411    UART/UHANDLE/i___2_i_3_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.525 r  UART/UHANDLE/i___51_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.525    UART/UHANDLE/i___51_i_2_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.859 r  UART/UHANDLE/i___50_i_3/O[1]
                         net (fo=3, routed)           1.148    18.007    UART/UHANDLE/i___50_i_3_n_6
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.331    18.338 r  UART/UHANDLE/i___50_i_1__1/O
                         net (fo=82, routed)          3.389    21.727    UART/UHANDLE/i___50_i_1__1_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I2_O)        0.358    22.085 r  UART/UHANDLE/i___148_i_82/O
                         net (fo=3, routed)           1.563    23.648    UART/UHANDLE/i___148_i_82_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    24.254 r  UART/UHANDLE/i___161_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.254    UART/UHANDLE/i___161_i_40_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.476 r  UART/UHANDLE/i___161_i_24/O[0]
                         net (fo=3, routed)           2.292    26.767    UART/UHANDLE/i___161_i_24_n_7
    SLICE_X31Y112        LUT3 (Prop_lut3_I0_O)        0.299    27.066 r  UART/UHANDLE/i___161_i_41/O
                         net (fo=2, routed)           0.817    27.883    UART/UHANDLE/i___161_i_41_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.152    28.035 r  UART/UHANDLE/i___161_i_15/O
                         net (fo=2, routed)           1.139    29.174    UART/UHANDLE/i___161_i_15_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.332    29.506 r  UART/UHANDLE/i___161_i_19/O
                         net (fo=1, routed)           0.000    29.506    UART/UHANDLE/i___161_i_19_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.019 r  UART/UHANDLE/i___161_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.019    UART/UHANDLE/i___161_i_2_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.238 r  UART/UHANDLE/i___161_i_1/O[0]
                         net (fo=11, routed)          2.586    32.825    UART/UHANDLE/i___161_i_1_n_7
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.325    33.150 r  UART/UHANDLE/i___192_i_2/O
                         net (fo=2, routed)           1.045    34.195    UART/UHANDLE/i___192_i_2_n_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I3_O)        0.327    34.522 r  UART/UHANDLE/i___192_i_4/O
                         net (fo=1, routed)           0.000    34.522    UART/UHANDLE/i___192_i_4_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.923 r  UART/UHANDLE/i___192_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.923    UART/UHANDLE/i___192_i_1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.146 r  UART/UHANDLE/i___56_i_4/O[0]
                         net (fo=1, routed)           0.730    35.876    UART/UHANDLE/i___56_i_4_n_7
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.299    36.175 r  UART/UHANDLE/i___199_i_2/O
                         net (fo=1, routed)           0.000    36.175    UART/UHANDLE/i___199_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.576 r  UART/UHANDLE/i___199_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.576    UART/UHANDLE/i___199_i_1_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.798 r  UART/UHANDLE/i___56_i_1/O[0]
                         net (fo=1, routed)           0.463    37.261    UART/UHANDLE/i___56_i_1_n_7
    SLICE_X48Y87         LUT2 (Prop_lut2_I1_O)        0.299    37.560 r  UART/UHANDLE/i___207/O
                         net (fo=1, routed)           0.000    37.560    UART/UHANDLE/i___207_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.140 f  UART/UHANDLE/i___127_i_5/O[2]
                         net (fo=1, routed)           1.197    39.338    UART/UHANDLE/i___127_i_5_n_5
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.302    39.640 r  UART/UHANDLE/i___127_i_12/O
                         net (fo=1, routed)           0.000    39.640    UART/UHANDLE/i___127_i_12_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    39.954 r  UART/UHANDLE/i___127_i_4/CO[2]
                         net (fo=35, routed)          0.822    40.776    UART/UHANDLE/i___127_i_4_n_1
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.307    41.083 r  UART/UHANDLE/i___127_i_20/O
                         net (fo=1, routed)           1.105    42.188    UART/UHANDLE/i___127_i_20_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.326    42.514 r  UART/UHANDLE/i___127_i_7/O
                         net (fo=5, routed)           0.985    43.499    UART/UHANDLE/i___127_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    43.623 f  UART/UHANDLE/i___127_i_2/O
                         net (fo=23, routed)          0.518    44.141    UART/UHANDLE/i___127_i_2_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    44.265 r  UART/UHANDLE/i___128_i_3/O
                         net (fo=19, routed)          0.734    44.999    UART/UHANDLE/i___128_i_3_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.124    45.123 r  UART/UHANDLE/i___129_i_9/O
                         net (fo=2, routed)           0.973    46.095    UART/UHANDLE/i___129_i_9_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124    46.219 r  UART/UHANDLE/i___129_i_12/O
                         net (fo=1, routed)           0.000    46.219    UART/UHANDLE/i___129_i_12_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.617 r  UART/UHANDLE/i___129_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.617    UART/UHANDLE/i___129_i_3_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.839 r  UART/UHANDLE/i___129_i_2/O[0]
                         net (fo=2, routed)           0.667    47.506    UART/UHANDLE/i___129_i_2_n_7
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.329    47.835 r  UART/UHANDLE/i___132_i_30/O
                         net (fo=2, routed)           0.690    48.525    UART/UHANDLE/i___132_i_30_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I3_O)        0.327    48.852 r  UART/UHANDLE/i___132_i_33/O
                         net (fo=1, routed)           0.000    48.852    UART/UHANDLE/i___132_i_33_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.253 r  UART/UHANDLE/i___132_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.253    UART/UHANDLE/i___132_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.492 r  UART/UHANDLE/i___132_i_3/O[2]
                         net (fo=3, routed)           0.988    50.480    UART/UHANDLE/i___132_i_3_n_5
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.302    50.782 r  UART/UHANDLE/i___132_i_6/O
                         net (fo=1, routed)           0.475    51.258    UART/UHANDLE/i___132_i_6_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    51.614 f  UART/UHANDLE/i___132_i_1/CO[2]
                         net (fo=4, routed)           0.801    52.415    UART/UHANDLE/i___132_i_1_n_1
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.313    52.728 r  UART/UHANDLE/Number[0]_i_14/O
                         net (fo=1, routed)           1.020    53.748    UART/UHANDLE/Number[0]_i_14_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.124    53.872 f  UART/UHANDLE/Number[0]_i_12/O
                         net (fo=1, routed)           0.286    54.158    UART/UHANDLE/Number[0]_i_12_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.124    54.282 r  UART/UHANDLE/Number[0]_i_4/O
                         net (fo=1, routed)           0.638    54.920    UART/UHANDLE/Number[0]_i_4_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.124    55.044 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    55.044    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.747ns  (logic 13.317ns (24.325%)  route 41.430ns (75.675%))
  Logic Levels:           47  (CARRY4=19 FDRE=1 LUT1=2 LUT2=5 LUT3=6 LUT4=3 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=43, routed)          5.902     6.420    UART/URX/Data_Recieved[4]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152     6.572 r  UART/URX/i___0_i_4/O
                         net (fo=2, routed)           0.725     7.297    UART/URX/i___0_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.326     7.623 r  UART/URX/i___0_i_2/O
                         net (fo=25, routed)          2.406    10.029    UART/UHANDLE/byte_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.153 r  UART/UHANDLE/i___234/O
                         net (fo=99, routed)          4.455    14.607    UART/UHANDLE/request_selected_int_reg[1]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    14.731 f  UART/UHANDLE/geld[3]_i_1/O
                         net (fo=15, routed)          1.043    15.775    UART/UHANDLE/data0[3]
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.899 r  UART/UHANDLE/i___1_i_7/O
                         net (fo=1, routed)           0.000    15.899    UART/UHANDLE/i___1_i_7_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.297 r  UART/UHANDLE/i___1_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.297    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  UART/UHANDLE/i___2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.411    UART/UHANDLE/i___2_i_3_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.525 r  UART/UHANDLE/i___51_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.525    UART/UHANDLE/i___51_i_2_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.859 r  UART/UHANDLE/i___50_i_3/O[1]
                         net (fo=3, routed)           1.148    18.007    UART/UHANDLE/i___50_i_3_n_6
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.331    18.338 r  UART/UHANDLE/i___50_i_1__1/O
                         net (fo=82, routed)          3.389    21.727    UART/UHANDLE/i___50_i_1__1_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I2_O)        0.358    22.085 r  UART/UHANDLE/i___148_i_82/O
                         net (fo=3, routed)           1.563    23.648    UART/UHANDLE/i___148_i_82_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    24.254 r  UART/UHANDLE/i___161_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.254    UART/UHANDLE/i___161_i_40_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.476 r  UART/UHANDLE/i___161_i_24/O[0]
                         net (fo=3, routed)           2.292    26.767    UART/UHANDLE/i___161_i_24_n_7
    SLICE_X31Y112        LUT3 (Prop_lut3_I0_O)        0.299    27.066 r  UART/UHANDLE/i___161_i_41/O
                         net (fo=2, routed)           0.817    27.883    UART/UHANDLE/i___161_i_41_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.152    28.035 r  UART/UHANDLE/i___161_i_15/O
                         net (fo=2, routed)           1.139    29.174    UART/UHANDLE/i___161_i_15_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.332    29.506 r  UART/UHANDLE/i___161_i_19/O
                         net (fo=1, routed)           0.000    29.506    UART/UHANDLE/i___161_i_19_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.019 r  UART/UHANDLE/i___161_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.019    UART/UHANDLE/i___161_i_2_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.238 r  UART/UHANDLE/i___161_i_1/O[0]
                         net (fo=11, routed)          2.586    32.825    UART/UHANDLE/i___161_i_1_n_7
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.325    33.150 r  UART/UHANDLE/i___192_i_2/O
                         net (fo=2, routed)           1.045    34.195    UART/UHANDLE/i___192_i_2_n_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I3_O)        0.327    34.522 r  UART/UHANDLE/i___192_i_4/O
                         net (fo=1, routed)           0.000    34.522    UART/UHANDLE/i___192_i_4_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.923 r  UART/UHANDLE/i___192_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.923    UART/UHANDLE/i___192_i_1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.146 r  UART/UHANDLE/i___56_i_4/O[0]
                         net (fo=1, routed)           0.730    35.876    UART/UHANDLE/i___56_i_4_n_7
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.299    36.175 r  UART/UHANDLE/i___199_i_2/O
                         net (fo=1, routed)           0.000    36.175    UART/UHANDLE/i___199_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.576 r  UART/UHANDLE/i___199_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.576    UART/UHANDLE/i___199_i_1_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.798 r  UART/UHANDLE/i___56_i_1/O[0]
                         net (fo=1, routed)           0.463    37.261    UART/UHANDLE/i___56_i_1_n_7
    SLICE_X48Y87         LUT2 (Prop_lut2_I1_O)        0.299    37.560 r  UART/UHANDLE/i___207/O
                         net (fo=1, routed)           0.000    37.560    UART/UHANDLE/i___207_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.140 f  UART/UHANDLE/i___127_i_5/O[2]
                         net (fo=1, routed)           1.197    39.338    UART/UHANDLE/i___127_i_5_n_5
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.302    39.640 r  UART/UHANDLE/i___127_i_12/O
                         net (fo=1, routed)           0.000    39.640    UART/UHANDLE/i___127_i_12_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    39.954 r  UART/UHANDLE/i___127_i_4/CO[2]
                         net (fo=35, routed)          0.822    40.776    UART/UHANDLE/i___127_i_4_n_1
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.307    41.083 r  UART/UHANDLE/i___127_i_20/O
                         net (fo=1, routed)           1.105    42.188    UART/UHANDLE/i___127_i_20_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.326    42.514 r  UART/UHANDLE/i___127_i_7/O
                         net (fo=5, routed)           0.985    43.499    UART/UHANDLE/i___127_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    43.623 f  UART/UHANDLE/i___127_i_2/O
                         net (fo=23, routed)          0.518    44.141    UART/UHANDLE/i___127_i_2_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    44.265 r  UART/UHANDLE/i___128_i_3/O
                         net (fo=19, routed)          0.734    44.999    UART/UHANDLE/i___128_i_3_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.124    45.123 r  UART/UHANDLE/i___129_i_9/O
                         net (fo=2, routed)           0.973    46.095    UART/UHANDLE/i___129_i_9_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124    46.219 r  UART/UHANDLE/i___129_i_12/O
                         net (fo=1, routed)           0.000    46.219    UART/UHANDLE/i___129_i_12_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.617 r  UART/UHANDLE/i___129_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.617    UART/UHANDLE/i___129_i_3_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.839 r  UART/UHANDLE/i___129_i_2/O[0]
                         net (fo=2, routed)           0.667    47.506    UART/UHANDLE/i___129_i_2_n_7
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.329    47.835 r  UART/UHANDLE/i___132_i_30/O
                         net (fo=2, routed)           0.690    48.525    UART/UHANDLE/i___132_i_30_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I3_O)        0.327    48.852 r  UART/UHANDLE/i___132_i_33/O
                         net (fo=1, routed)           0.000    48.852    UART/UHANDLE/i___132_i_33_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.253 r  UART/UHANDLE/i___132_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.253    UART/UHANDLE/i___132_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.492 r  UART/UHANDLE/i___132_i_3/O[2]
                         net (fo=3, routed)           0.988    50.480    UART/UHANDLE/i___132_i_3_n_5
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.302    50.782 r  UART/UHANDLE/i___132_i_6/O
                         net (fo=1, routed)           0.475    51.258    UART/UHANDLE/i___132_i_6_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    51.614 r  UART/UHANDLE/i___132_i_1/CO[2]
                         net (fo=4, routed)           0.957    52.571    UART/UHANDLE/i___132_i_1_n_1
    SLICE_X35Y89         LUT5 (Prop_lut5_I1_O)        0.313    52.884 r  UART/UHANDLE/i___132/O
                         net (fo=1, routed)           0.809    53.693    UART/UHANDLE/i___132_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.124    53.817 f  UART/UHANDLE/i___131/O
                         net (fo=1, routed)           0.806    54.623    UART/UHANDLE/i___131_n_0
    SLICE_X35Y90         LUT6 (Prop_lut6_I2_O)        0.124    54.747 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    54.747    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X35Y90         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.442ns  (logic 13.704ns (25.172%)  route 40.738ns (74.828%))
  Logic Levels:           48  (CARRY4=19 FDRE=1 LUT1=2 LUT2=5 LUT3=6 LUT4=4 LUT5=3 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=43, routed)          5.902     6.420    UART/URX/Data_Recieved[4]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152     6.572 r  UART/URX/i___0_i_4/O
                         net (fo=2, routed)           0.725     7.297    UART/URX/i___0_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.326     7.623 r  UART/URX/i___0_i_2/O
                         net (fo=25, routed)          2.406    10.029    UART/UHANDLE/byte_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.153 r  UART/UHANDLE/i___234/O
                         net (fo=99, routed)          4.455    14.607    UART/UHANDLE/request_selected_int_reg[1]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    14.731 f  UART/UHANDLE/geld[3]_i_1/O
                         net (fo=15, routed)          1.043    15.775    UART/UHANDLE/data0[3]
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.899 r  UART/UHANDLE/i___1_i_7/O
                         net (fo=1, routed)           0.000    15.899    UART/UHANDLE/i___1_i_7_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.297 r  UART/UHANDLE/i___1_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.297    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  UART/UHANDLE/i___2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.411    UART/UHANDLE/i___2_i_3_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.525 r  UART/UHANDLE/i___51_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.525    UART/UHANDLE/i___51_i_2_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.859 r  UART/UHANDLE/i___50_i_3/O[1]
                         net (fo=3, routed)           1.148    18.007    UART/UHANDLE/i___50_i_3_n_6
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.331    18.338 r  UART/UHANDLE/i___50_i_1__1/O
                         net (fo=82, routed)          3.389    21.727    UART/UHANDLE/i___50_i_1__1_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I2_O)        0.358    22.085 r  UART/UHANDLE/i___148_i_82/O
                         net (fo=3, routed)           1.563    23.648    UART/UHANDLE/i___148_i_82_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    24.254 r  UART/UHANDLE/i___161_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.254    UART/UHANDLE/i___161_i_40_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.476 r  UART/UHANDLE/i___161_i_24/O[0]
                         net (fo=3, routed)           2.292    26.767    UART/UHANDLE/i___161_i_24_n_7
    SLICE_X31Y112        LUT3 (Prop_lut3_I0_O)        0.299    27.066 r  UART/UHANDLE/i___161_i_41/O
                         net (fo=2, routed)           0.817    27.883    UART/UHANDLE/i___161_i_41_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.152    28.035 r  UART/UHANDLE/i___161_i_15/O
                         net (fo=2, routed)           1.139    29.174    UART/UHANDLE/i___161_i_15_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.332    29.506 r  UART/UHANDLE/i___161_i_19/O
                         net (fo=1, routed)           0.000    29.506    UART/UHANDLE/i___161_i_19_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.019 r  UART/UHANDLE/i___161_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.019    UART/UHANDLE/i___161_i_2_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.238 r  UART/UHANDLE/i___161_i_1/O[0]
                         net (fo=11, routed)          2.586    32.825    UART/UHANDLE/i___161_i_1_n_7
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.325    33.150 r  UART/UHANDLE/i___192_i_2/O
                         net (fo=2, routed)           1.045    34.195    UART/UHANDLE/i___192_i_2_n_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I3_O)        0.327    34.522 r  UART/UHANDLE/i___192_i_4/O
                         net (fo=1, routed)           0.000    34.522    UART/UHANDLE/i___192_i_4_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.923 r  UART/UHANDLE/i___192_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.923    UART/UHANDLE/i___192_i_1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.146 r  UART/UHANDLE/i___56_i_4/O[0]
                         net (fo=1, routed)           0.730    35.876    UART/UHANDLE/i___56_i_4_n_7
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.299    36.175 r  UART/UHANDLE/i___199_i_2/O
                         net (fo=1, routed)           0.000    36.175    UART/UHANDLE/i___199_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.576 r  UART/UHANDLE/i___199_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.576    UART/UHANDLE/i___199_i_1_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.798 r  UART/UHANDLE/i___56_i_1/O[0]
                         net (fo=1, routed)           0.463    37.261    UART/UHANDLE/i___56_i_1_n_7
    SLICE_X48Y87         LUT2 (Prop_lut2_I1_O)        0.299    37.560 r  UART/UHANDLE/i___207/O
                         net (fo=1, routed)           0.000    37.560    UART/UHANDLE/i___207_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.140 f  UART/UHANDLE/i___127_i_5/O[2]
                         net (fo=1, routed)           1.197    39.338    UART/UHANDLE/i___127_i_5_n_5
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.302    39.640 r  UART/UHANDLE/i___127_i_12/O
                         net (fo=1, routed)           0.000    39.640    UART/UHANDLE/i___127_i_12_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    39.954 r  UART/UHANDLE/i___127_i_4/CO[2]
                         net (fo=35, routed)          0.822    40.776    UART/UHANDLE/i___127_i_4_n_1
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.307    41.083 r  UART/UHANDLE/i___127_i_20/O
                         net (fo=1, routed)           1.105    42.188    UART/UHANDLE/i___127_i_20_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.326    42.514 r  UART/UHANDLE/i___127_i_7/O
                         net (fo=5, routed)           0.985    43.499    UART/UHANDLE/i___127_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    43.623 f  UART/UHANDLE/i___127_i_2/O
                         net (fo=23, routed)          0.518    44.141    UART/UHANDLE/i___127_i_2_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    44.265 r  UART/UHANDLE/i___128_i_3/O
                         net (fo=19, routed)          0.734    44.999    UART/UHANDLE/i___128_i_3_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.124    45.123 r  UART/UHANDLE/i___129_i_9/O
                         net (fo=2, routed)           0.973    46.095    UART/UHANDLE/i___129_i_9_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124    46.219 r  UART/UHANDLE/i___129_i_12/O
                         net (fo=1, routed)           0.000    46.219    UART/UHANDLE/i___129_i_12_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.617 r  UART/UHANDLE/i___129_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.617    UART/UHANDLE/i___129_i_3_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.839 r  UART/UHANDLE/i___129_i_2/O[0]
                         net (fo=2, routed)           0.667    47.506    UART/UHANDLE/i___129_i_2_n_7
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.329    47.835 r  UART/UHANDLE/i___132_i_30/O
                         net (fo=2, routed)           0.690    48.525    UART/UHANDLE/i___132_i_30_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I3_O)        0.327    48.852 r  UART/UHANDLE/i___132_i_33/O
                         net (fo=1, routed)           0.000    48.852    UART/UHANDLE/i___132_i_33_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.253 r  UART/UHANDLE/i___132_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.253    UART/UHANDLE/i___132_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.492 r  UART/UHANDLE/i___132_i_3/O[2]
                         net (fo=3, routed)           0.988    50.480    UART/UHANDLE/i___132_i_3_n_5
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.302    50.782 r  UART/UHANDLE/i___132_i_6/O
                         net (fo=1, routed)           0.475    51.258    UART/UHANDLE/i___132_i_6_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    51.614 f  UART/UHANDLE/i___132_i_1/CO[2]
                         net (fo=4, routed)           0.673    52.287    UART/UHANDLE/i___132_i_1_n_1
    SLICE_X35Y89         LUT6 (Prop_lut6_I5_O)        0.313    52.600 r  UART/UHANDLE/i___128_i_1/O
                         net (fo=1, routed)           0.582    53.181    UART/UHANDLE/i___128_i_1_n_0
    SLICE_X32Y89         LUT4 (Prop_lut4_I1_O)        0.124    53.306 r  UART/UHANDLE/i___128/O
                         net (fo=1, routed)           0.000    53.306    UART/UHANDLE/i___128_n_0
    SLICE_X32Y89         MUXF7 (Prop_muxf7_I0_O)      0.212    53.518 r  UART/UHANDLE/Number_reg[3]_i_11/O
                         net (fo=1, routed)           0.626    54.143    UART/UHANDLE/Number_reg[3]_i_11_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I3_O)        0.299    54.442 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    54.442    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X33Y89         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.118ns  (logic 13.545ns (25.028%)  route 40.573ns (74.972%))
  Logic Levels:           47  (CARRY4=19 FDRE=1 LUT1=2 LUT2=5 LUT3=6 LUT4=3 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=43, routed)          5.902     6.420    UART/URX/Data_Recieved[4]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152     6.572 r  UART/URX/i___0_i_4/O
                         net (fo=2, routed)           0.725     7.297    UART/URX/i___0_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.326     7.623 r  UART/URX/i___0_i_2/O
                         net (fo=25, routed)          2.406    10.029    UART/UHANDLE/byte_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.153 r  UART/UHANDLE/i___234/O
                         net (fo=99, routed)          4.455    14.607    UART/UHANDLE/request_selected_int_reg[1]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    14.731 f  UART/UHANDLE/geld[3]_i_1/O
                         net (fo=15, routed)          1.043    15.775    UART/UHANDLE/data0[3]
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.899 r  UART/UHANDLE/i___1_i_7/O
                         net (fo=1, routed)           0.000    15.899    UART/UHANDLE/i___1_i_7_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.297 r  UART/UHANDLE/i___1_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.297    UART/UHANDLE/i___1_i_5_n_0
    SLICE_X59Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.411 r  UART/UHANDLE/i___2_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.411    UART/UHANDLE/i___2_i_3_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.525 r  UART/UHANDLE/i___51_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.525    UART/UHANDLE/i___51_i_2_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.859 r  UART/UHANDLE/i___50_i_3/O[1]
                         net (fo=3, routed)           1.148    18.007    UART/UHANDLE/i___50_i_3_n_6
    SLICE_X61Y81         LUT3 (Prop_lut3_I1_O)        0.331    18.338 r  UART/UHANDLE/i___50_i_1__1/O
                         net (fo=82, routed)          3.389    21.727    UART/UHANDLE/i___50_i_1__1_n_0
    SLICE_X59Y93         LUT3 (Prop_lut3_I2_O)        0.358    22.085 r  UART/UHANDLE/i___148_i_82/O
                         net (fo=3, routed)           1.563    23.648    UART/UHANDLE/i___148_i_82_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    24.254 r  UART/UHANDLE/i___161_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.254    UART/UHANDLE/i___161_i_40_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.476 r  UART/UHANDLE/i___161_i_24/O[0]
                         net (fo=3, routed)           2.292    26.767    UART/UHANDLE/i___161_i_24_n_7
    SLICE_X31Y112        LUT3 (Prop_lut3_I0_O)        0.299    27.066 r  UART/UHANDLE/i___161_i_41/O
                         net (fo=2, routed)           0.817    27.883    UART/UHANDLE/i___161_i_41_n_0
    SLICE_X31Y111        LUT5 (Prop_lut5_I4_O)        0.152    28.035 r  UART/UHANDLE/i___161_i_15/O
                         net (fo=2, routed)           1.139    29.174    UART/UHANDLE/i___161_i_15_n_0
    SLICE_X30Y112        LUT6 (Prop_lut6_I0_O)        0.332    29.506 r  UART/UHANDLE/i___161_i_19/O
                         net (fo=1, routed)           0.000    29.506    UART/UHANDLE/i___161_i_19_n_0
    SLICE_X30Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    30.019 r  UART/UHANDLE/i___161_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.019    UART/UHANDLE/i___161_i_2_n_0
    SLICE_X30Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.238 r  UART/UHANDLE/i___161_i_1/O[0]
                         net (fo=11, routed)          2.586    32.825    UART/UHANDLE/i___161_i_1_n_7
    SLICE_X53Y87         LUT3 (Prop_lut3_I0_O)        0.325    33.150 r  UART/UHANDLE/i___192_i_2/O
                         net (fo=2, routed)           1.045    34.195    UART/UHANDLE/i___192_i_2_n_0
    SLICE_X53Y87         LUT4 (Prop_lut4_I3_O)        0.327    34.522 r  UART/UHANDLE/i___192_i_4/O
                         net (fo=1, routed)           0.000    34.522    UART/UHANDLE/i___192_i_4_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.923 r  UART/UHANDLE/i___192_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.923    UART/UHANDLE/i___192_i_1_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.146 r  UART/UHANDLE/i___56_i_4/O[0]
                         net (fo=1, routed)           0.730    35.876    UART/UHANDLE/i___56_i_4_n_7
    SLICE_X53Y85         LUT2 (Prop_lut2_I1_O)        0.299    36.175 r  UART/UHANDLE/i___199_i_2/O
                         net (fo=1, routed)           0.000    36.175    UART/UHANDLE/i___199_i_2_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.576 r  UART/UHANDLE/i___199_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.576    UART/UHANDLE/i___199_i_1_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.798 r  UART/UHANDLE/i___56_i_1/O[0]
                         net (fo=1, routed)           0.463    37.261    UART/UHANDLE/i___56_i_1_n_7
    SLICE_X48Y87         LUT2 (Prop_lut2_I1_O)        0.299    37.560 r  UART/UHANDLE/i___207/O
                         net (fo=1, routed)           0.000    37.560    UART/UHANDLE/i___207_n_0
    SLICE_X48Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    38.140 f  UART/UHANDLE/i___127_i_5/O[2]
                         net (fo=1, routed)           1.197    39.338    UART/UHANDLE/i___127_i_5_n_5
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.302    39.640 r  UART/UHANDLE/i___127_i_12/O
                         net (fo=1, routed)           0.000    39.640    UART/UHANDLE/i___127_i_12_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    39.954 r  UART/UHANDLE/i___127_i_4/CO[2]
                         net (fo=35, routed)          0.822    40.776    UART/UHANDLE/i___127_i_4_n_1
    SLICE_X44Y85         LUT3 (Prop_lut3_I1_O)        0.307    41.083 r  UART/UHANDLE/i___127_i_20/O
                         net (fo=1, routed)           1.105    42.188    UART/UHANDLE/i___127_i_20_n_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I2_O)        0.326    42.514 r  UART/UHANDLE/i___127_i_7/O
                         net (fo=5, routed)           0.985    43.499    UART/UHANDLE/i___127_i_7_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    43.623 f  UART/UHANDLE/i___127_i_2/O
                         net (fo=23, routed)          0.518    44.141    UART/UHANDLE/i___127_i_2_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    44.265 r  UART/UHANDLE/i___128_i_3/O
                         net (fo=19, routed)          0.734    44.999    UART/UHANDLE/i___128_i_3_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.124    45.123 r  UART/UHANDLE/i___129_i_9/O
                         net (fo=2, routed)           0.973    46.095    UART/UHANDLE/i___129_i_9_n_0
    SLICE_X37Y87         LUT3 (Prop_lut3_I0_O)        0.124    46.219 r  UART/UHANDLE/i___129_i_12/O
                         net (fo=1, routed)           0.000    46.219    UART/UHANDLE/i___129_i_12_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    46.617 r  UART/UHANDLE/i___129_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.617    UART/UHANDLE/i___129_i_3_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.839 r  UART/UHANDLE/i___129_i_2/O[0]
                         net (fo=2, routed)           0.667    47.506    UART/UHANDLE/i___129_i_2_n_7
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.329    47.835 r  UART/UHANDLE/i___132_i_30/O
                         net (fo=2, routed)           0.690    48.525    UART/UHANDLE/i___132_i_30_n_0
    SLICE_X36Y88         LUT4 (Prop_lut4_I3_O)        0.327    48.852 r  UART/UHANDLE/i___132_i_33/O
                         net (fo=1, routed)           0.000    48.852    UART/UHANDLE/i___132_i_33_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.253 r  UART/UHANDLE/i___132_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.253    UART/UHANDLE/i___132_i_13_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    49.492 r  UART/UHANDLE/i___132_i_3/O[2]
                         net (fo=3, routed)           0.988    50.480    UART/UHANDLE/i___132_i_3_n_5
    SLICE_X41Y87         LUT2 (Prop_lut2_I0_O)        0.302    50.782 r  UART/UHANDLE/i___132_i_6/O
                         net (fo=1, routed)           0.475    51.258    UART/UHANDLE/i___132_i_6_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    51.614 f  UART/UHANDLE/i___132_i_1/CO[2]
                         net (fo=4, routed)           0.957    52.571    UART/UHANDLE/i___132_i_1_n_1
    SLICE_X35Y89         LUT5 (Prop_lut5_I0_O)        0.339    52.910 r  UART/UHANDLE/Number[2]_i_11/O
                         net (fo=1, routed)           0.594    53.504    UART/UHANDLE/Number[2]_i_11_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I3_O)        0.326    53.830 f  UART/UHANDLE/Number[2]_i_3/O
                         net (fo=1, routed)           0.165    53.994    UART/UHANDLE/Number[2]_i_3_n_0
    SLICE_X34Y90         LUT5 (Prop_lut5_I2_O)        0.124    54.118 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    54.118    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X34Y90         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.835ns  (logic 12.933ns (32.467%)  route 26.902ns (67.534%))
  Logic Levels:           42  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.443     1.899    UART/UHANDLE/bcd_to_display[0]
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.023 r  UART/UHANDLE/i___365__0_i_3/O
                         net (fo=4, routed)           1.181     3.205    UART/UHANDLE/i___365__0_i_3_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.800 r  UART/UHANDLE/i___365__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    UART/UHANDLE/i___365__0_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.123 r  UART/UHANDLE/i___408__0_i_2/O[1]
                         net (fo=26, routed)          3.198     7.321    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X54Y109        LUT3 (Prop_lut3_I0_O)        0.306     7.627 r  UART/UHANDLE/i___354_i_3/O
                         net (fo=69, routed)          2.648    10.275    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.399 r  UART/UHANDLE/i___359/O
                         net (fo=4, routed)           1.521    11.921    UART/UHANDLE/i___359_n_0
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  UART/UHANDLE/i___503__0__157/O
                         net (fo=1, routed)           0.000    12.045    UART/UHANDLE/i___503__0__157_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.577 r  UART/UHANDLE/i___508_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.577    UART/UHANDLE/i___508_i_23_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.911 r  UART/UHANDLE/i___508_i_14/O[1]
                         net (fo=3, routed)           1.242    14.153    UART/UHANDLE/i___508_i_14_n_6
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.303    14.456 r  UART/UHANDLE/i___513_i_47/O
                         net (fo=2, routed)           0.818    15.274    UART/UHANDLE/i___513_i_47_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I1_O)        0.152    15.426 r  UART/UHANDLE/i___513_i_26/O
                         net (fo=2, routed)           0.755    16.181    UART/UHANDLE/i___513_i_26_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    16.909 r  UART/UHANDLE/i___513_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.909    UART/UHANDLE/i___513_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.023 r  UART/UHANDLE/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.023    UART/UHANDLE/i___513_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.262 r  UART/UHANDLE/i___513_i_1/O[2]
                         net (fo=4, routed)           1.222    18.483    UART/UHANDLE/i___513_i_1_n_5
    SLICE_X40Y109        LUT3 (Prop_lut3_I2_O)        0.332    18.815 r  UART/UHANDLE/i___412__0_i_2/O
                         net (fo=2, routed)           0.690    19.505    UART/UHANDLE/i___412__0_i_2_n_0
    SLICE_X40Y109        LUT4 (Prop_lut4_I3_O)        0.327    19.832 r  UART/UHANDLE/i___412__0_i_4/O
                         net (fo=1, routed)           0.000    19.832    UART/UHANDLE/i___412__0_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.233 r  UART/UHANDLE/i___412__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.233    UART/UHANDLE/i___412__0_i_1_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.456 r  UART/UHANDLE/i___452__0_i_9/O[0]
                         net (fo=1, routed)           0.816    21.272    UART/UHANDLE/i___452__0_i_9_n_7
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299    21.571 r  UART/UHANDLE/i___438__0_i_7/O
                         net (fo=1, routed)           0.000    21.571    UART/UHANDLE/i___438__0_i_7_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.972 r  UART/UHANDLE/i___438__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.972    UART/UHANDLE/i___438__0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.194 r  UART/UHANDLE/i___452__0_i_1/O[0]
                         net (fo=1, routed)           1.094    23.287    UART/UHANDLE/i___452__0_i_1_n_7
    SLICE_X48Y110        LUT4 (Prop_lut4_I3_O)        0.299    23.586 r  UART/UHANDLE/i___445__0/O
                         net (fo=1, routed)           0.000    23.586    UART/UHANDLE/i___445__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.166 f  UART/UHANDLE/i___503__0__148_i_1/O[2]
                         net (fo=1, routed)           0.587    24.754    UART/UHANDLE/i___503__0__148_i_1_n_5
    SLICE_X51Y112        LUT1 (Prop_lut1_I0_O)        0.302    25.056 r  UART/UHANDLE/i___503__0__137_i_16/O
                         net (fo=1, routed)           0.000    25.056    UART/UHANDLE/i___503__0__137_i_16_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.370 r  UART/UHANDLE/i___503__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.015    26.385    UART/UHANDLE/i___503__0__137_i_4_n_1
    SLICE_X53Y112        LUT3 (Prop_lut3_I1_O)        0.307    26.692 f  UART/UHANDLE/i___503__0__137_i_33/O
                         net (fo=1, routed)           0.877    27.569    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.326    27.895 f  UART/UHANDLE/i___503__0__137_i_14/O
                         net (fo=1, routed)           0.789    28.683    UART/UHANDLE/i___503__0__137_i_14_n_0
    SLICE_X53Y111        LUT6 (Prop_lut6_I5_O)        0.124    28.807 r  UART/UHANDLE/i___503__0__137_i_2/O
                         net (fo=14, routed)          1.167    29.974    UART/UHANDLE/i___503__0__137_i_2_n_0
    SLICE_X51Y113        LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  UART/UHANDLE/i___503__0__243/O
                         net (fo=19, routed)          1.108    31.206    UART/UHANDLE/i___503__0__243_n_0
    SLICE_X49Y113        LUT4 (Prop_lut4_I2_O)        0.124    31.330 r  UART/UHANDLE/i___341_i_14/O
                         net (fo=1, routed)           0.000    31.330    UART/UHANDLE/i___341_i_14_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.880 r  UART/UHANDLE/i___341_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.880    UART/UHANDLE/i___341_i_3_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.102 r  UART/UHANDLE/i___341_i_2/O[0]
                         net (fo=2, routed)           0.667    32.769    UART/UHANDLE/i___341_i_2_n_7
    SLICE_X48Y114        LUT2 (Prop_lut2_I0_O)        0.329    33.098 r  UART/UHANDLE/i___339_i_26/O
                         net (fo=2, routed)           0.690    33.787    UART/UHANDLE/i___339_i_26_n_0
    SLICE_X48Y114        LUT4 (Prop_lut4_I3_O)        0.327    34.114 r  UART/UHANDLE/i___339_i_29/O
                         net (fo=1, routed)           0.000    34.114    UART/UHANDLE/i___339_i_29_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.515 r  UART/UHANDLE/i___339_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.515    UART/UHANDLE/i___339_i_10_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.737 r  UART/UHANDLE/i___339_i_2/O[0]
                         net (fo=3, routed)           0.953    35.690    UART/UHANDLE/i___339_i_2_n_7
    SLICE_X48Y112        LUT4 (Prop_lut4_I3_O)        0.299    35.989 r  UART/UHANDLE/i___339_i_22/O
                         net (fo=1, routed)           0.000    35.989    UART/UHANDLE/i___339_i_22_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.390 r  UART/UHANDLE/i___339_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.390    UART/UHANDLE/i___339_i_3_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.618 f  UART/UHANDLE/i___339_i_1/CO[2]
                         net (fo=4, routed)           1.125    37.743    UART/UHANDLE/i___339_i_1_n_1
    SLICE_X49Y114        LUT5 (Prop_lut5_I2_O)        0.339    38.082 r  UART/UHANDLE/i___344__0__1/O
                         net (fo=1, routed)           0.673    38.755    UART/UHANDLE/i___344__0__1_n_0
    SLICE_X50Y114        LUT5 (Prop_lut5_I2_O)        0.332    39.087 r  UART/UHANDLE/i___340/O
                         net (fo=1, routed)           0.624    39.711    UART/UHANDLE/bcd_to_display[15]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.124    39.835 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    39.835    UART/UDISPLAY/D[3]
    SLICE_X56Y112        FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.031ns  (logic 12.805ns (32.807%)  route 26.226ns (67.193%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=6 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.443     1.899    UART/UHANDLE/bcd_to_display[0]
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.023 r  UART/UHANDLE/i___365__0_i_3/O
                         net (fo=4, routed)           1.181     3.205    UART/UHANDLE/i___365__0_i_3_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.800 r  UART/UHANDLE/i___365__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    UART/UHANDLE/i___365__0_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.123 r  UART/UHANDLE/i___408__0_i_2/O[1]
                         net (fo=26, routed)          3.198     7.321    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X54Y109        LUT3 (Prop_lut3_I0_O)        0.306     7.627 r  UART/UHANDLE/i___354_i_3/O
                         net (fo=69, routed)          2.648    10.275    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.399 r  UART/UHANDLE/i___359/O
                         net (fo=4, routed)           1.521    11.921    UART/UHANDLE/i___359_n_0
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  UART/UHANDLE/i___503__0__157/O
                         net (fo=1, routed)           0.000    12.045    UART/UHANDLE/i___503__0__157_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.577 r  UART/UHANDLE/i___508_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.577    UART/UHANDLE/i___508_i_23_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.911 r  UART/UHANDLE/i___508_i_14/O[1]
                         net (fo=3, routed)           1.242    14.153    UART/UHANDLE/i___508_i_14_n_6
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.303    14.456 r  UART/UHANDLE/i___513_i_47/O
                         net (fo=2, routed)           0.818    15.274    UART/UHANDLE/i___513_i_47_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I1_O)        0.152    15.426 r  UART/UHANDLE/i___513_i_26/O
                         net (fo=2, routed)           0.755    16.181    UART/UHANDLE/i___513_i_26_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    16.909 r  UART/UHANDLE/i___513_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.909    UART/UHANDLE/i___513_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.023 r  UART/UHANDLE/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.023    UART/UHANDLE/i___513_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.262 r  UART/UHANDLE/i___513_i_1/O[2]
                         net (fo=4, routed)           1.222    18.483    UART/UHANDLE/i___513_i_1_n_5
    SLICE_X40Y109        LUT3 (Prop_lut3_I2_O)        0.332    18.815 r  UART/UHANDLE/i___412__0_i_2/O
                         net (fo=2, routed)           0.690    19.505    UART/UHANDLE/i___412__0_i_2_n_0
    SLICE_X40Y109        LUT4 (Prop_lut4_I3_O)        0.327    19.832 r  UART/UHANDLE/i___412__0_i_4/O
                         net (fo=1, routed)           0.000    19.832    UART/UHANDLE/i___412__0_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.233 r  UART/UHANDLE/i___412__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.233    UART/UHANDLE/i___412__0_i_1_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.456 r  UART/UHANDLE/i___452__0_i_9/O[0]
                         net (fo=1, routed)           0.816    21.272    UART/UHANDLE/i___452__0_i_9_n_7
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299    21.571 r  UART/UHANDLE/i___438__0_i_7/O
                         net (fo=1, routed)           0.000    21.571    UART/UHANDLE/i___438__0_i_7_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.972 r  UART/UHANDLE/i___438__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.972    UART/UHANDLE/i___438__0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.194 r  UART/UHANDLE/i___452__0_i_1/O[0]
                         net (fo=1, routed)           1.094    23.287    UART/UHANDLE/i___452__0_i_1_n_7
    SLICE_X48Y110        LUT4 (Prop_lut4_I3_O)        0.299    23.586 r  UART/UHANDLE/i___445__0/O
                         net (fo=1, routed)           0.000    23.586    UART/UHANDLE/i___445__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.166 f  UART/UHANDLE/i___503__0__148_i_1/O[2]
                         net (fo=1, routed)           0.587    24.754    UART/UHANDLE/i___503__0__148_i_1_n_5
    SLICE_X51Y112        LUT1 (Prop_lut1_I0_O)        0.302    25.056 r  UART/UHANDLE/i___503__0__137_i_16/O
                         net (fo=1, routed)           0.000    25.056    UART/UHANDLE/i___503__0__137_i_16_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.370 r  UART/UHANDLE/i___503__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.015    26.385    UART/UHANDLE/i___503__0__137_i_4_n_1
    SLICE_X53Y112        LUT3 (Prop_lut3_I1_O)        0.307    26.692 f  UART/UHANDLE/i___503__0__137_i_33/O
                         net (fo=1, routed)           0.877    27.569    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.326    27.895 f  UART/UHANDLE/i___503__0__137_i_14/O
                         net (fo=1, routed)           0.789    28.683    UART/UHANDLE/i___503__0__137_i_14_n_0
    SLICE_X53Y111        LUT6 (Prop_lut6_I5_O)        0.124    28.807 r  UART/UHANDLE/i___503__0__137_i_2/O
                         net (fo=14, routed)          1.167    29.974    UART/UHANDLE/i___503__0__137_i_2_n_0
    SLICE_X51Y113        LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  UART/UHANDLE/i___503__0__243/O
                         net (fo=19, routed)          1.108    31.206    UART/UHANDLE/i___503__0__243_n_0
    SLICE_X49Y113        LUT4 (Prop_lut4_I2_O)        0.124    31.330 r  UART/UHANDLE/i___341_i_14/O
                         net (fo=1, routed)           0.000    31.330    UART/UHANDLE/i___341_i_14_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.880 r  UART/UHANDLE/i___341_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.880    UART/UHANDLE/i___341_i_3_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.102 r  UART/UHANDLE/i___341_i_2/O[0]
                         net (fo=2, routed)           0.667    32.769    UART/UHANDLE/i___341_i_2_n_7
    SLICE_X48Y114        LUT2 (Prop_lut2_I0_O)        0.329    33.098 r  UART/UHANDLE/i___339_i_26/O
                         net (fo=2, routed)           0.690    33.787    UART/UHANDLE/i___339_i_26_n_0
    SLICE_X48Y114        LUT4 (Prop_lut4_I3_O)        0.327    34.114 r  UART/UHANDLE/i___339_i_29/O
                         net (fo=1, routed)           0.000    34.114    UART/UHANDLE/i___339_i_29_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.515 r  UART/UHANDLE/i___339_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.515    UART/UHANDLE/i___339_i_10_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.737 r  UART/UHANDLE/i___339_i_2/O[0]
                         net (fo=3, routed)           0.953    35.690    UART/UHANDLE/i___339_i_2_n_7
    SLICE_X48Y112        LUT4 (Prop_lut4_I3_O)        0.299    35.989 r  UART/UHANDLE/i___339_i_22/O
                         net (fo=1, routed)           0.000    35.989    UART/UHANDLE/i___339_i_22_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.390 r  UART/UHANDLE/i___339_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.390    UART/UHANDLE/i___339_i_3_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.618 r  UART/UHANDLE/i___339_i_1/CO[2]
                         net (fo=4, routed)           0.627    37.246    UART/UHANDLE/i___339_i_1_n_1
    SLICE_X50Y113        LUT4 (Prop_lut4_I2_O)        0.339    37.585 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           1.119    38.703    UART/UHANDLE/bcd_to_display[12]
    SLICE_X56Y112        LUT6 (Prop_lut6_I1_O)        0.328    39.031 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    39.031    UART/UDISPLAY/D[0]
    SLICE_X56Y112        FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.776ns  (logic 7.943ns (20.484%)  route 30.833ns (79.516%))
  Logic Levels:           34  (CARRY4=15 FDRE=1 LUT1=1 LUT2=4 LUT3=3 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y79         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[4]/C
    SLICE_X10Y79         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  UART/URX/r_RX_Byte_reg[4]/Q
                         net (fo=43, routed)          5.902     6.420    UART/URX/Data_Recieved[4]
    SLICE_X65Y91         LUT2 (Prop_lut2_I0_O)        0.152     6.572 r  UART/URX/i___0_i_4/O
                         net (fo=2, routed)           0.725     7.297    UART/URX/i___0_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I1_O)        0.326     7.623 r  UART/URX/i___0_i_2/O
                         net (fo=25, routed)          2.406    10.029    UART/UHANDLE/byte_reg[0]_0
    SLICE_X37Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.153 r  UART/UHANDLE/i___234/O
                         net (fo=99, routed)          4.455    14.607    UART/UHANDLE/request_selected_int_reg[1]
    SLICE_X59Y79         LUT5 (Prop_lut5_I3_O)        0.124    14.731 f  UART/UHANDLE/geld[3]_i_1/O
                         net (fo=15, routed)          1.043    15.775    UART/UHANDLE/data0[3]
    SLICE_X59Y80         LUT1 (Prop_lut1_I0_O)        0.124    15.899 r  UART/UHANDLE/i___1_i_7/O
                         net (fo=1, routed)           0.000    15.899    UART/UHANDLE/i___1_i_7_n_0
    SLICE_X59Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.147 f  UART/UHANDLE/i___1_i_5/O[2]
                         net (fo=12, routed)          2.233    18.380    UART/UHANDLE/i___1_i_5_n_5
    SLICE_X48Y84         LUT3 (Prop_lut3_I1_O)        0.302    18.682 r  UART/UHANDLE/i___1_i_2/O
                         net (fo=93, routed)          4.177    22.859    UART/UHANDLE/i___115_i_7_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.124    22.983 r  UART/UHANDLE/i___141_rep/O
                         net (fo=1, routed)           0.000    22.983    UART/UHANDLE/i___141_rep_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.384 r  UART/UHANDLE/i___117_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.384    UART/UHANDLE/i___117_i_2_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.498 r  UART/UHANDLE/i___117_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.498    UART/UHANDLE/i___117_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.612 r  UART/UHANDLE/i___116_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.612    UART/UHANDLE/i___116_i_15_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  UART/UHANDLE/i___116_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.726    UART/UHANDLE/i___116_i_6_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  UART/UHANDLE/i___116_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.840    UART/UHANDLE/i___116_i_2_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  UART/UHANDLE/i___121_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.954    UART/UHANDLE/i___121_i_2_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.193 r  UART/UHANDLE/i___121_i_1/O[2]
                         net (fo=3, routed)           0.590    24.783    UART/UHANDLE/i___121_i_1_n_5
    SLICE_X63Y97         LUT3 (Prop_lut3_I2_O)        0.331    25.114 r  UART/UHANDLE/i___139_i_55/O
                         net (fo=2, routed)           0.612    25.726    UART/UHANDLE/i___139_i_55_n_0
    SLICE_X63Y97         LUT4 (Prop_lut4_I3_O)        0.327    26.053 r  UART/UHANDLE/i___139_i_58/O
                         net (fo=1, routed)           0.000    26.053    UART/UHANDLE/i___139_i_58_n_0
    SLICE_X63Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.454 r  UART/UHANDLE/i___139_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.454    UART/UHANDLE/i___139_i_20_n_0
    SLICE_X63Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    26.677 r  UART/UHANDLE/i___139_i_32/O[0]
                         net (fo=4, routed)           0.830    27.507    UART/UHANDLE/i___139_i_32_n_7
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.299    27.806 r  UART/UHANDLE/i___139_i_24/O
                         net (fo=1, routed)           0.670    28.476    UART/UHANDLE/i___139_i_24_n_0
    SLICE_X61Y98         LUT5 (Prop_lut5_I4_O)        0.124    28.600 r  UART/UHANDLE/i___139_i_3/O
                         net (fo=2, routed)           0.808    29.408    UART/UHANDLE/i___139_i_3_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I0_O)        0.124    29.532 r  UART/UHANDLE/i___139_i_7/O
                         net (fo=1, routed)           0.000    29.532    UART/UHANDLE/i___139_i_7_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.933 r  UART/UHANDLE/i___139_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.933    UART/UHANDLE/i___139_i_1_n_0
    SLICE_X63Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.267 r  UART/UHANDLE/i___149_i_2/O[1]
                         net (fo=2, routed)           0.974    31.241    UART/UHANDLE/i___149_i_2_n_6
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.303    31.544 r  UART/UHANDLE/i___149_i_4/O
                         net (fo=1, routed)           0.000    31.544    UART/UHANDLE/i___149_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    31.771 r  UART/UHANDLE/i___149_i_1/O[1]
                         net (fo=1, routed)           1.222    32.993    UART/UHANDLE/i___149_i_1_n_6
    SLICE_X51Y92         LUT2 (Prop_lut2_I1_O)        0.303    33.296 r  UART/UHANDLE/i___231/O
                         net (fo=1, routed)           0.000    33.296    UART/UHANDLE/i___231_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.697 r  UART/UHANDLE/i___237_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.697    UART/UHANDLE/i___237_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.919 f  UART/UHANDLE/Number_reg[3]_i_26/O[0]
                         net (fo=4, routed)           1.409    35.328    UART/UHANDLE/Number_reg[3]_i_26_n_7
    SLICE_X42Y91         LUT6 (Prop_lut6_I4_O)        0.299    35.627 r  UART/UHANDLE/Number[3]_i_22/O
                         net (fo=1, routed)           0.950    36.577    UART/UHANDLE/Number[3]_i_22_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    36.701 f  UART/UHANDLE/Number[3]_i_15/O
                         net (fo=1, routed)           0.433    37.134    UART/UHANDLE/Number[3]_i_15_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124    37.258 f  UART/UHANDLE/Number[3]_i_8/O
                         net (fo=1, routed)           0.403    37.661    UART/UHANDLE/Number[3]_i_8_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I4_O)        0.124    37.785 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           0.991    38.776    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X33Y89         FDRE                                         r  UART/UHANDLE/Number_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.709ns  (logic 12.575ns (32.486%)  route 26.134ns (67.514%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.443     1.899    UART/UHANDLE/bcd_to_display[0]
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.023 r  UART/UHANDLE/i___365__0_i_3/O
                         net (fo=4, routed)           1.181     3.205    UART/UHANDLE/i___365__0_i_3_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.800 r  UART/UHANDLE/i___365__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    UART/UHANDLE/i___365__0_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.123 r  UART/UHANDLE/i___408__0_i_2/O[1]
                         net (fo=26, routed)          3.198     7.321    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X54Y109        LUT3 (Prop_lut3_I0_O)        0.306     7.627 r  UART/UHANDLE/i___354_i_3/O
                         net (fo=69, routed)          2.648    10.275    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.399 r  UART/UHANDLE/i___359/O
                         net (fo=4, routed)           1.521    11.921    UART/UHANDLE/i___359_n_0
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  UART/UHANDLE/i___503__0__157/O
                         net (fo=1, routed)           0.000    12.045    UART/UHANDLE/i___503__0__157_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.577 r  UART/UHANDLE/i___508_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.577    UART/UHANDLE/i___508_i_23_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.911 r  UART/UHANDLE/i___508_i_14/O[1]
                         net (fo=3, routed)           1.242    14.153    UART/UHANDLE/i___508_i_14_n_6
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.303    14.456 r  UART/UHANDLE/i___513_i_47/O
                         net (fo=2, routed)           0.818    15.274    UART/UHANDLE/i___513_i_47_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I1_O)        0.152    15.426 r  UART/UHANDLE/i___513_i_26/O
                         net (fo=2, routed)           0.755    16.181    UART/UHANDLE/i___513_i_26_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    16.909 r  UART/UHANDLE/i___513_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.909    UART/UHANDLE/i___513_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.023 r  UART/UHANDLE/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.023    UART/UHANDLE/i___513_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.262 r  UART/UHANDLE/i___513_i_1/O[2]
                         net (fo=4, routed)           1.222    18.483    UART/UHANDLE/i___513_i_1_n_5
    SLICE_X40Y109        LUT3 (Prop_lut3_I2_O)        0.332    18.815 r  UART/UHANDLE/i___412__0_i_2/O
                         net (fo=2, routed)           0.690    19.505    UART/UHANDLE/i___412__0_i_2_n_0
    SLICE_X40Y109        LUT4 (Prop_lut4_I3_O)        0.327    19.832 r  UART/UHANDLE/i___412__0_i_4/O
                         net (fo=1, routed)           0.000    19.832    UART/UHANDLE/i___412__0_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.233 r  UART/UHANDLE/i___412__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.233    UART/UHANDLE/i___412__0_i_1_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.456 r  UART/UHANDLE/i___452__0_i_9/O[0]
                         net (fo=1, routed)           0.816    21.272    UART/UHANDLE/i___452__0_i_9_n_7
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299    21.571 r  UART/UHANDLE/i___438__0_i_7/O
                         net (fo=1, routed)           0.000    21.571    UART/UHANDLE/i___438__0_i_7_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.972 r  UART/UHANDLE/i___438__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.972    UART/UHANDLE/i___438__0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.194 r  UART/UHANDLE/i___452__0_i_1/O[0]
                         net (fo=1, routed)           1.094    23.287    UART/UHANDLE/i___452__0_i_1_n_7
    SLICE_X48Y110        LUT4 (Prop_lut4_I3_O)        0.299    23.586 r  UART/UHANDLE/i___445__0/O
                         net (fo=1, routed)           0.000    23.586    UART/UHANDLE/i___445__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.166 f  UART/UHANDLE/i___503__0__148_i_1/O[2]
                         net (fo=1, routed)           0.587    24.754    UART/UHANDLE/i___503__0__148_i_1_n_5
    SLICE_X51Y112        LUT1 (Prop_lut1_I0_O)        0.302    25.056 r  UART/UHANDLE/i___503__0__137_i_16/O
                         net (fo=1, routed)           0.000    25.056    UART/UHANDLE/i___503__0__137_i_16_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.370 r  UART/UHANDLE/i___503__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.015    26.385    UART/UHANDLE/i___503__0__137_i_4_n_1
    SLICE_X53Y112        LUT3 (Prop_lut3_I1_O)        0.307    26.692 f  UART/UHANDLE/i___503__0__137_i_33/O
                         net (fo=1, routed)           0.877    27.569    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.326    27.895 f  UART/UHANDLE/i___503__0__137_i_14/O
                         net (fo=1, routed)           0.789    28.683    UART/UHANDLE/i___503__0__137_i_14_n_0
    SLICE_X53Y111        LUT6 (Prop_lut6_I5_O)        0.124    28.807 r  UART/UHANDLE/i___503__0__137_i_2/O
                         net (fo=14, routed)          1.167    29.974    UART/UHANDLE/i___503__0__137_i_2_n_0
    SLICE_X51Y113        LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  UART/UHANDLE/i___503__0__243/O
                         net (fo=19, routed)          1.108    31.206    UART/UHANDLE/i___503__0__243_n_0
    SLICE_X49Y113        LUT4 (Prop_lut4_I2_O)        0.124    31.330 r  UART/UHANDLE/i___341_i_14/O
                         net (fo=1, routed)           0.000    31.330    UART/UHANDLE/i___341_i_14_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.880 r  UART/UHANDLE/i___341_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.880    UART/UHANDLE/i___341_i_3_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.102 r  UART/UHANDLE/i___341_i_2/O[0]
                         net (fo=2, routed)           0.667    32.769    UART/UHANDLE/i___341_i_2_n_7
    SLICE_X48Y114        LUT2 (Prop_lut2_I0_O)        0.329    33.098 r  UART/UHANDLE/i___339_i_26/O
                         net (fo=2, routed)           0.690    33.787    UART/UHANDLE/i___339_i_26_n_0
    SLICE_X48Y114        LUT4 (Prop_lut4_I3_O)        0.327    34.114 r  UART/UHANDLE/i___339_i_29/O
                         net (fo=1, routed)           0.000    34.114    UART/UHANDLE/i___339_i_29_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.515 r  UART/UHANDLE/i___339_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.515    UART/UHANDLE/i___339_i_10_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.737 r  UART/UHANDLE/i___339_i_2/O[0]
                         net (fo=3, routed)           0.953    35.690    UART/UHANDLE/i___339_i_2_n_7
    SLICE_X48Y112        LUT4 (Prop_lut4_I3_O)        0.299    35.989 r  UART/UHANDLE/i___339_i_22/O
                         net (fo=1, routed)           0.000    35.989    UART/UHANDLE/i___339_i_22_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.390 r  UART/UHANDLE/i___339_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.390    UART/UHANDLE/i___339_i_3_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.618 r  UART/UHANDLE/i___339_i_1/CO[2]
                         net (fo=4, routed)           0.627    37.246    UART/UHANDLE/i___339_i_1_n_1
    SLICE_X50Y113        LUT5 (Prop_lut5_I2_O)        0.313    37.559 r  UART/UHANDLE/i___339/O
                         net (fo=1, routed)           1.026    38.585    UART/UHANDLE/bcd_to_display[13]
    SLICE_X56Y110        LUT6 (Prop_lut6_I1_O)        0.124    38.709 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    38.709    UART/UDISPLAY/D[1]
    SLICE_X56Y110        FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.472ns  (logic 12.575ns (32.686%)  route 25.897ns (67.314%))
  Logic Levels:           41  (CARRY4=19 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[0]/C
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  UART/UHANDLE/tussenwaarde_reg[0]/Q
                         net (fo=122, routed)         1.443     1.899    UART/UHANDLE/bcd_to_display[0]
    SLICE_X53Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.023 r  UART/UHANDLE/i___365__0_i_3/O
                         net (fo=4, routed)           1.181     3.205    UART/UHANDLE/i___365__0_i_3_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.800 r  UART/UHANDLE/i___365__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.800    UART/UHANDLE/i___365__0_i_1_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.123 r  UART/UHANDLE/i___408__0_i_2/O[1]
                         net (fo=26, routed)          3.198     7.321    UART/UHANDLE/o_BCD_bus6[6]
    SLICE_X54Y109        LUT3 (Prop_lut3_I0_O)        0.306     7.627 r  UART/UHANDLE/i___354_i_3/O
                         net (fo=69, routed)          2.648    10.275    UART/UHANDLE/o_BCD_bus5[6]
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.399 r  UART/UHANDLE/i___359/O
                         net (fo=4, routed)           1.521    11.921    UART/UHANDLE/i___359_n_0
    SLICE_X49Y103        LUT6 (Prop_lut6_I1_O)        0.124    12.045 r  UART/UHANDLE/i___503__0__157/O
                         net (fo=1, routed)           0.000    12.045    UART/UHANDLE/i___503__0__157_n_0
    SLICE_X49Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.577 r  UART/UHANDLE/i___508_i_23/CO[3]
                         net (fo=1, routed)           0.000    12.577    UART/UHANDLE/i___508_i_23_n_0
    SLICE_X49Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.911 r  UART/UHANDLE/i___508_i_14/O[1]
                         net (fo=3, routed)           1.242    14.153    UART/UHANDLE/i___508_i_14_n_6
    SLICE_X39Y101        LUT3 (Prop_lut3_I2_O)        0.303    14.456 r  UART/UHANDLE/i___513_i_47/O
                         net (fo=2, routed)           0.818    15.274    UART/UHANDLE/i___513_i_47_n_0
    SLICE_X39Y100        LUT5 (Prop_lut5_I1_O)        0.152    15.426 r  UART/UHANDLE/i___513_i_26/O
                         net (fo=2, routed)           0.755    16.181    UART/UHANDLE/i___513_i_26_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    16.909 r  UART/UHANDLE/i___513_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.909    UART/UHANDLE/i___513_i_11_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.023 r  UART/UHANDLE/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.023    UART/UHANDLE/i___513_i_2_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.262 r  UART/UHANDLE/i___513_i_1/O[2]
                         net (fo=4, routed)           1.222    18.483    UART/UHANDLE/i___513_i_1_n_5
    SLICE_X40Y109        LUT3 (Prop_lut3_I2_O)        0.332    18.815 r  UART/UHANDLE/i___412__0_i_2/O
                         net (fo=2, routed)           0.690    19.505    UART/UHANDLE/i___412__0_i_2_n_0
    SLICE_X40Y109        LUT4 (Prop_lut4_I3_O)        0.327    19.832 r  UART/UHANDLE/i___412__0_i_4/O
                         net (fo=1, routed)           0.000    19.832    UART/UHANDLE/i___412__0_i_4_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.233 r  UART/UHANDLE/i___412__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.233    UART/UHANDLE/i___412__0_i_1_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.456 r  UART/UHANDLE/i___452__0_i_9/O[0]
                         net (fo=1, routed)           0.816    21.272    UART/UHANDLE/i___452__0_i_9_n_7
    SLICE_X41Y109        LUT2 (Prop_lut2_I1_O)        0.299    21.571 r  UART/UHANDLE/i___438__0_i_7/O
                         net (fo=1, routed)           0.000    21.571    UART/UHANDLE/i___438__0_i_7_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.972 r  UART/UHANDLE/i___438__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.972    UART/UHANDLE/i___438__0_i_2_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.194 r  UART/UHANDLE/i___452__0_i_1/O[0]
                         net (fo=1, routed)           1.094    23.287    UART/UHANDLE/i___452__0_i_1_n_7
    SLICE_X48Y110        LUT4 (Prop_lut4_I3_O)        0.299    23.586 r  UART/UHANDLE/i___445__0/O
                         net (fo=1, routed)           0.000    23.586    UART/UHANDLE/i___445__0_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    24.166 f  UART/UHANDLE/i___503__0__148_i_1/O[2]
                         net (fo=1, routed)           0.587    24.754    UART/UHANDLE/i___503__0__148_i_1_n_5
    SLICE_X51Y112        LUT1 (Prop_lut1_I0_O)        0.302    25.056 r  UART/UHANDLE/i___503__0__137_i_16/O
                         net (fo=1, routed)           0.000    25.056    UART/UHANDLE/i___503__0__137_i_16_n_0
    SLICE_X51Y112        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    25.370 r  UART/UHANDLE/i___503__0__137_i_4/CO[2]
                         net (fo=35, routed)          1.015    26.385    UART/UHANDLE/i___503__0__137_i_4_n_1
    SLICE_X53Y112        LUT3 (Prop_lut3_I1_O)        0.307    26.692 f  UART/UHANDLE/i___503__0__137_i_33/O
                         net (fo=1, routed)           0.877    27.569    UART/UHANDLE/o_BCD_bus4[13]
    SLICE_X53Y112        LUT6 (Prop_lut6_I1_O)        0.326    27.895 f  UART/UHANDLE/i___503__0__137_i_14/O
                         net (fo=1, routed)           0.789    28.683    UART/UHANDLE/i___503__0__137_i_14_n_0
    SLICE_X53Y111        LUT6 (Prop_lut6_I5_O)        0.124    28.807 r  UART/UHANDLE/i___503__0__137_i_2/O
                         net (fo=14, routed)          1.167    29.974    UART/UHANDLE/i___503__0__137_i_2_n_0
    SLICE_X51Y113        LUT6 (Prop_lut6_I0_O)        0.124    30.098 r  UART/UHANDLE/i___503__0__243/O
                         net (fo=19, routed)          1.108    31.206    UART/UHANDLE/i___503__0__243_n_0
    SLICE_X49Y113        LUT4 (Prop_lut4_I2_O)        0.124    31.330 r  UART/UHANDLE/i___341_i_14/O
                         net (fo=1, routed)           0.000    31.330    UART/UHANDLE/i___341_i_14_n_0
    SLICE_X49Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.880 r  UART/UHANDLE/i___341_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.880    UART/UHANDLE/i___341_i_3_n_0
    SLICE_X49Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.102 r  UART/UHANDLE/i___341_i_2/O[0]
                         net (fo=2, routed)           0.667    32.769    UART/UHANDLE/i___341_i_2_n_7
    SLICE_X48Y114        LUT2 (Prop_lut2_I0_O)        0.329    33.098 r  UART/UHANDLE/i___339_i_26/O
                         net (fo=2, routed)           0.690    33.787    UART/UHANDLE/i___339_i_26_n_0
    SLICE_X48Y114        LUT4 (Prop_lut4_I3_O)        0.327    34.114 r  UART/UHANDLE/i___339_i_29/O
                         net (fo=1, routed)           0.000    34.114    UART/UHANDLE/i___339_i_29_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.515 r  UART/UHANDLE/i___339_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.515    UART/UHANDLE/i___339_i_10_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    34.737 r  UART/UHANDLE/i___339_i_2/O[0]
                         net (fo=3, routed)           0.953    35.690    UART/UHANDLE/i___339_i_2_n_7
    SLICE_X48Y112        LUT4 (Prop_lut4_I3_O)        0.299    35.989 r  UART/UHANDLE/i___339_i_22/O
                         net (fo=1, routed)           0.000    35.989    UART/UHANDLE/i___339_i_22_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.390 r  UART/UHANDLE/i___339_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.390    UART/UHANDLE/i___339_i_3_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    36.618 r  UART/UHANDLE/i___339_i_1/CO[2]
                         net (fo=4, routed)           0.624    37.243    UART/UHANDLE/i___339_i_1_n_1
    SLICE_X50Y113        LUT6 (Prop_lut6_I4_O)        0.313    37.556 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.793    38.348    UART/UHANDLE/bcd_to_display[14]
    SLICE_X56Y110        LUT6 (Prop_lut6_I1_O)        0.124    38.472 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    38.472    UART/UDISPLAY/D[2]
    SLICE_X56Y110        FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/hQ2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[2]/C
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[2]/Q
                         net (fo=1, routed)           0.097     0.238    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X4Y89          FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[4]/C
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[4]/Q
                         net (fo=1, routed)           0.097     0.238    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[4]
    SLICE_X4Y93          FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[3]/C
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1/LocalhWriteLoc_reg[9]_0[3]
    SLICE_X36Y128        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[5]/C
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X3Y105         FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ2_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE                         0.000     0.000 r  VIDEO/hQ2_reg[7]/C
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ2_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1D1/LocalhWriteLoc_reg[9]_0[7]
    SLICE_X3Y105         FDCE                                         r  VIDEO/G1D1/LocalhWriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[7]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[7]/Q
                         net (fo=1, routed)           0.113     0.254    VIDEO/G1/LocalhWriteLoc_reg[9]_0[7]
    SLICE_X36Y128        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[6]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[6]/Q
                         net (fo=1, routed)           0.114     0.255    VIDEO/G1/LocalhWriteLoc_reg[9]_0[6]
    SLICE_X36Y130        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.174%)  route 0.115ns (44.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[2]/C
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[2]/Q
                         net (fo=1, routed)           0.115     0.256    VIDEO/G1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X36Y128        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[8]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    VIDEO/G1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X36Y128        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y129        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[5]/C
    SLICE_X36Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[5]/Q
                         net (fo=1, routed)           0.121     0.262    VIDEO/G1/LocalhWriteLoc_reg[9]_0[5]
    SLICE_X36Y130        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.484ns  (logic 2.712ns (21.725%)  route 9.772ns (78.275%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.360 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    12.360    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.589 r  VIDEO/G4/fontRow_reg_i_4__1/CO[2]
                         net (fo=1, routed)           1.513    14.102    VIDEO/G5/money/fontRom/fontRow_reg_4[6]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.449ns  (logic 2.806ns (22.541%)  route 9.643ns (77.459%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.360 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    12.360    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.683 r  VIDEO/G4/fontRow_reg_i_4__1/O[1]
                         net (fo=1, routed)           1.384    14.067    VIDEO/G5/money/fontRom/fontRow_reg_4[5]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.396ns  (logic 2.578ns (20.796%)  route 9.818ns (79.204%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732    12.455 r  VIDEO/G4/fontRow_reg_i_5__1/O[3]
                         net (fo=1, routed)           1.560    14.014    VIDEO/G5/money/fontRom/fontRow_reg_4[3]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.394ns  (logic 2.702ns (21.802%)  route 9.692ns (78.198%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    12.360 r  VIDEO/G4/fontRow_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    12.360    VIDEO/G4/fontRow_reg_i_5__1_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.579 r  VIDEO/G4/fontRow_reg_i_4__1/O[0]
                         net (fo=1, routed)           1.433    14.012    VIDEO/G5/money/fontRom/fontRow_reg_4[4]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.315ns  (logic 2.514ns (20.414%)  route 9.801ns (79.586%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668    12.391 r  VIDEO/G4/fontRow_reg_i_5__1/O[2]
                         net (fo=1, routed)           1.542    13.933    VIDEO/G5/money/fontRom/fontRow_reg_4[2]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.227ns  (logic 2.397ns (19.604%)  route 9.830ns (80.396%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.551    12.274 r  VIDEO/G4/fontRow_reg_i_5__1/O[1]
                         net (fo=1, routed)           1.572    13.845    VIDEO/G5/money/fontRom/fontRow_reg_4[1]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.054ns  (logic 2.222ns (18.433%)  route 9.832ns (81.567%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.618     1.618    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     2.074 f  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          4.920     6.994    VIDEO/G4/hQ_reg[9]_0[4]
    SLICE_X29Y81         LUT1 (Prop_lut1_I0_O)        0.124     7.118 r  VIDEO/G4/fontRow_reg_i_44__0/O
                         net (fo=1, routed)           0.000     7.118    VIDEO/G4/fontRow_reg_i_44__0_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.650 r  VIDEO/G4/fontRow_reg_i_40__1/CO[3]
                         net (fo=1, routed)           0.000     7.650    VIDEO/G4/fontRow_reg_i_40__1_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.807 r  VIDEO/G4/fontRow_reg_i_41__0/CO[1]
                         net (fo=3, routed)           1.216     9.023    VIDEO/G4/fontRow_reg_i_41__0_n_2
    SLICE_X32Y79         LUT6 (Prop_lut6_I1_O)        0.329     9.352 f  VIDEO/G4/fontRow_reg_i_42__1/O
                         net (fo=4, routed)           0.920    10.272    VIDEO/G5/money/fontRom/fontRow_reg_i_21__1
    SLICE_X31Y82         LUT4 (Prop_lut4_I1_O)        0.124    10.396 r  VIDEO/G5/money/fontRom/fontRow_reg_i_36__2/O
                         net (fo=2, routed)           0.794    11.190    VIDEO/G5/money/fontRom/fontRow_reg_i_36__2_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  VIDEO/G5/money/fontRom/fontRow_reg_i_26__2/O
                         net (fo=1, routed)           0.409    11.723    VIDEO/G4/S[0]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376    12.099 r  VIDEO/G4/fontRow_reg_i_5__1/O[0]
                         net (fo=1, routed)           1.574    13.672    VIDEO/G5/money/fontRom/fontRow_reg_4[0]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.666ns  (logic 3.136ns (26.881%)  route 8.530ns (73.119%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.621     1.621    VIDEO/G4/clk_25
    SLICE_X2Y85          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          5.634     7.773    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.897 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     7.897    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     8.447    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     8.561    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.718 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           1.066     9.784    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.357    10.141 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.483    10.623    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I2_O)        0.326    10.949 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.656    11.605    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.261 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.261    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.595 r  VIDEO/G4/fontRow_reg_i_1__1/O[1]
                         net (fo=1, routed)           0.692    13.287    VIDEO/G5/money/fontRom/fontRow_reg_3[9]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.628ns  (logic 2.702ns (23.237%)  route 8.926ns (76.763%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.621     1.621    VIDEO/G4/clk_25
    SLICE_X2Y85          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          5.634     7.773    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.897 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     7.897    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     8.447    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     8.561    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.718 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           1.066     9.784    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.357    10.141 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.884    11.024    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.326    11.350 r  VIDEO/G4/fontRow_reg_i_7__1/O
                         net (fo=1, routed)           0.668    12.018    VIDEO/G4/fontRow_reg_i_7__1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    12.574 r  VIDEO/G4/fontRow_reg_i_1__1/O[2]
                         net (fo=1, routed)           0.675    13.249    VIDEO/G5/money/fontRom/fontRow_reg_3[10]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.586ns  (logic 3.024ns (26.101%)  route 8.562ns (73.899%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.621     1.621    VIDEO/G4/clk_25
    SLICE_X2Y85          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     2.139 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          5.634     7.773    VIDEO/G4/hQ_reg[9]_0[1]
    SLICE_X57Y76         LUT1 (Prop_lut1_I0_O)        0.124     7.897 r  VIDEO/G4/pixel_i_10__0/O
                         net (fo=1, routed)           0.000     7.897    VIDEO/G4/pixel_i_10__0_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.447 r  VIDEO/G4/pixel_reg_i_5__1/CO[3]
                         net (fo=1, routed)           0.000     8.447    VIDEO/G4/pixel_reg_i_5__1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.561 r  VIDEO/G4/fontRow_reg_i_27__1/CO[3]
                         net (fo=1, routed)           0.000     8.561    VIDEO/G4/fontRow_reg_i_27__1_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.718 r  VIDEO/G4/fontRow_reg_i_38__1/CO[1]
                         net (fo=2, routed)           1.066     9.784    VIDEO/G4/fontRow_reg_i_38__1_n_2
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.357    10.141 r  VIDEO/G4/fontRow_reg_i_29__1/O
                         net (fo=11, routed)          0.483    10.623    VIDEO/G4/fontRow_reg_i_29__1_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I2_O)        0.326    10.949 r  VIDEO/G4/fontRow_reg_i_17/O
                         net (fo=1, routed)           0.656    11.605    VIDEO/G4/fontRow_reg_i_17_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.261 r  VIDEO/G4/fontRow_reg_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    12.261    VIDEO/G4/fontRow_reg_i_2__1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.483 r  VIDEO/G4/fontRow_reg_i_1__1/O[0]
                         net (fo=1, routed)           0.724    13.207    VIDEO/G5/money/fontRom/fontRow_reg_3[8]
    RAMB18_X2Y30         RAMB18E1                                     r  VIDEO/G5/money/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.634%)  route 0.161ns (53.366%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G4/clk_25
    SLICE_X4Y88          FDRE                                         r  VIDEO/G4/hQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  VIDEO/G4/hQ_reg[8]/Q
                         net (fo=52, routed)          0.161     0.891    VIDEO/hWriteLoc[8]
    SLICE_X5Y86          FDRE                                         r  VIDEO/hQ2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.390%)  route 0.182ns (52.610%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G4/clk_25
    SLICE_X2Y85          FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          0.182     0.935    VIDEO/hWriteLoc[1]
    SLICE_X3Y88          FDRE                                         r  VIDEO/hQ2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.810%)  route 0.232ns (62.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.587     0.587    VIDEO/G4/clk_25
    SLICE_X4Y84          FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=57, routed)          0.232     0.960    VIDEO/hWriteLoc[0]
    SLICE_X5Y86          FDRE                                         r  VIDEO/hQ2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.141ns (37.178%)  route 0.238ns (62.822%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.587     0.587    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=53, routed)          0.238     0.966    VIDEO/hWriteLoc[6]
    SLICE_X5Y93          FDRE                                         r  VIDEO/hQ2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.141ns (32.043%)  route 0.299ns (67.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.587     0.587    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  VIDEO/G4/hQ_reg[4]/Q
                         net (fo=55, routed)          0.299     1.027    VIDEO/hWriteLoc[4]
    SLICE_X5Y93          FDRE                                         r  VIDEO/hQ2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.164ns (33.083%)  route 0.332ns (66.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G4/clk_25
    SLICE_X2Y85          FDRE                                         r  VIDEO/G4/hQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VIDEO/G4/hQ_reg[2]/Q
                         net (fo=51, routed)          0.332     1.084    VIDEO/hWriteLoc[2]
    SLICE_X5Y89          FDRE                                         r  VIDEO/hQ2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.141ns (19.973%)  route 0.565ns (80.027%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.587     0.587    VIDEO/G4/clk_25
    SLICE_X4Y86          FDRE                                         r  VIDEO/G4/hQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  VIDEO/G4/hQ_reg[3]/Q
                         net (fo=49, routed)          0.565     1.293    VIDEO/hWriteLoc[3]
    SLICE_X7Y95          FDRE                                         r  VIDEO/hQ2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.837ns  (logic 0.164ns (19.598%)  route 0.673ns (80.402%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.591     0.591    VIDEO/G4/clk_25
    SLICE_X2Y88          FDRE                                         r  VIDEO/G4/hQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  VIDEO/G4/hQ_reg[7]/Q
                         net (fo=53, routed)          0.673     1.428    VIDEO/hWriteLoc[7]
    SLICE_X3Y106         FDRE                                         r  VIDEO/hQ2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.856ns  (logic 0.141ns (16.464%)  route 0.715ns (83.536%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.589     0.589    VIDEO/G4/clk_25
    SLICE_X4Y88          FDRE                                         r  VIDEO/G4/hQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  VIDEO/G4/hQ_reg[9]/Q
                         net (fo=55, routed)          0.715     1.445    VIDEO/hWriteLoc[9]
    SLICE_X5Y99          FDRE                                         r  VIDEO/hQ2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/vQ2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.164ns (16.051%)  route 0.858ns (83.949%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G4/clk_25
    SLICE_X8Y86          FDRE                                         r  VIDEO/G4/vQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     0.724 r  VIDEO/G4/vQ_reg[3]/Q
                         net (fo=51, routed)          0.858     1.581    VIDEO/vWriteLoc[3]
    SLICE_X21Y107        FDRE                                         r  VIDEO/vQ2_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.855ns  (logic 0.704ns (6.485%)  route 10.151ns (93.515%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.792     8.248    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.372 r  VIDEO/G3/RGB[0]_i_3/O
                         net (fo=1, routed)           2.359    10.731    VIDEO/G3/RGB[0]_i_3_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.855 r  VIDEO/G3/RGB[0]_i_1/O
                         net (fo=1, routed)           0.000    10.855    VIDEO/G3/RGB_0[0]
    SLICE_X8Y30          FDSE                                         r  VIDEO/G3/RGB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X8Y30          FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.399ns  (logic 0.842ns (8.097%)  route 9.557ns (91.903%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          7.251     7.670    VIDEO/G3/RGB_reg[8]_0[1]
    SLICE_X48Y17         LUT6 (Prop_lut6_I2_O)        0.299     7.969 r  VIDEO/G3/RGB[1]_i_3/O
                         net (fo=1, routed)           2.306    10.275    VIDEO/G3/RGB[1]_i_3_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.399 r  VIDEO/G3/RGB[1]_i_1/O
                         net (fo=1, routed)           0.000    10.399    VIDEO/G3/RGB_0[1]
    SLICE_X8Y30          FDSE                                         r  VIDEO/G3/RGB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X8Y30          FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.337ns  (logic 0.704ns (6.811%)  route 9.633ns (93.189%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.785     8.241    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y15         LUT6 (Prop_lut6_I4_O)        0.124     8.365 r  VIDEO/G3/RGB[2]_i_3/O
                         net (fo=1, routed)           1.848    10.213    VIDEO/G3/RGB[2]_i_3_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124    10.337 r  VIDEO/G3/RGB[2]_i_1/O
                         net (fo=1, routed)           0.000    10.337    VIDEO/G3/RGB_0[2]
    SLICE_X8Y30          FDRE                                         r  VIDEO/G3/RGB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X8Y30          FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.726ns  (logic 0.704ns (7.238%)  route 9.022ns (92.762%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          7.244     7.700    VIDEO/G3/RGB_reg[8]_0[0]
    SLICE_X48Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.824 r  VIDEO/G3/RGB[3]_i_3/O
                         net (fo=1, routed)           1.778     9.602    VIDEO/G3/RGB[3]_i_3_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.726 r  VIDEO/G3/RGB[3]_i_1/O
                         net (fo=1, routed)           0.000     9.726    VIDEO/G3/RGB_0[3]
    SLICE_X8Y30          FDRE                                         r  VIDEO/G3/RGB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G3/clk_25
    SLICE_X8Y30          FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G5/moneyNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.437ns  (logic 1.076ns (11.402%)  route 8.361ns (88.598%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE                         0.000     0.000 r  VIDEO/G5/moneyNumber/pixel_reg/C
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/moneyNumber/pixel_reg/Q
                         net (fo=1, routed)           1.413     1.869    VIDEO/G5/displayNr[5]
    SLICE_X47Y88         LUT4 (Prop_lut4_I1_O)        0.124     1.993 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.727     2.720    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.844 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.118     5.962    VIDEO/G3/display
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.124     6.086 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.590     6.676    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.232     8.031    VIDEO/G4/green_reg[1]_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     8.155 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.281     9.437    VIDEO/G4/vcountsquare
    SLICE_X3Y87          FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.505     1.505    VIDEO/G4/clk_25
    SLICE_X3Y87          FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/moneyNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.254ns  (logic 1.076ns (11.627%)  route 8.178ns (88.373%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE                         0.000     0.000 r  VIDEO/G5/moneyNumber/pixel_reg/C
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/moneyNumber/pixel_reg/Q
                         net (fo=1, routed)           1.413     1.869    VIDEO/G5/displayNr[5]
    SLICE_X47Y88         LUT4 (Prop_lut4_I1_O)        0.124     1.993 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.727     2.720    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.844 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.118     5.962    VIDEO/G3/display
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.124     6.086 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.590     6.676    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.232     8.031    VIDEO/G4/green_reg[1]_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     8.155 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.099     9.254    VIDEO/G4/vcountsquare
    SLICE_X4Y85          FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.502     1.502    VIDEO/G4/clk_25
    SLICE_X4Y85          FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/moneyNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/hcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.918ns  (logic 1.076ns (12.066%)  route 7.842ns (87.934%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE                         0.000     0.000 r  VIDEO/G5/moneyNumber/pixel_reg/C
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/moneyNumber/pixel_reg/Q
                         net (fo=1, routed)           1.413     1.869    VIDEO/G5/displayNr[5]
    SLICE_X47Y88         LUT4 (Prop_lut4_I1_O)        0.124     1.993 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.727     2.720    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.844 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.118     5.962    VIDEO/G3/display
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.124     6.086 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.590     6.676    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.232     8.031    VIDEO/G4/green_reg[1]_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     8.155 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.762     8.918    VIDEO/G4/vcountsquare
    SLICE_X3Y76          FDRE                                         r  VIDEO/G4/hcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.494     1.494    VIDEO/G4/clk_25
    SLICE_X3Y76          FDRE                                         r  VIDEO/G4/hcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/G5/moneyNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.753ns  (logic 1.076ns (12.293%)  route 7.677ns (87.707%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE                         0.000     0.000 r  VIDEO/G5/moneyNumber/pixel_reg/C
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/moneyNumber/pixel_reg/Q
                         net (fo=1, routed)           1.413     1.869    VIDEO/G5/displayNr[5]
    SLICE_X47Y88         LUT4 (Prop_lut4_I1_O)        0.124     1.993 f  VIDEO/G5/red[3]_i_4/O
                         net (fo=1, routed)           0.727     2.720    VIDEO/G5/red[3]_i_4_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.844 f  VIDEO/G5/red[3]_i_3/O
                         net (fo=15, routed)          3.118     5.962    VIDEO/G3/display
    SLICE_X6Y53          LUT5 (Prop_lut5_I3_O)        0.124     6.086 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.590     6.676    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I0_O)        0.124     6.800 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          1.232     8.031    VIDEO/G4/green_reg[1]_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.124     8.155 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.598     8.753    VIDEO/G4/vcountsquare
    SLICE_X4Y75          FDRE                                         r  VIDEO/G4/vcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.490     1.490    VIDEO/G4/clk_25
    SLICE_X4Y75          FDRE                                         r  VIDEO/G4/vcountsquare_reg/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.744ns  (logic 1.689ns (19.319%)  route 7.055ns (80.681%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          4.507     5.949    VIDEO/G2/aReset_IBUF
    SLICE_X7Y96          LUT5 (Prop_lut5_I4_O)        0.124     6.073 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.677     7.750    VIDEO/G4/active0
    SLICE_X19Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.871     8.744    VIDEO/G2/E[0]
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.614     1.614    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[0]/C

Slack:                    inf
  Source:                 aReset
                            (input port)
  Destination:            VIDEO/G2/vpos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.744ns  (logic 1.689ns (19.319%)  route 7.055ns (80.681%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  aReset (IN)
                         net (fo=0)                   0.000     0.000    aReset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  aReset_IBUF_inst/O
                         net (fo=91, routed)          4.507     5.949    VIDEO/G2/aReset_IBUF
    SLICE_X7Y96          LUT5 (Prop_lut5_I4_O)        0.124     6.073 r  VIDEO/G2/hpos[6]_i_2/O
                         net (fo=3, routed)           1.677     7.750    VIDEO/G4/active0
    SLICE_X19Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.874 r  VIDEO/G4/hpos[6]_i_1/O
                         net (fo=14, routed)          0.871     8.744    VIDEO/G2/E[0]
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.614     1.614    VIDEO/G2/clk_25
    SLICE_X22Y100        FDRE                                         r  VIDEO/G2/vpos_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.251ns (40.934%)  route 0.362ns (59.066%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.362     0.503    VIDEO/G4/active3_carry__0[4]
    SLICE_X24Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.548 r  VIDEO/G4/hpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.548    VIDEO/G2/hpos_reg[6]_2[1]
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.613 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.613    VIDEO/G2/hpos00_in[5]
    SLICE_X24Y101        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y101        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.256ns (40.693%)  route 0.373ns (59.307%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.373     0.514    VIDEO/G4/active3_carry__0[4]
    SLICE_X24Y101        LUT4 (Prop_lut4_I0_O)        0.045     0.559 r  VIDEO/G4/hpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.559    VIDEO/G2/hpos_reg[6]_2[0]
    SLICE_X24Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.629 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.629    VIDEO/G2/hpos00_in[4]
    SLICE_X24Y101        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y101        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.256ns (40.080%)  route 0.383ns (59.920%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.383     0.524    VIDEO/G4/active3_carry__0[0]
    SLICE_X24Y100        LUT2 (Prop_lut2_I1_O)        0.045     0.569 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.569    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X24Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.639 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.639    VIDEO/G2/hpos00_in[0]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.298ns (45.139%)  route 0.362ns (54.861%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X27Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.362     0.503    VIDEO/G4/active3_carry__0[4]
    SLICE_X24Y101        LUT2 (Prop_lut2_I1_O)        0.043     0.546 r  VIDEO/G4/hpos0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.546    VIDEO/G2/hpos_reg[6]_1[1]
    SLICE_X24Y101        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     0.660 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.660    VIDEO/G2/hpos00_in[6]
    SLICE_X24Y101        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y101        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.292ns (43.377%)  route 0.381ns (56.623%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.381     0.509    VIDEO/G4/active3_carry__0[1]
    SLICE_X24Y100        LUT2 (Prop_lut2_I0_O)        0.099     0.608 r  VIDEO/G4/hpos0_carry_i_5/O
                         net (fo=1, routed)           0.000     0.608    VIDEO/G2/hpos_reg[3]_1[1]
    SLICE_X24Y100        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.673 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.673    VIDEO/G2/hpos00_in[1]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.189ns (27.847%)  route 0.490ns (72.153%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[2]/C
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/spriteSelect_reg[2]/Q
                         net (fo=27, routed)          0.490     0.631    VIDEO/G2/mySpriteSelect_reg[3]_0[2]
    SLICE_X7Y96          LUT4 (Prop_lut4_I0_O)        0.048     0.679 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X7Y96          FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.861     0.861    VIDEO/G2/clk_25
    SLICE_X7Y96          FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.275ns (40.178%)  route 0.409ns (59.822%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[6]/C
    SLICE_X22Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[6]/Q
                         net (fo=7, routed)           0.409     0.550    VIDEO/G4/active1_inferred__0/i__carry__0[4]
    SLICE_X21Y103        LUT5 (Prop_lut5_I1_O)        0.042     0.592 r  VIDEO/G4/active2__0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.592    VIDEO/G2/active2__0_carry__0_0[3]
    SLICE_X21Y103        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.684 r  VIDEO/G2/active2__0_carry/CO[3]
                         net (fo=2, routed)           0.000     0.684    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X21Y103        FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X21Y103        FDCE                                         r  VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_2_cooolDelFlop/C

Slack:                    inf
  Source:                 VIDEO/coordY_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.042%)  route 0.447ns (63.958%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDRE                         0.000     0.000 r  VIDEO/coordY_reg[6]/C
    SLICE_X22Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordY_reg[6]/Q
                         net (fo=7, routed)           0.447     0.588    VIDEO/G4/active1_inferred__0/i__carry__0[4]
    SLICE_X22Y101        LUT4 (Prop_lut4_I2_O)        0.045     0.633 r  VIDEO/G4/vpos0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.633    VIDEO/G2/vpos_reg[6]_2[2]
    SLICE_X22Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.699 r  VIDEO/G2/vpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.699    VIDEO/G2/vpos0[6]
    SLICE_X22Y101        FDRE                                         r  VIDEO/G2/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.920     0.920    VIDEO/G2/clk_25
    SLICE_X22Y101        FDRE                                         r  VIDEO/G2/vpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.328ns (46.341%)  route 0.380ns (53.659%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.380     0.508    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.200     0.708 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.708    VIDEO/G2/hpos00_in[2]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.349ns (47.887%)  route 0.380ns (52.113%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y109        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[1]/C
    SLICE_X26Y109        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[1]/Q
                         net (fo=7, routed)           0.380     0.508    VIDEO/G2/hpos_reg[3]_0[1]
    SLICE_X24Y100        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.221     0.729 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.729    VIDEO/G2/hpos00_in[3]
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6373, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.919     0.919    VIDEO/G2/clk_25
    SLICE_X24Y100        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C





