ModuleName CounterEX
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 224 ,X2: 264 ,Y2: 224
Edge X1: 168 ,Y1: 224 ,X2: 168 ,Y2: 384
Edge X1: 136 ,Y1: 384 ,X2: 168 ,Y2: 384
Edge X1: 168 ,Y1: 384 ,X2: 264 ,Y2: 384
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 176 ,X2: 208 ,Y2: 176
Edge X1: 152 ,Y1: 176 ,X2: 152 ,Y2: 336
Edge X1: 136 ,Y1: 336 ,X2: 152 ,Y2: 336
Edge X1: 152 ,Y1: 336 ,X2: 208 ,Y2: 336
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 376 ,Y1: 144 ,X2: 400 ,Y2: 144
Edge X1: 376 ,Y1: 144 ,X2: 376 ,Y2: 288
Edge X1: 320 ,Y1: 288 ,X2: 376 ,Y2: 288
Edge X1: 376 ,Y1: 288 ,X2: 416 ,Y2: 288
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 128 ,X2: 400 ,Y2: 128
End
Branches
End
Wire Name: b4
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 440 ,Y1: 80 ,X2: 600 ,Y2: 80
End
Branches
Branch Left: 504 ,Top: 80
BranchStrList
1
End
Branch Left: 528 ,Top: 80
BranchStrList
0
End
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 128 ,X2: 208 ,Y2: 128
Edge X1: 176 ,Y1: 112 ,X2: 176 ,Y2: 128
Edge X1: 176 ,Y1: 112 ,X2: 504 ,Y2: 112
Edge X1: 504 ,Y1: 80 ,X2: 504 ,Y2: 112
Edge X1: 504 ,Y1: 112 ,X2: 504 ,Y2: 136
Edge X1: 464 ,Y1: 136 ,X2: 504 ,Y2: 136
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 288 ,X2: 208 ,Y2: 288
Edge X1: 144 ,Y1: 104 ,X2: 144 ,Y2: 288
Edge X1: 144 ,Y1: 104 ,X2: 528 ,Y2: 104
Edge X1: 528 ,Y1: 80 ,X2: 528 ,Y2: 104
Edge X1: 528 ,Y1: 104 ,X2: 528 ,Y2: 288
Edge X1: 472 ,Y1: 288 ,X2: 528 ,Y2: 288
End
Branches
End
End
Ports
Port Left: 136 Top: 336 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 136 Top: 384 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 600 Top: 80 ,Orientation: 0
Portname: Cnt4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 232 Top: 280
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 232 Top: 120
Name: s1
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 416 Top: 280
Name: s2
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 400 Top: 120
Name: s3
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
End
Texts
End
Links
End
