<module id="MCAN_REGS" HW_revision="" description="MCAN Registers">
	<register id="MCAN_CREL" width="32" page="1" offset="0x0" internal="0" description="MCAN Core Release Register">
		<bitfield id="DAY" description="Time Stamp Day" begin="7" end="0" width="8" rwaccess="R"/>
		<bitfield id="MON" description="Time Stamp Month" begin="15" end="8" width="8" rwaccess="R"/>
		<bitfield id="YEAR" description="Time Stamp Year" begin="19" end="16" width="4" rwaccess="R"/>
		<bitfield id="SUBSTEP" description="Sub-Step of Core Release" begin="23" end="20" width="4" rwaccess="R"/>
		<bitfield id="STEP" description="Step of Core Release" begin="27" end="24" width="4" rwaccess="R"/>
		<bitfield id="REL" description="Core Release" begin="31" end="28" width="4" rwaccess="R"/>
	</register>
	<register id="MCAN_ENDN" width="32" page="1" offset="0x4" internal="0" description="MCAN Endian Register">
		<bitfield id="ETV" description="Endianess Test Value" begin="31" end="0" width="32" rwaccess="R"/>
	</register>
	<register id="MCAN_DBTP" width="32" page="1" offset="0xC" internal="0" description="MCAN Data Bit Timing and Prescaler Register">
		<bitfield id="DSJW" description="Data Resynchronization Jump Width" begin="3" end="0" width="4" rwaccess="RW"/>
		<bitfield id="DTSEG2" description="Data Time Segment After Sample Point" begin="7" end="4" width="4" rwaccess="RW"/>
		<bitfield id="DTSEG1" description="Data Time Segment Before Sample Point" begin="12" end="8" width="5" rwaccess="RW"/>
		<bitfield id="DBRP" description="Data Bit Rate Prescaler" begin="20" end="16" width="5" rwaccess="RW"/>
		<bitfield id="TDC" description="Transmitter Delay Compensation" begin="23" end="23" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_TEST" width="32" page="1" offset="0x10" internal="0" description="MCAN Test Register">
		<bitfield id="LBCK" description="Loop Back Mode" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="TX" description="Control of Transmit Pin" begin="6" end="5" width="2" rwaccess="RW"/>
		<bitfield id="RX" description="Receive Pin" begin="7" end="7" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_RWD" width="32" page="1" offset="0x14" internal="0" description="MCAN RAM Watchdog">
		<bitfield id="WDC" description="Watchdog Configuration" begin="7" end="0" width="8" rwaccess="RW"/>
		<bitfield id="WDV" description="Watchdog Value" begin="15" end="8" width="8" rwaccess="R"/>
	</register>
	<register id="MCAN_CCCR" width="32" page="1" offset="0x18" internal="0" description="MCAN CC Control Register">
		<bitfield id="INIT" description="Initialization" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CCE" description="Configuration Change Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ASM" description="Restricted Operation Mode" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CSA" description="Clock Stop Acknowledge" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CSR" description="Clock Stop Request" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MON" description="Bus Monitoring Mode" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="DAR" description="Disable Automatic Retransmission" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="TEST" description="Test Mode Enable" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="FDOE" description="Flexible Datarate Operation Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="BRSE" description="Bit Rate Switch Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="PXHD" description="Protocol Exception Handling Disable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="EFBI" description="Edge Filtering During Bus Integration" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="TXP" description="Transmit Pause" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="NISO" description="Non-ISO Operation" begin="15" end="15" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_NBTP" width="32" page="1" offset="0x1C" internal="0" description="MCAN Nominal Bit Timing and Prescaler Register">
		<bitfield id="NTSEG2" description="Nominal Time Segment After Sample Point" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="NTSEG1" description="Nominal Time Segment Before Sample Point" begin="15" end="8" width="8" rwaccess="RW"/>
		<bitfield id="NBRP" description="Nominal Bit Rate Prescaler" begin="24" end="16" width="9" rwaccess="RW"/>
		<bitfield id="NSJW" description="Nominal (Re)Synchronization Jump Width" begin="31" end="25" width="7" rwaccess="RW"/>
	</register>
	<register id="MCAN_TSCC" width="32" page="1" offset="0x20" internal="0" description="MCAN Timestamp Counter Configuration">
		<bitfield id="TSS" description="Timestamp Select" begin="1" end="0" width="2" rwaccess="RW"/>
		<bitfield id="TCP" description="Timestamp Counter Prescaler" begin="19" end="16" width="4" rwaccess="RW"/>
	</register>
	<register id="MCAN_TSCV" width="32" page="1" offset="0x24" internal="0" description="MCAN Timestamp Counter Value">
		<bitfield id="TSC" description="Timestamp Counter" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="MCAN_TOCC" width="32" page="1" offset="0x28" internal="0" description="MCAN Timeout Counter Configuration">
		<bitfield id="ETOC" description="Enable Timeout Counter" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="TOS" description="Timeout Select" begin="2" end="1" width="2" rwaccess="RW"/>
		<bitfield id="TOP" description="Timeout Period" begin="31" end="16" width="16" rwaccess="RW"/>
	</register>
	<register id="MCAN_TOCV" width="32" page="1" offset="0x2C" internal="0" description="MCAN Timeout Counter Value">
		<bitfield id="TOC" description="Timeout Counter" begin="15" end="0" width="16" rwaccess="RW"/>
	</register>
	<register id="MCAN_ECR" width="32" page="1" offset="0x40" internal="0" description="MCAN Error Counter Register">
		<bitfield id="TEC" description="Transmit Error Counter" begin="7" end="0" width="8" rwaccess="R"/>
		<bitfield id="REC" description="Receive Error Counter" begin="14" end="8" width="7" rwaccess="R"/>
		<bitfield id="RP" description="Receive Error Passive" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="CEL" description="CAN Error Logging" begin="23" end="16" width="8" rwaccess="R"/>
	</register>
	<register id="MCAN_PSR" width="32" page="1" offset="0x44" internal="0" description="MCAN Protocol Status Register">
		<bitfield id="LEC" description="Last Error Code" begin="2" end="0" width="3" rwaccess="R"/>
		<bitfield id="ACT" description="Node Activity" begin="4" end="3" width="2" rwaccess="R"/>
		<bitfield id="EP" description="Error Passive" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="EW" description="Warning Status" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="BO" description="Bus_Off Status" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="DLEC" description="Data Phase Last Error Code" begin="10" end="8" width="3" rwaccess="R"/>
		<bitfield id="RESI" description="ESI Flag of Last Received CAN FD Message" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="RBRS" description="BRS Flag of Last Received CAN FD Message" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="RFDF" description="Received a CAN FD Message" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="PXE" description="Protocol Exception Event" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="TDCV" description="Transmitter Delay Compensation Value" begin="22" end="16" width="7" rwaccess="R"/>
	</register>
	<register id="MCAN_TDCR" width="32" page="1" offset="0x48" internal="0" description="MCAN Transmitter Delay Compensation Register">
		<bitfield id="TDCF" description="Transmitter Delay Compensation Filter Window Length" begin="6" end="0" width="7" rwaccess="RW"/>
		<bitfield id="TDCO" description="Transmitter Delay Compensation Offset" begin="14" end="8" width="7" rwaccess="RW"/>
	</register>
	<register id="MCAN_IR" width="32" page="1" offset="0x50" internal="0" description="MCAN Interrupt Register">
		<bitfield id="RF0N" description="Rx FIFO 0 New Message" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="RF0W" description="Rx FIFO 0 Watermark Reached" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="RF0F" description="Rx FIFO 0 Full" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="RF0L" description="Rx FIFO 0 Message Lost" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="RF1N" description="Rx FIFO 1 New Message" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="RF1W" description="Rx FIFO 1 Watermark Reached" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="RF1F" description="Rx FIFO 1 Full" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="RF1L" description="Rx FIFO 1 Message Lost" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="HPM" description="High Priority Message" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="TC" description="Transmission Completed" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="TCF" description="Transmission Cancellation Finished" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="TFE" description="Tx FIFO Empty" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="TEFN" description="Tx Event FIFO New Entry" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="TEFW" description="Tx Event FIFO Watermark Reached" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="TEFF" description="Tx Event FIFO Full" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="TEFL" description="Tx Event FIFO Element Lost" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="TSW" description="Timestamp Wraparound" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MRAF" description="Message RAM Access Failure" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="TOO" description="Timeout Occurred" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="DRX" description="Message Stored to Dedicated Rx Buffer" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="BEU" description="Bit Error Uncorrected" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ELO" description="Error Logging Overflow" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="EP" description="Error Passive" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="EW" description="Warning Status" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="BO" description="Bus_Off Status" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="WDI" description="Watchdog Interrupt" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="PEA" description="Protocol Error in Arbitration Phase" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="PED" description="Protocol Error in Data Phase" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ARA" description="Access to Reserved Address" begin="29" end="29" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_IE" width="32" page="1" offset="0x54" internal="0" description="MCAN Interrupt Enable">
		<bitfield id="RF0NE" description="Rx FIFO 0 New Message Enable" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="RF0WE" description="Rx FIFO 0 Watermark Reached Enable" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="RF0FE" description="Rx FIFO 0 Full Enable" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="RF0LE" description="Rx FIFO 0 Message Lost Enable" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="RF1NE" description="Rx FIFO 1 New Message Enable" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="RF1WE" description="Rx FIFO 1 Watermark Reached Enable" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="RF1FE" description="Rx FIFO 1 Full Enable" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="RF1LE" description="Rx FIFO 1 Message Lost Enable" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="HPME" description="High Priority Message Enable" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="TCE" description="Transmission Completed Enable" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="TCFE" description="Transmission Cancellation Finished Enable" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="TFEE" description="Tx FIFO Empty Enable" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="TEFNE" description="Tx Event FIFO New Entry Enable" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="TEFWE" description="Tx Event FIFO Watermark Reached Enable" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="TEFFE" description="Tx Event FIFO Full Enable" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="TEFLE" description="Tx Event FIFO Element Lost Enable" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="TSWE" description="Timestamp Wraparound Enable" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MRAFE" description="Message RAM Access Failure Enable" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="TOOE" description="Timeout Occurred Enable" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="DRXE" description="Message Stored to Dedicated Rx Buffer Enable" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="BECE" description="Bit Error Corrected Enable" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="BEUE" description="Bit Error Uncorrected Enable" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ELOE" description="Error Logging Overflow Enable" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="EPE" description="Error Passive Enable" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="EWE" description="Warning Status Enable" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="BOE" description="Bus_Off Status Enable" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="WDIE" description="Watchdog Interrupt Enable" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="PEAE" description="Protocol Error in Arbitration Phase Enable" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="PEDE" description="Protocol Error in Data Phase Enable" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ARAE" description="Access to Reserved Address Enable" begin="29" end="29" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_ILS" width="32" page="1" offset="0x58" internal="0" description="MCAN Interrupt Line Select">
		<bitfield id="RF0NL" description="Rx FIFO 0 New Message Line" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="RF0WL" description="Rx FIFO 0 Watermark Reached Line" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="RF0FL" description="Rx FIFO 0 Full Line" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="RF0LL" description="Rx FIFO 0 Message Lost Line" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="RF1NL" description="Rx FIFO 1 New Message Line" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="RF1WL" description="Rx FIFO 1 Watermark Reached Line" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="RF1FL" description="Rx FIFO 1 Full Line" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="RF1LL" description="Rx FIFO 1 Message Lost Line" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="HPML" description="High Priority Message Line" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="TCL" description="Transmission Completed Line" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="TCFL" description="Transmission Cancellation Finished Line" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="TFEL" description="Tx FIFO Empty Line" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="TEFNL" description="Tx Event FIFO New Entry Line" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="TEFWL" description="Tx Event FIFO Watermark Reached Line" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="TEFFL" description="Tx Event FIFO Full Line" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="TEFLL" description="Tx Event FIFO Element Lost Line" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="TSWL" description="Timestamp Wraparound Line" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MRAFL" description="Message RAM Access Failure Line" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="TOOL" description="Timeout Occurred Line" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="DRXL" description="Message Stored to Dedicated Rx Buffer Line" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="BECL" description="Bit Error Corrected Line" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="BEUL" description="Bit Error Uncorrected Line" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ELOL" description="Error Logging Overflow Line" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="EPL" description="Error Passive Line" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="EWL" description="Warning Status Line" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="BOL" description="Bus_Off Status Line" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="WDIL" description="Watchdog Interrupt Line" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="PEAL" description="Protocol Error in Arbitration Phase Line" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="PEDL" description="Protocol Error in Data Phase Line" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ARAL" description="Access to Reserved Address Line" begin="29" end="29" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_ILE" width="32" page="1" offset="0x5C" internal="0" description="MCAN Interrupt Line Enable">
		<bitfield id="EINT0" description="Enable Interrupt Line 0" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="EINT1" description="Enable Interrupt Line 1" begin="1" end="1" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_GFC" width="32" page="1" offset="0x80" internal="0" description="MCAN Global Filter Configuration">
		<bitfield id="RRFE" description="Reject Remote Frames Extended" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="RRFS" description="Reject Remote Frames Standard" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ANFE" description="Accept Non-matching Frames Extended" begin="3" end="2" width="2" rwaccess="RW"/>
		<bitfield id="ANFS" description="Accept Non-matching Frames Standard" begin="5" end="4" width="2" rwaccess="RW"/>
	</register>
	<register id="MCAN_SIDFC" width="32" page="1" offset="0x84" internal="0" description="MCAN Standard ID Filter Configuration">
		<bitfield id="FLSSA" description="Filter List Standard Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
		<bitfield id="LSS" description="List Size Standard" begin="23" end="16" width="8" rwaccess="RW"/>
	</register>
	<register id="MCAN_XIDFC" width="32" page="1" offset="0x88" internal="0" description="MCAN Extended ID Filter Configuration">
		<bitfield id="FLESA" description="Filter List Extended Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
		<bitfield id="LSE" description="List Size Extended" begin="22" end="16" width="7" rwaccess="RW"/>
	</register>
	<register id="MCAN_XIDAM" width="32" page="1" offset="0x90" internal="0" description="MCAN Extended ID and Mask">
		<bitfield id="EIDM" description="Extended ID Mask" begin="28" end="0" width="29" rwaccess="RW"/>
	</register>
	<register id="MCAN_HPMS" width="32" page="1" offset="0x94" internal="0" description="MCAN High Priority Message Status">
		<bitfield id="BIDX" description="Buffer Index" begin="5" end="0" width="6" rwaccess="R"/>
		<bitfield id="MSI" description="Message Storage Indicator" begin="7" end="6" width="2" rwaccess="R"/>
		<bitfield id="FIDX" description="Filter Index" begin="14" end="8" width="7" rwaccess="R"/>
		<bitfield id="FLST" description="Filter List" begin="15" end="15" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_NDAT1" width="32" page="1" offset="0x98" internal="0" description="MCAN New Data 1">
		<bitfield id="ND0" description="New Data RX Buffer 0" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ND1" description="New Data RX Buffer 1" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ND2" description="New Data RX Buffer 2" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ND3" description="New Data RX Buffer 3" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="ND4" description="New Data RX Buffer 4" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ND5" description="New Data RX Buffer 5" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ND6" description="New Data RX Buffer 6" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="ND7" description="New Data RX Buffer 7" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="ND8" description="New Data RX Buffer 8" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="ND9" description="New Data RX Buffer 9" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="ND10" description="New Data RX Buffer 10" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="ND11" description="New Data RX Buffer 11" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="ND12" description="New Data RX Buffer 12" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ND13" description="New Data RX Buffer 13" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="ND14" description="New Data RX Buffer 14" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="ND15" description="New Data RX Buffer 15" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="ND16" description="New Data RX Buffer 16" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="ND17" description="New Data RX Buffer 17" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="ND18" description="New Data RX Buffer 18" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="ND19" description="New Data RX Buffer 19" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="ND20" description="New Data RX Buffer 20" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="ND21" description="New Data RX Buffer 21" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ND22" description="New Data RX Buffer 22" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="ND23" description="New Data RX Buffer 23" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="ND24" description="New Data RX Buffer 24" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="ND25" description="New Data RX Buffer 25" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="ND26" description="New Data RX Buffer 26" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="ND27" description="New Data RX Buffer 27" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="ND28" description="New Data RX Buffer 28" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ND29" description="New Data RX Buffer 29" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="ND30" description="New Data RX Buffer 30" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="ND31" description="New Data RX Buffer 31" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_NDAT2" width="32" page="1" offset="0x9C" internal="0" description="MCAN New Data 2">
		<bitfield id="ND32" description="New Data RX Buffer 32" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ND33" description="New Data RX Buffer 33" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ND34" description="New Data RX Buffer 34" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ND35" description="New Data RX Buffer 35" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="ND36" description="New Data RX Buffer 36" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ND37" description="New Data RX Buffer 37" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ND38" description="New Data RX Buffer 38" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="ND39" description="New Data RX Buffer 39" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="ND40" description="New Data RX Buffer 40" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="ND41" description="New Data RX Buffer 41" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="ND42" description="New Data RX Buffer 42" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="ND43" description="New Data RX Buffer 43" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="ND44" description="New Data RX Buffer 44" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ND45" description="New Data RX Buffer 45" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="ND46" description="New Data RX Buffer 46" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="ND47" description="New Data RX Buffer 47" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="ND48" description="New Data RX Buffer 48" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="ND49" description="New Data RX Buffer 49" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="ND50" description="New Data RX Buffer 50" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="ND51" description="New Data RX Buffer 51" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="ND52" description="New Data RX Buffer 52" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="ND53" description="New Data RX Buffer 53" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ND54" description="New Data RX Buffer 54" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="ND55" description="New Data RX Buffer 55" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="ND56" description="New Data RX Buffer 56" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="ND57" description="New Data RX Buffer 57" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="ND58" description="New Data RX Buffer 58" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="ND59" description="New Data RX Buffer 59" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="ND60" description="New Data RX Buffer 60" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ND61" description="New Data RX Buffer 61" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="ND62" description="New Data RX Buffer 62" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="ND63" description="New Data RX Buffer 63" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_RXF0C" width="32" page="1" offset="0xA0" internal="0" description="MCAN Rx FIFO 0 Configuration">
		<bitfield id="F0SA" description="Rx FIFO 0 Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
		<bitfield id="F0S" description="Rx FIFO 0 Size" begin="22" end="16" width="7" rwaccess="RW"/>
		<bitfield id="F0WM" description="Rx FIFO 0 Watermark" begin="30" end="24" width="7" rwaccess="RW"/>
		<bitfield id="F0OM" description="FIFO 0 Operation Mode" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_RXF0S" width="32" page="1" offset="0xA4" internal="0" description="MCAN Rx FIFO 0 Status">
		<bitfield id="F0FL" description="Rx FIFO 0 Fill Level" begin="6" end="0" width="7" rwaccess="R"/>
		<bitfield id="F0GI" description="Rx FIFO 0 Get Index" begin="13" end="8" width="6" rwaccess="R"/>
		<bitfield id="F0PI" description="Rx FIFO 0 Put Index" begin="21" end="16" width="6" rwaccess="R"/>
		<bitfield id="F0F" description="Rx FIFO 0 Full" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="RF0L" description="Rx FIFO 0 Message Lost" begin="25" end="25" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_RXF0A" width="32" page="1" offset="0xA8" internal="0" description="MCAN Rx FIFO 0 Acknowledge">
		<bitfield id="F0AI" description="Rx FIFO 0 Acknowledge Index" begin="5" end="0" width="6" rwaccess="RW"/>
	</register>
	<register id="MCAN_RXBC" width="32" page="1" offset="0xAC" internal="0" description="MCAN Rx Buffer Configuration">
		<bitfield id="RBSA" description="Rx Buffer Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
	</register>
	<register id="MCAN_RXF1C" width="32" page="1" offset="0xB0" internal="0" description="MCAN Rx FIFO 1 Configuration">
		<bitfield id="F1SA" description="Rx FIFO 1 Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
		<bitfield id="F1S" description="Rx FIFO 1 Size" begin="22" end="16" width="7" rwaccess="RW"/>
		<bitfield id="F1WM" description="Rx FIFO 1 Watermark" begin="30" end="24" width="7" rwaccess="RW"/>
		<bitfield id="F1OM" description="FIFO 1 Operation Mode" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_RXF1S" width="32" page="1" offset="0xB4" internal="0" description="MCAN Rx FIFO 1 Status">
		<bitfield id="F1FL" description="Rx FIFO 1 Fill Level" begin="6" end="0" width="7" rwaccess="R"/>
		<bitfield id="F1GI" description="Rx FIFO 1 Get Index" begin="13" end="8" width="6" rwaccess="R"/>
		<bitfield id="F1PI" description="Rx FIFO 1 Put Index" begin="21" end="16" width="6" rwaccess="R"/>
		<bitfield id="F1F" description="Rx FIFO 1 Full" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="RF1L" description="Rx FIFO 1 Message Lost" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="DMS" description="Debug Message Status" begin="31" end="30" width="2" rwaccess="R"/>
	</register>
	<register id="MCAN_RXF1A" width="32" page="1" offset="0xB8" internal="0" description="MCAN Rx FIFO 1 Acknowledge">
		<bitfield id="F1AI" description="Rx FIFO 1 Acknowledge Index" begin="5" end="0" width="6" rwaccess="RW"/>
	</register>
	<register id="MCAN_RXESC" width="32" page="1" offset="0xBC" internal="0" description="MCAN Rx Buffer / FIFO Element Size Configuration">
		<bitfield id="F0DS" description="Rx FIFO 0 Data Field Size" begin="2" end="0" width="3" rwaccess="RW"/>
		<bitfield id="F1DS" description="Rx FIFO 1 Data Field Size" begin="6" end="4" width="3" rwaccess="RW"/>
		<bitfield id="RBDS" description="Rx Buffer Data Field Size" begin="10" end="8" width="3" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXBC" width="32" page="1" offset="0xC0" internal="0" description="MCAN Tx Buffer Configuration">
		<bitfield id="TBSA" description="Tx Buffers Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
		<bitfield id="NDTB" description="Number of Dedicated Transmit Buffers" begin="21" end="16" width="6" rwaccess="RW"/>
		<bitfield id="TFQS" description="Transmit FIFO/Queue Size" begin="29" end="24" width="6" rwaccess="RW"/>
		<bitfield id="TFQM" description="Tx FIFO/Queue Mode" begin="30" end="30" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXFQS" width="32" page="1" offset="0xC4" internal="0" description="MCAN Tx FIFO / Queue Status">
		<bitfield id="TFFL" description="Tx FIFO Free Level" begin="5" end="0" width="6" rwaccess="R"/>
		<bitfield id="TFGI" description="Tx FIFO Get Index" begin="12" end="8" width="5" rwaccess="R"/>
		<bitfield id="TFQP" description="Tx FIFO/Queue Put Index" begin="20" end="16" width="5" rwaccess="R"/>
		<bitfield id="TFQF" description="Tx FIFO/Queue Full" begin="21" end="21" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_TXESC" width="32" page="1" offset="0xC8" internal="0" description="MCAN Tx Buffer Element Size Configuration">
		<bitfield id="TBDS" description="Tx Buffer Data Field Size" begin="2" end="0" width="3" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXBRP" width="32" page="1" offset="0xCC" internal="0" description="MCAN Tx Buffer Request Pending">
		<bitfield id="TRP0" description="Transmission Request Pending 0" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="TRP1" description="Transmission Request Pending 1" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="TRP2" description="Transmission Request Pending 2" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="TRP3" description="Transmission Request Pending 3" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="TRP4" description="Transmission Request Pending 4" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="TRP5" description="Transmission Request Pending 5" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="TRP6" description="Transmission Request Pending 6" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="TRP7" description="Transmission Request Pending 7" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="TRP8" description="Transmission Request Pending 8" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="TRP9" description="Transmission Request Pending 9" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="TRP10" description="Transmission Request Pending 10" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="TRP11" description="Transmission Request Pending 11" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="TRP12" description="Transmission Request Pending 12" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="TRP13" description="Transmission Request Pending 13" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="TRP14" description="Transmission Request Pending 14" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="TRP15" description="Transmission Request Pending 15" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="TRP16" description="Transmission Request Pending 16" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="TRP17" description="Transmission Request Pending 17" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="TRP18" description="Transmission Request Pending 18" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="TRP19" description="Transmission Request Pending 19" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="TRP20" description="Transmission Request Pending 20" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="TRP21" description="Transmission Request Pending 21" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="TRP22" description="Transmission Request Pending 22" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="TRP23" description="Transmission Request Pending 23" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="TRP24" description="Transmission Request Pending 24" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="TRP25" description="Transmission Request Pending 25" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="TRP26" description="Transmission Request Pending 26" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="TRP27" description="Transmission Request Pending 27" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="TRP28" description="Transmission Request Pending 28" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="TRP29" description="Transmission Request Pending 29" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="TRP30" description="Transmission Request Pending 30" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="TRP31" description="Transmission Request Pending 31" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_TXBAR" width="32" page="1" offset="0xD0" internal="0" description="MCAN Tx Buffer Add Request">
		<bitfield id="AR0" description="Add Request 0" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="AR1" description="Add Request 1" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="AR2" description="Add Request 2" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="AR3" description="Add Request 3" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="AR4" description="Add Request 4" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="AR5" description="Add Request 5" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="AR6" description="Add Request 6" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="AR7" description="Add Request 7" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="AR8" description="Add Request 8" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="AR9" description="Add Request 9" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="AR10" description="Add Request 10" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="AR11" description="Add Request 11" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="AR12" description="Add Request 12" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="AR13" description="Add Request 13" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="AR14" description="Add Request 14" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="AR15" description="Add Request 15" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="AR16" description="Add Request 16" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="AR17" description="Add Request 17" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="AR18" description="Add Request 18" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="AR19" description="Add Request 19" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="AR20" description="Add Request 20" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="AR21" description="Add Request 21" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="AR22" description="Add Request 22" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="AR23" description="Add Request 23" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="AR24" description="Add Request 24" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="AR25" description="Add Request 25" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="AR26" description="Add Request 26" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="AR27" description="Add Request 27" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="AR28" description="Add Request 28" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="AR29" description="Add Request 29" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="AR30" description="Add Request 30" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="AR31" description="Add Request 31" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXBCR" width="32" page="1" offset="0xD4" internal="0" description="MCAN Tx Buffer Cancellation Request">
		<bitfield id="CR0" description="Cancellation Request 0" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CR1" description="Cancellation Request 1" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CR2" description="Cancellation Request 2" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CR3" description="Cancellation Request 3" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CR4" description="Cancellation Request 4" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CR5" description="Cancellation Request 5" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CR6" description="Cancellation Request 6" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CR7" description="Cancellation Request 7" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CR8" description="Cancellation Request 8" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CR9" description="Cancellation Request 9" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CR10" description="Cancellation Request 10" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CR11" description="Cancellation Request 11" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CR12" description="Cancellation Request 12" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CR13" description="Cancellation Request 13" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CR14" description="Cancellation Request 14" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CR15" description="Cancellation Request 15" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CR16" description="Cancellation Request 16" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CR17" description="Cancellation Request 17" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CR18" description="Cancellation Request 18" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CR19" description="Cancellation Request 19" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CR20" description="Cancellation Request 20" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CR21" description="Cancellation Request 21" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CR22" description="Cancellation Request 22" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CR23" description="Cancellation Request 23" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CR24" description="Cancellation Request 24" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CR25" description="Cancellation Request 25" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CR26" description="Cancellation Request 26" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CR27" description="Cancellation Request 27" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CR28" description="Cancellation Request 28" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CR29" description="Cancellation Request 29" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CR30" description="Cancellation Request 30" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CR31" description="Cancellation Request 31" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXBTO" width="32" page="1" offset="0xD8" internal="0" description="MCAN Tx Buffer Transmission Occurred">
		<bitfield id="TO0" description="Transmission Occurred 0" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="TO1" description="Transmission Occurred 1" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="TO2" description="Transmission Occurred 2" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="TO3" description="Transmission Occurred 3" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="TO4" description="Transmission Occurred 4" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="TO5" description="Transmission Occurred 5" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="TO6" description="Transmission Occurred 6" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="TO7" description="Transmission Occurred 7" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="TO8" description="Transmission Occurred 8" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="TO9" description="Transmission Occurred 9" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="TO10" description="Transmission Occurred 10" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="TO11" description="Transmission Occurred 11" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="TO12" description="Transmission Occurred 12" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="TO13" description="Transmission Occurred 13" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="TO14" description="Transmission Occurred 14" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="TO15" description="Transmission Occurred 15" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="TO16" description="Transmission Occurred 16" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="TO17" description="Transmission Occurred 17" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="TO18" description="Transmission Occurred 18" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="TO19" description="Transmission Occurred 19" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="TO20" description="Transmission Occurred 20" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="TO21" description="Transmission Occurred 21" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="TO22" description="Transmission Occurred 22" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="TO23" description="Transmission Occurred 23" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="TO24" description="Transmission Occurred 24" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="TO25" description="Transmission Occurred 25" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="TO26" description="Transmission Occurred 26" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="TO27" description="Transmission Occurred 27" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="TO28" description="Transmission Occurred 28" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="TO29" description="Transmission Occurred 29" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="TO30" description="Transmission Occurred 30" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="TO31" description="Transmission Occurred 31" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_TXBCF" width="32" page="1" offset="0xDC" internal="0" description="MCAN Tx Buffer Cancellation Finished">
		<bitfield id="CF0" description="Cancellation Finished 0" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CF1" description="Cancellation Finished 1" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="CF2" description="Cancellation Finished 2" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="CF3" description="Cancellation Finished 3" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CF4" description="Cancellation Finished 4" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="CF5" description="Cancellation Finished 5" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="CF6" description="Cancellation Finished 6" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="CF7" description="Cancellation Finished 7" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="CF8" description="Cancellation Finished 8" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CF9" description="Cancellation Finished 9" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CF10" description="Cancellation Finished 10" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="CF11" description="Cancellation Finished 11" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="CF12" description="Cancellation Finished 12" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="CF13" description="Cancellation Finished 13" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CF14" description="Cancellation Finished 14" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="CF15" description="Cancellation Finished 15" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="CF16" description="Cancellation Finished 16" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="CF17" description="Cancellation Finished 17" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="CF18" description="Cancellation Finished 18" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="CF19" description="Cancellation Finished 19" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="CF20" description="Cancellation Finished 20" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="CF21" description="Cancellation Finished 21" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="CF22" description="Cancellation Finished 22" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="CF23" description="Cancellation Finished 23" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="CF24" description="Cancellation Finished 24" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="CF25" description="Cancellation Finished 25" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="CF26" description="Cancellation Finished 26" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="CF27" description="Cancellation Finished 27" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="CF28" description="Cancellation Finished 28" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="CF29" description="Cancellation Finished 29" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="CF30" description="Cancellation Finished 30" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="CF31" description="Cancellation Finished 31" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_TXBTIE" width="32" page="1" offset="0xE0" internal="0" description="MCAN Tx Buffer Transmission Interrupt Enable">
		<bitfield id="TIE0" description="Transmission Interrupt Enable 0" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="TIE1" description="Transmission Interrupt Enable 1" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="TIE2" description="Transmission Interrupt Enable 2" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="TIE3" description="Transmission Interrupt Enable 3" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="TIE4" description="Transmission Interrupt Enable 4" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="TIE5" description="Transmission Interrupt Enable 5" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="TIE6" description="Transmission Interrupt Enable 6" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="TIE7" description="Transmission Interrupt Enable 7" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="TIE8" description="Transmission Interrupt Enable 8" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="TIE9" description="Transmission Interrupt Enable 9" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="TIE10" description="Transmission Interrupt Enable 10" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="TIE11" description="Transmission Interrupt Enable 11" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="TIE12" description="Transmission Interrupt Enable 12" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="TIE13" description="Transmission Interrupt Enable 13" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="TIE14" description="Transmission Interrupt Enable 14" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="TIE15" description="Transmission Interrupt Enable 15" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="TIE16" description="Transmission Interrupt Enable 16" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="TIE17" description="Transmission Interrupt Enable 17" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="TIE18" description="Transmission Interrupt Enable 18" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="TIE19" description="Transmission Interrupt Enable 19" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="TIE20" description="Transmission Interrupt Enable 20" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="TIE21" description="Transmission Interrupt Enable 21" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="TIE22" description="Transmission Interrupt Enable 22" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="TIE23" description="Transmission Interrupt Enable 23" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="TIE24" description="Transmission Interrupt Enable 24" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="TIE25" description="Transmission Interrupt Enable 25" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="TIE26" description="Transmission Interrupt Enable 26" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="TIE27" description="Transmission Interrupt Enable 27" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="TIE28" description="Transmission Interrupt Enable 28" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="TIE29" description="Transmission Interrupt Enable 29" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="TIE30" description="Transmission Interrupt Enable 30" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="TIE31" description="Transmission Interrupt Enable 31" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXBCIE" width="32" page="1" offset="0xE4" internal="0" description="MCAN Tx Buffer Cancellation Finished Interrupt Enable">
		<bitfield id="CFIE0" description="Cancellation Finished Interrupt Enable 0" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CFIE1" description="Cancellation Finished Interrupt Enable 1" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CFIE2" description="Cancellation Finished Interrupt Enable 2" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CFIE3" description="Cancellation Finished Interrupt Enable 3" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CFIE4" description="Cancellation Finished Interrupt Enable 4" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CFIE5" description="Cancellation Finished Interrupt Enable 5" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CFIE6" description="Cancellation Finished Interrupt Enable 6" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CFIE7" description="Cancellation Finished Interrupt Enable 7" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CFIE8" description="Cancellation Finished Interrupt Enable 8" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CFIE9" description="Cancellation Finished Interrupt Enable 9" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CFIE10" description="Cancellation Finished Interrupt Enable 10" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CFIE11" description="Cancellation Finished Interrupt Enable 11" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CFIE12" description="Cancellation Finished Interrupt Enable 12" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CFIE13" description="Cancellation Finished Interrupt Enable 13" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CFIE14" description="Cancellation Finished Interrupt Enable 14" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CFIE15" description="Cancellation Finished Interrupt Enable 15" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CFIE16" description="Cancellation Finished Interrupt Enable 16" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CFIE17" description="Cancellation Finished Interrupt Enable 17" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CFIE18" description="Cancellation Finished Interrupt Enable 18" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CFIE19" description="Cancellation Finished Interrupt Enable 19" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CFIE20" description="Cancellation Finished Interrupt Enable 20" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CFIE21" description="Cancellation Finished Interrupt Enable 21" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CFIE22" description="Cancellation Finished Interrupt Enable 22" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CFIE23" description="Cancellation Finished Interrupt Enable 23" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CFIE24" description="Cancellation Finished Interrupt Enable 24" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CFIE25" description="Cancellation Finished Interrupt Enable 25" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CFIE26" description="Cancellation Finished Interrupt Enable 26" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CFIE27" description="Cancellation Finished Interrupt Enable 27" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CFIE28" description="Cancellation Finished Interrupt Enable 28" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CFIE29" description="Cancellation Finished Interrupt Enable 29" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CFIE30" description="Cancellation Finished Interrupt Enable 30" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CFIE31" description="Cancellation Finished Interrupt Enable 31" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXEFC" width="32" page="1" offset="0xF0" internal="0" description="MCAN Tx Event FIFO Configuration">
		<bitfield id="EFSA" description="Event FIFO Start Address" begin="15" end="2" width="14" rwaccess="RW"/>
		<bitfield id="EFS" description="Event FIFO Size" begin="21" end="16" width="6" rwaccess="RW"/>
		<bitfield id="EFWM" description="Event FIFO Watermark" begin="29" end="24" width="6" rwaccess="RW"/>
	</register>
	<register id="MCAN_TXEFS" width="32" page="1" offset="0xF4" internal="0" description="MCAN Tx Event FIFO Status">
		<bitfield id="EFFL" description="Event FIFO Fill Level" begin="5" end="0" width="6" rwaccess="R"/>
		<bitfield id="EFGI" description="Event FIFO Get Index" begin="12" end="8" width="5" rwaccess="R"/>
		<bitfield id="EFPI" description="Event FIFO Put Index" begin="20" end="16" width="5" rwaccess="R"/>
		<bitfield id="EFF" description="Event FIFO Full" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="TEFL" description="Tx Event FIFO Element Lost" begin="25" end="25" width="1" rwaccess="R"/>
	</register>
	<register id="MCAN_TXEFA" width="32" page="1" offset="0xF8" internal="0" description="MCAN Tx Event FIFO Acknowledge">
		<bitfield id="EFAI" description="Event FIFO Acknowledge Index" begin="4" end="0" width="5" rwaccess="RW"/>
	</register>
</module>
