
den4ik_deeplom.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001c8  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080002f8  08000300  00010300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080002f8  080002f8  00010300  2**0
                  CONTENTS
  4 .ARM          00000000  080002f8  080002f8  00010300  2**0
                  CONTENTS
  5 .preinit_array 00000000  080002f8  08000300  00010300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080002f8  080002f8  000102f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080002fc  080002fc  000102fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000300  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000300  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010300  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000021b  00000000  00000000  00010329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000cb  00000000  00000000  00010544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000050  00000000  00000000  00010610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000038  00000000  00000000  00010660  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010ce9  00000000  00000000  00010698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000007af  00000000  00000000  00021381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000583e8  00000000  00000000  00021b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00079f18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000078  00000000  00000000  00079f68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	080002e0 	.word	0x080002e0

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	080002e0 	.word	0x080002e0

08000170 <initClk>:
#include <stdint.h>
#include "main.h"

void initClk(void)
{
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	// Enable HSI
	RCC->CR |= RCC_CR_HSION;
 8000174:	4b2e      	ldr	r3, [pc, #184]	; (8000230 <initClk+0xc0>)
 8000176:	681b      	ldr	r3, [r3, #0]
 8000178:	4a2d      	ldr	r2, [pc, #180]	; (8000230 <initClk+0xc0>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSIRDY)){};
 8000180:	bf00      	nop
 8000182:	4b2b      	ldr	r3, [pc, #172]	; (8000230 <initClk+0xc0>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	f003 0302 	and.w	r3, r3, #2
 800018a:	2b00      	cmp	r3, #0
 800018c:	d0f9      	beq.n	8000182 <initClk+0x12>
	// Enable Prefetch Buffer
	FLASH->ACR |= FLASH_ACR_PRFTBE;
 800018e:	4b29      	ldr	r3, [pc, #164]	; (8000234 <initClk+0xc4>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	4a28      	ldr	r2, [pc, #160]	; (8000234 <initClk+0xc4>)
 8000194:	f043 0310 	orr.w	r3, r3, #16
 8000198:	6013      	str	r3, [r2, #0]
	// Flash 2 wait state
	FLASH->ACR &= ~FLASH_ACR_LATENCY;
 800019a:	4b26      	ldr	r3, [pc, #152]	; (8000234 <initClk+0xc4>)
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	4a25      	ldr	r2, [pc, #148]	; (8000234 <initClk+0xc4>)
 80001a0:	f023 0307 	bic.w	r3, r3, #7
 80001a4:	6013      	str	r3, [r2, #0]
	FLASH->ACR |= FLASH_ACR_LATENCY_2;
 80001a6:	4b23      	ldr	r3, [pc, #140]	; (8000234 <initClk+0xc4>)
 80001a8:	681b      	ldr	r3, [r3, #0]
 80001aa:	4a22      	ldr	r2, [pc, #136]	; (8000234 <initClk+0xc4>)
 80001ac:	f043 0304 	orr.w	r3, r3, #4
 80001b0:	6013      	str	r3, [r2, #0]
	// HCLK = SYSCLK
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80001b2:	4b1f      	ldr	r3, [pc, #124]	; (8000230 <initClk+0xc0>)
 80001b4:	4a1e      	ldr	r2, [pc, #120]	; (8000230 <initClk+0xc0>)
 80001b6:	685b      	ldr	r3, [r3, #4]
 80001b8:	6053      	str	r3, [r2, #4]
	// PCLK2 = HCLK
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 80001ba:	4b1d      	ldr	r3, [pc, #116]	; (8000230 <initClk+0xc0>)
 80001bc:	4a1c      	ldr	r2, [pc, #112]	; (8000230 <initClk+0xc0>)
 80001be:	685b      	ldr	r3, [r3, #4]
 80001c0:	6053      	str	r3, [r2, #4]
	// PCLK1 = HCLK/2
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 80001c2:	4b1b      	ldr	r3, [pc, #108]	; (8000230 <initClk+0xc0>)
 80001c4:	685b      	ldr	r3, [r3, #4]
 80001c6:	4a1a      	ldr	r2, [pc, #104]	; (8000230 <initClk+0xc0>)
 80001c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80001cc:	6053      	str	r3, [r2, #4]
	// PLL configuration: PLLCLK = HSI/2 * 16 = 64 MHz
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 80001ce:	4b18      	ldr	r3, [pc, #96]	; (8000230 <initClk+0xc0>)
 80001d0:	685b      	ldr	r3, [r3, #4]
 80001d2:	4a17      	ldr	r2, [pc, #92]	; (8000230 <initClk+0xc0>)
 80001d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001d8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLMULL16;
 80001da:	4b15      	ldr	r3, [pc, #84]	; (8000230 <initClk+0xc0>)
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	4a14      	ldr	r2, [pc, #80]	; (8000230 <initClk+0xc0>)
 80001e0:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80001e4:	6053      	str	r3, [r2, #4]
	// Enable PLL
	RCC->CR |= RCC_CR_PLLON;
 80001e6:	4b12      	ldr	r3, [pc, #72]	; (8000230 <initClk+0xc0>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a11      	ldr	r2, [pc, #68]	; (8000230 <initClk+0xc0>)
 80001ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001f0:	6013      	str	r3, [r2, #0]
	// Wait till PLL is ready
	while((RCC->CR & RCC_CR_PLLRDY) == 0) {};
 80001f2:	bf00      	nop
 80001f4:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <initClk+0xc0>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d0f9      	beq.n	80001f4 <initClk+0x84>
	// Select PLL as system clock source
	RCC->CFGR &= ~RCC_CFGR_SW;
 8000200:	4b0b      	ldr	r3, [pc, #44]	; (8000230 <initClk+0xc0>)
 8000202:	685b      	ldr	r3, [r3, #4]
 8000204:	4a0a      	ldr	r2, [pc, #40]	; (8000230 <initClk+0xc0>)
 8000206:	f023 0303 	bic.w	r3, r3, #3
 800020a:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 800020c:	4b08      	ldr	r3, [pc, #32]	; (8000230 <initClk+0xc0>)
 800020e:	685b      	ldr	r3, [r3, #4]
 8000210:	4a07      	ldr	r2, [pc, #28]	; (8000230 <initClk+0xc0>)
 8000212:	f043 0302 	orr.w	r3, r3, #2
 8000216:	6053      	str	r3, [r2, #4]
	// Wait till PLL is used as system clock source
	while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL){};
 8000218:	bf00      	nop
 800021a:	4b05      	ldr	r3, [pc, #20]	; (8000230 <initClk+0xc0>)
 800021c:	685b      	ldr	r3, [r3, #4]
 800021e:	f003 030c 	and.w	r3, r3, #12
 8000222:	2b08      	cmp	r3, #8
 8000224:	d1f9      	bne.n	800021a <initClk+0xaa>
}
 8000226:	bf00      	nop
 8000228:	bf00      	nop
 800022a:	46bd      	mov	sp, r7
 800022c:	bc80      	pop	{r7}
 800022e:	4770      	bx	lr
 8000230:	40021000 	.word	0x40021000
 8000234:	40022000 	.word	0x40022000

08000238 <main>:

int main(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	initClk();
 800023c:	f7ff ff98 	bl	8000170 <initClk>
    /* Loop forever */
	for(;;);
 8000240:	e7fe      	b.n	8000240 <main+0x8>
	...

08000244 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000244:	480d      	ldr	r0, [pc, #52]	; (800027c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000246:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000248:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800024c:	480c      	ldr	r0, [pc, #48]	; (8000280 <LoopForever+0x6>)
  ldr r1, =_edata
 800024e:	490d      	ldr	r1, [pc, #52]	; (8000284 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000250:	4a0d      	ldr	r2, [pc, #52]	; (8000288 <LoopForever+0xe>)
  movs r3, #0
 8000252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000254:	e002      	b.n	800025c <LoopCopyDataInit>

08000256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800025a:	3304      	adds	r3, #4

0800025c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800025c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800025e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000260:	d3f9      	bcc.n	8000256 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000262:	4a0a      	ldr	r2, [pc, #40]	; (800028c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000264:	4c0a      	ldr	r4, [pc, #40]	; (8000290 <LoopForever+0x16>)
  movs r3, #0
 8000266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000268:	e001      	b.n	800026e <LoopFillZerobss>

0800026a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800026a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800026c:	3204      	adds	r2, #4

0800026e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800026e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000270:	d3fb      	bcc.n	800026a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000272:	f000 f811 	bl	8000298 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000276:	f7ff ffdf 	bl	8000238 <main>

0800027a <LoopForever>:

LoopForever:
  b LoopForever
 800027a:	e7fe      	b.n	800027a <LoopForever>
  ldr   r0, =_estack
 800027c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000280:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000284:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000288:	08000300 	.word	0x08000300
  ldr r2, =_sbss
 800028c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000290:	2000001c 	.word	0x2000001c

08000294 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000294:	e7fe      	b.n	8000294 <ADC1_2_IRQHandler>
	...

08000298 <__libc_init_array>:
 8000298:	b570      	push	{r4, r5, r6, lr}
 800029a:	2600      	movs	r6, #0
 800029c:	4d0c      	ldr	r5, [pc, #48]	; (80002d0 <__libc_init_array+0x38>)
 800029e:	4c0d      	ldr	r4, [pc, #52]	; (80002d4 <__libc_init_array+0x3c>)
 80002a0:	1b64      	subs	r4, r4, r5
 80002a2:	10a4      	asrs	r4, r4, #2
 80002a4:	42a6      	cmp	r6, r4
 80002a6:	d109      	bne.n	80002bc <__libc_init_array+0x24>
 80002a8:	f000 f81a 	bl	80002e0 <_init>
 80002ac:	2600      	movs	r6, #0
 80002ae:	4d0a      	ldr	r5, [pc, #40]	; (80002d8 <__libc_init_array+0x40>)
 80002b0:	4c0a      	ldr	r4, [pc, #40]	; (80002dc <__libc_init_array+0x44>)
 80002b2:	1b64      	subs	r4, r4, r5
 80002b4:	10a4      	asrs	r4, r4, #2
 80002b6:	42a6      	cmp	r6, r4
 80002b8:	d105      	bne.n	80002c6 <__libc_init_array+0x2e>
 80002ba:	bd70      	pop	{r4, r5, r6, pc}
 80002bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80002c0:	4798      	blx	r3
 80002c2:	3601      	adds	r6, #1
 80002c4:	e7ee      	b.n	80002a4 <__libc_init_array+0xc>
 80002c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80002ca:	4798      	blx	r3
 80002cc:	3601      	adds	r6, #1
 80002ce:	e7f2      	b.n	80002b6 <__libc_init_array+0x1e>
 80002d0:	080002f8 	.word	0x080002f8
 80002d4:	080002f8 	.word	0x080002f8
 80002d8:	080002f8 	.word	0x080002f8
 80002dc:	080002fc 	.word	0x080002fc

080002e0 <_init>:
 80002e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002e2:	bf00      	nop
 80002e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002e6:	bc08      	pop	{r3}
 80002e8:	469e      	mov	lr, r3
 80002ea:	4770      	bx	lr

080002ec <_fini>:
 80002ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002ee:	bf00      	nop
 80002f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80002f2:	bc08      	pop	{r3}
 80002f4:	469e      	mov	lr, r3
 80002f6:	4770      	bx	lr
