bind reg_int_sim
 i_reg_int_sim v_reg_int_sim(
.MAC_rx_add_prom_add(MAC_rx_add_prom_add),
.broadcast_MAX(broadcast_MAX),
.RX_MIN_LENGTH(RX_MIN_LENGTH),
.MAC_tx_add_prom_wr(MAC_tx_add_prom_wr),
.RX_IFG_SET(RX_IFG_SET),
.xoff_cpu(xoff_cpu),
.CPU_rd_addr(CPU_rd_addr),
.CRC_chk_en(CRC_chk_en),
.Speed(Speed),
.Tx_Lwmark(Tx_Lwmark),
.Busy(Busy),
.MAC_rx_add_chk_en(MAC_rx_add_chk_en),
.broadcast_filter_en(broadcast_filter_en),
.CPU_rd_dout(CPU_rd_dout),
.CPU_rd_apply(CPU_rd_apply),
.Prsd(Prsd),
.Tx_Hwmark(Tx_Hwmark),
.RX_APPEND_CRC(RX_APPEND_CRC),
.pause_quanta_set(pause_quanta_set),
.MAC_rx_add_prom_wr(MAC_rx_add_prom_wr),
.IFGset(IFGset),
.Clk_reg(Clk_reg),
.LinkFail(LinkFail),
.Line_loop_en(Line_loop_en),
.Reset(Reset),
.Nvalid(Nvalid),
.MaxRetry(MaxRetry),
.UpdateMIIRX_DATAReg(UpdateMIIRX_DATAReg),
.xon_cpu(xon_cpu),
.RX_MAX_LENGTH(RX_MAX_LENGTH),
.FullDuplex(FullDuplex),
.CPU_rd_grant(CPU_rd_grant),
.pause_frame_send_en(pause_frame_send_en),
.MAC_tx_add_prom_data(MAC_tx_add_prom_data),
.MAC_tx_add_prom_add(MAC_tx_add_prom_add),
.MAC_tx_add_en(MAC_tx_add_en),
.MAC_rx_add_prom_data(MAC_rx_add_prom_data),
.tx_pause_en(tx_pause_en)
);