A 4-bit parallel register is shown in figure 3-28. The data inputs are A, B, C, and D. The FFs store
the data until it is needed. AND gates 5, 6, 7, and 8 are the transfer gates.
