12:29:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\temp_xsdb_launch_script.tcl
12:29:29 INFO  : XSCT server has started successfully.
12:29:29 INFO  : plnx-install-location is set to ''
12:29:29 INFO  : Successfully done setting XSCT server connection channel  
12:29:29 INFO  : Successfully done setting workspace for the tool. 
12:29:29 INFO  : Successfully done query RDI_DATADIR 
12:29:29 INFO  : Registering command handlers for Vitis TCF services
12:43:48 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:46:06 INFO  : 'jtag frequency' command is executed.
12:46:06 INFO  : Context for 'APU' is selected.
12:46:06 INFO  : System reset is completed.
12:46:09 INFO  : 'after 3000' command is executed.
12:46:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:46:11 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:46:11 INFO  : Context for 'APU' is selected.
12:46:11 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:46:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:46:11 INFO  : Context for 'APU' is selected.
12:46:11 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:46:11 INFO  : 'ps7_init' command is executed.
12:46:11 INFO  : 'ps7_post_config' command is executed.
12:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:11 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:46:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:46:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:11 INFO  : Memory regions updated for context APU
12:46:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:46:11 INFO  : 'con' command is executed.
12:46:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:46:12 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:48:24 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:48:38 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:48:53 INFO  : Disconnected from the channel tcfchan#2.
12:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:48:54 INFO  : 'jtag frequency' command is executed.
12:48:54 INFO  : Context for 'APU' is selected.
12:48:54 INFO  : System reset is completed.
12:48:57 INFO  : 'after 3000' command is executed.
12:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:48:58 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:48:58 INFO  : Context for 'APU' is selected.
12:48:59 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:48:59 INFO  : Context for 'APU' is selected.
12:48:59 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:48:59 INFO  : 'ps7_init' command is executed.
12:48:59 INFO  : 'ps7_post_config' command is executed.
12:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:59 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:59 INFO  : Memory regions updated for context APU
12:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:59 INFO  : 'con' command is executed.
12:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:48:59 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:51:46 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:51:54 INFO  : Disconnected from the channel tcfchan#3.
12:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:54 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:51:54 INFO  : 'jtag frequency' command is executed.
12:51:54 INFO  : Context for 'APU' is selected.
12:51:54 INFO  : System reset is completed.
12:51:57 INFO  : 'after 3000' command is executed.
12:51:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:51:59 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:51:59 INFO  : Context for 'APU' is selected.
12:51:59 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:51:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:59 INFO  : Context for 'APU' is selected.
12:51:59 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:51:59 INFO  : 'ps7_init' command is executed.
12:51:59 INFO  : 'ps7_post_config' command is executed.
12:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:59 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:59 INFO  : Memory regions updated for context APU
12:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:59 INFO  : 'con' command is executed.
12:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:51:59 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:55:38 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:55:44 INFO  : Disconnected from the channel tcfchan#4.
12:55:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:55:45 INFO  : 'jtag frequency' command is executed.
12:55:45 INFO  : Context for 'APU' is selected.
12:55:45 INFO  : System reset is completed.
12:55:48 INFO  : 'after 3000' command is executed.
12:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:55:49 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:55:49 INFO  : Context for 'APU' is selected.
12:55:49 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:55:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:49 INFO  : Context for 'APU' is selected.
12:55:50 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:55:50 INFO  : 'ps7_init' command is executed.
12:55:50 INFO  : 'ps7_post_config' command is executed.
12:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:50 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:50 INFO  : Memory regions updated for context APU
12:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:50 INFO  : 'con' command is executed.
12:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:50 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:56:01 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:56:08 INFO  : Disconnected from the channel tcfchan#5.
12:56:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:08 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:56:08 INFO  : 'jtag frequency' command is executed.
12:56:08 INFO  : Context for 'APU' is selected.
12:56:08 INFO  : System reset is completed.
12:56:11 INFO  : 'after 3000' command is executed.
12:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:56:13 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:56:13 INFO  : Context for 'APU' is selected.
12:56:13 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:56:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:13 INFO  : Context for 'APU' is selected.
12:56:13 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:56:13 INFO  : 'ps7_init' command is executed.
12:56:13 INFO  : 'ps7_post_config' command is executed.
12:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:13 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:13 INFO  : Memory regions updated for context APU
12:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:14 INFO  : 'con' command is executed.
12:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:14 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:56:24 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:56:37 INFO  : Disconnected from the channel tcfchan#6.
12:56:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:56:37 INFO  : 'jtag frequency' command is executed.
12:56:37 INFO  : Context for 'APU' is selected.
12:56:37 INFO  : System reset is completed.
12:56:40 INFO  : 'after 3000' command is executed.
12:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:56:42 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:56:42 INFO  : Context for 'APU' is selected.
12:56:42 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:42 INFO  : Context for 'APU' is selected.
12:56:42 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:56:42 INFO  : 'ps7_init' command is executed.
12:56:42 INFO  : 'ps7_post_config' command is executed.
12:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:42 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:42 INFO  : Memory regions updated for context APU
12:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:42 INFO  : 'con' command is executed.
12:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:56:42 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:56:49 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:56:56 INFO  : Disconnected from the channel tcfchan#7.
12:56:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:56:57 INFO  : 'jtag frequency' command is executed.
12:56:57 INFO  : Context for 'APU' is selected.
12:56:57 INFO  : System reset is completed.
12:57:00 INFO  : 'after 3000' command is executed.
12:57:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:57:01 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:57:01 INFO  : Context for 'APU' is selected.
12:57:01 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:57:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:02 INFO  : Context for 'APU' is selected.
12:57:02 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:57:02 INFO  : 'ps7_init' command is executed.
12:57:02 INFO  : 'ps7_post_config' command is executed.
12:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:02 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:02 INFO  : Memory regions updated for context APU
12:57:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:02 INFO  : 'con' command is executed.
12:57:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:02 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:57:07 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:57:13 INFO  : Disconnected from the channel tcfchan#8.
12:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:14 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:57:14 INFO  : 'jtag frequency' command is executed.
12:57:14 INFO  : Context for 'APU' is selected.
12:57:14 INFO  : System reset is completed.
12:57:17 INFO  : 'after 3000' command is executed.
12:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:57:18 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:57:18 INFO  : Context for 'APU' is selected.
12:57:18 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:18 INFO  : Context for 'APU' is selected.
12:57:18 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:57:19 INFO  : 'ps7_init' command is executed.
12:57:19 INFO  : 'ps7_post_config' command is executed.
12:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:19 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:19 INFO  : Memory regions updated for context APU
12:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:19 INFO  : 'con' command is executed.
12:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:19 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:57:28 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:57:40 INFO  : Disconnected from the channel tcfchan#9.
12:57:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:57:40 INFO  : 'jtag frequency' command is executed.
12:57:40 INFO  : Context for 'APU' is selected.
12:57:40 INFO  : System reset is completed.
12:57:43 INFO  : 'after 3000' command is executed.
12:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:57:44 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:57:44 INFO  : Context for 'APU' is selected.
12:57:45 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:45 INFO  : Context for 'APU' is selected.
12:57:45 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:57:45 INFO  : 'ps7_init' command is executed.
12:57:45 INFO  : 'ps7_post_config' command is executed.
12:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:45 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:45 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:45 INFO  : Memory regions updated for context APU
12:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:45 INFO  : 'con' command is executed.
12:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:57:45 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:57:52 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:57:58 INFO  : Disconnected from the channel tcfchan#10.
12:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:57:58 INFO  : 'jtag frequency' command is executed.
12:57:58 INFO  : Context for 'APU' is selected.
12:57:59 INFO  : System reset is completed.
12:58:02 INFO  : 'after 3000' command is executed.
12:58:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:58:03 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:58:03 INFO  : Context for 'APU' is selected.
12:58:03 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:03 INFO  : Context for 'APU' is selected.
12:58:03 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:58:03 INFO  : 'ps7_init' command is executed.
12:58:03 INFO  : 'ps7_post_config' command is executed.
12:58:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:04 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:04 INFO  : Memory regions updated for context APU
12:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:04 INFO  : 'con' command is executed.
12:58:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:04 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:58:14 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
12:58:25 INFO  : Disconnected from the channel tcfchan#11.
12:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
12:58:26 INFO  : 'jtag frequency' command is executed.
12:58:26 INFO  : Context for 'APU' is selected.
12:58:26 INFO  : System reset is completed.
12:58:29 INFO  : 'after 3000' command is executed.
12:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
12:58:30 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
12:58:30 INFO  : Context for 'APU' is selected.
12:58:30 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
12:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:31 INFO  : Context for 'APU' is selected.
12:58:31 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
12:58:31 INFO  : 'ps7_init' command is executed.
12:58:31 INFO  : 'ps7_post_config' command is executed.
12:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:31 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:31 INFO  : Memory regions updated for context APU
12:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:31 INFO  : 'con' command is executed.
12:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:58:31 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
12:59:57 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:00:06 INFO  : 'jtag frequency' command is executed.
13:00:06 INFO  : Context for 'APU' is selected.
13:00:06 INFO  : System reset is completed.
13:00:09 INFO  : 'after 3000' command is executed.
13:00:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:00:10 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:00:10 INFO  : Context for 'APU' is selected.
13:00:10 INFO  : Disconnected from the channel tcfchan#12.
13:00:10 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
----------------End of Script----------------

13:00:10 ERROR : Invalid target. Use "connect" command to connect to hw_server/TCF agent
13:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:00:18 INFO  : 'jtag frequency' command is executed.
13:00:18 INFO  : Context for 'APU' is selected.
13:00:18 INFO  : System reset is completed.
13:00:21 INFO  : 'after 3000' command is executed.
13:00:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:00:23 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:00:23 INFO  : Context for 'APU' is selected.
13:00:23 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:00:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:23 INFO  : Context for 'APU' is selected.
13:00:23 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:00:23 INFO  : 'ps7_init' command is executed.
13:00:23 INFO  : 'ps7_post_config' command is executed.
13:00:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:23 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:24 INFO  : Memory regions updated for context APU
13:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:24 INFO  : 'con' command is executed.
13:00:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:00:24 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:00:32 INFO  : Disconnected from the channel tcfchan#13.
13:00:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:00:33 INFO  : 'jtag frequency' command is executed.
13:00:33 INFO  : Context for 'APU' is selected.
13:00:33 INFO  : System reset is completed.
13:00:36 INFO  : 'after 3000' command is executed.
13:00:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:00:38 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:00:38 INFO  : Context for 'APU' is selected.
13:00:38 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:00:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:38 INFO  : Context for 'APU' is selected.
13:00:38 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:00:38 INFO  : 'ps7_init' command is executed.
13:00:38 INFO  : 'ps7_post_config' command is executed.
13:00:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:38 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:38 INFO  : Memory regions updated for context APU
13:00:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:39 INFO  : 'con' command is executed.
13:00:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:00:39 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:03:15 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:03:26 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:03:35 INFO  : Disconnected from the channel tcfchan#14.
13:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:03:36 INFO  : 'jtag frequency' command is executed.
13:03:36 INFO  : Context for 'APU' is selected.
13:03:36 INFO  : System reset is completed.
13:03:39 INFO  : 'after 3000' command is executed.
13:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:03:40 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:03:40 INFO  : Context for 'APU' is selected.
13:03:40 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:03:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:40 INFO  : Context for 'APU' is selected.
13:03:40 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:03:41 INFO  : 'ps7_init' command is executed.
13:03:41 INFO  : 'ps7_post_config' command is executed.
13:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:41 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:41 INFO  : Memory regions updated for context APU
13:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:41 INFO  : 'con' command is executed.
13:03:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:03:41 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:12:28 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:12:37 INFO  : Disconnected from the channel tcfchan#15.
13:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:12:37 INFO  : 'jtag frequency' command is executed.
13:12:37 INFO  : Context for 'APU' is selected.
13:12:37 INFO  : System reset is completed.
13:12:40 INFO  : 'after 3000' command is executed.
13:12:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:12:42 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:12:42 INFO  : Context for 'APU' is selected.
13:12:42 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:42 INFO  : Context for 'APU' is selected.
13:12:42 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:12:42 INFO  : 'ps7_init' command is executed.
13:12:42 INFO  : 'ps7_post_config' command is executed.
13:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:43 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:43 INFO  : Memory regions updated for context APU
13:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:43 INFO  : 'con' command is executed.
13:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:12:43 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:15:53 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:16:04 INFO  : Disconnected from the channel tcfchan#16.
13:16:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:16:04 INFO  : 'jtag frequency' command is executed.
13:16:04 INFO  : Context for 'APU' is selected.
13:16:04 INFO  : System reset is completed.
13:16:07 INFO  : 'after 3000' command is executed.
13:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:16:09 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:16:09 INFO  : Context for 'APU' is selected.
13:16:09 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:16:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:09 INFO  : Context for 'APU' is selected.
13:16:09 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:16:09 INFO  : 'ps7_init' command is executed.
13:16:09 INFO  : 'ps7_post_config' command is executed.
13:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:09 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:09 INFO  : Memory regions updated for context APU
13:16:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:10 INFO  : 'con' command is executed.
13:16:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:16:10 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:18:45 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:18:51 INFO  : Disconnected from the channel tcfchan#17.
13:18:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:18:51 INFO  : 'jtag frequency' command is executed.
13:18:51 INFO  : Context for 'APU' is selected.
13:18:52 INFO  : System reset is completed.
13:18:55 INFO  : 'after 3000' command is executed.
13:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:18:56 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:18:56 INFO  : Context for 'APU' is selected.
13:18:56 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:56 INFO  : Context for 'APU' is selected.
13:18:56 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:18:56 INFO  : 'ps7_init' command is executed.
13:18:56 INFO  : 'ps7_post_config' command is executed.
13:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:57 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:57 INFO  : Memory regions updated for context APU
13:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:57 INFO  : 'con' command is executed.
13:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:57 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:20:09 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:32:49 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:32:56 INFO  : Disconnected from the channel tcfchan#18.
13:32:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:32:57 INFO  : 'jtag frequency' command is executed.
13:32:57 INFO  : Context for 'APU' is selected.
13:32:57 INFO  : System reset is completed.
13:33:00 INFO  : 'after 3000' command is executed.
13:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:33:01 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:33:01 INFO  : Context for 'APU' is selected.
13:33:01 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:33:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:01 INFO  : Context for 'APU' is selected.
13:33:01 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:33:02 INFO  : 'ps7_init' command is executed.
13:33:02 INFO  : 'ps7_post_config' command is executed.
13:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:02 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:02 INFO  : Memory regions updated for context APU
13:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:02 INFO  : 'con' command is executed.
13:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:33:02 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:42:30 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:42:37 INFO  : Disconnected from the channel tcfchan#19.
13:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:42:38 INFO  : 'jtag frequency' command is executed.
13:42:38 INFO  : Context for 'APU' is selected.
13:42:38 INFO  : System reset is completed.
13:42:41 INFO  : 'after 3000' command is executed.
13:42:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:42:42 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:42:42 INFO  : Context for 'APU' is selected.
13:42:42 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:42:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:42 INFO  : Context for 'APU' is selected.
13:42:42 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:42:43 INFO  : 'ps7_init' command is executed.
13:42:43 INFO  : 'ps7_post_config' command is executed.
13:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:43 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:43 INFO  : Memory regions updated for context APU
13:42:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:43 INFO  : 'con' command is executed.
13:42:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:42:43 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
13:47:59 INFO  : Checking for BSP changes to sync application flags for project 'AES_ECB_2_Vitis'...
13:48:05 INFO  : Disconnected from the channel tcfchan#20.
13:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351AB6FA7A' is selected.
13:48:06 INFO  : 'jtag frequency' command is executed.
13:48:06 INFO  : Context for 'APU' is selected.
13:48:06 INFO  : System reset is completed.
13:48:09 INFO  : 'after 3000' command is executed.
13:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1' command is executed.
13:48:10 INFO  : FPGA configured successfully with bitstream "H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit"
13:48:10 INFO  : Context for 'APU' is selected.
13:48:10 INFO  : Hardware design information is loaded from 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa'.
13:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:10 INFO  : Context for 'APU' is selected.
13:48:10 INFO  : Sourcing of 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl' is done.
13:48:10 INFO  : 'ps7_init' command is executed.
13:48:10 INFO  : 'ps7_post_config' command is executed.
13:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:11 INFO  : The application 'H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AB6FA7A" && level==0} -index 1
fpga -file H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/bitstream/AES_ECB_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_wrapper/export/AES_ECB_wrapper/hw/AES_ECB_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow H:/SOC_Project/SOC_AES_PROJECT/SOC_project_core2/SOC_AES_ECB_2_edited/AES_ECB_2_Vitis/Debug/AES_ECB_2_Vitis.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:11 INFO  : Memory regions updated for context APU
13:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:11 INFO  : 'con' command is executed.
13:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:48:11 INFO  : Launch script is exported to file 'H:\SOC_Project\SOC_AES_PROJECT\SOC_project_core2\SOC_AES_ECB_2_edited\.sdk\launch_scripts\single_application_debug\systemdebugger_aes_ecb_2_vitis_system_standalone.tcl'
