// Seed: 905870980
module module_0 (
    input tri1 id_0
);
  supply0 id_2;
  integer id_3;
  assign id_2.id_2 = -1'b0;
  wire id_4;
  integer id_5 = -1;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1
);
  wire id_3, id_4;
  module_0 modCall_1 (id_1);
  logic id_5;
  always id_0 <= 1;
  id_6(
      .id_0(1), .id_1(1), .id_2(-1), .id_3(!-1), .id_4(id_1), .id_5(~1)
  ); id_7(
      id_0, -1, -1, id_5
  );
endmodule
