# Reading H:/quartus/13/modelsim_ase/tcl/vsim/pref.tcl 
# do AdderSubtractor_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying H:\quartus\13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied H:\quartus\13\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+H:/projects/p0/Adder-ParasJain {H:/projects/p0/Adder-ParasJain/AdderSubtractor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AdderSubtractor
# 
# Top level modules:
# 	AdderSubtractor
# vlog -vlog01compat -work work +incdir+H:/projects/p0/Adder-ParasJain {H:/projects/p0/Adder-ParasJain/FullAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# vlog -vlog01compat -work work +incdir+H:/projects/p0/Adder-ParasJain {H:/projects/p0/Adder-ParasJain/FourBitFullAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FourBitFullAdder
# 
# Top level modules:
# 	FourBitFullAdder
# vlog -vlog01compat -work work +incdir+H:/projects/p0/Adder-ParasJain {H:/projects/p0/Adder-ParasJain/hex27seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module hex27seg
# 
# Top level modules:
# 	hex27seg
# 
# vlog -vlog01compat -work work +incdir+H:/projects/p0/Adder-ParasJain {H:/projects/p0/Adder-ParasJain/TestAdderSubtractor.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TestAdderSubtractor
# 
# Top level modules:
# 	TestAdderSubtractor
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TestAdderSubtractor
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps TestAdderSubtractor 
# Loading work.TestAdderSubtractor
# Loading work.AdderSubtractor
# Loading work.FourBitFullAdder
# Loading work.FullAdder
# Loading work.hex27seg
# ** Warning: (vsim-3017) H:/projects/p0/Adder-ParasJain/TestAdderSubtractor.v(20): [TFMPC] - Too few port connections. Expected 5, found 2.
# 
#         Region: /TestAdderSubtractor/as
# ** Warning: (vsim-3722) H:/projects/p0/Adder-ParasJain/TestAdderSubtractor.v(20): [TFMPC] - Missing connection for port 'HEX0'.
# 
# ** Warning: (vsim-3722) H:/projects/p0/Adder-ParasJain/TestAdderSubtractor.v(20): [TFMPC] - Missing connection for port 'HEX2'.
# 
# ** Warning: (vsim-3722) H:/projects/p0/Adder-ParasJain/TestAdderSubtractor.v(20): [TFMPC] - Missing connection for port 'HEX4'.
# 
# ** Error: (vsim-PLI-3071) H:/projects/p0/Adder-ParasJain/TestAdderSubtractor.v(39): $display : Too few arguments.
# 
#         Region: /TestAdderSubtractor
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./AdderSubtractor_run_msim_rtl_verilog.do PAUSED at line 15
# reading H:\quartus\13\modelsim_ase\win32aloem/../modelsim.ini
# Loading project AdderSubtractor
