// Seed: 2579631977
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8
);
  assign id_0 = 1;
  assign id_0 = -1'd0 < -1;
  logic id_10, id_11 = 1'h0;
endmodule
module module_1 #(
    parameter id_7 = 32'd67
) (
    input tri id_0,
    input supply0 id_1
    , _id_7,
    input tri id_2,
    output uwire id_3,
    output tri0 id_4,
    input wire id_5
);
  parameter id_8 = (1'b0 <= -1);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_10 = 0;
  wire [-1  == 'd0 : id_7] id_9;
  assign id_7 = id_9;
  logic id_10 = 1, id_11;
endmodule
