-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/IEEE_8021513_RX_src_DownSampler.vhd
-- Created: 2024-10-27 23:05:39
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_RX_src_DownSampler
-- Source Path: 
-- Hierarchy Level: 4
-- Model version: 1.138
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.IEEE_8021513_RX_src_full_rx_pac.ALL;

ENTITY IEEE_8021513_RX_src_DownSampler IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        varargin_1_re                     :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En14
        varargin_1_im                     :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En14
        varargin_2                        :   IN    std_logic;
        varargin_3                        :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
        varargin_4                        :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
        varargin_5                        :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
        varargin_6                        :   IN    std_logic;
        varargout_1_re                    :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En14
        varargout_1_im                    :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En14
        varargout_2                       :   OUT   std_logic;
        varargout_3                       :   OUT   std_logic_vector(9 DOWNTO 0);  -- ufix10
        varargout_4                       :   OUT   std_logic_vector(9 DOWNTO 0);  -- ufix10
        varargout_5                       :   OUT   std_logic_vector(9 DOWNTO 0)  -- ufix10
        );
END IEEE_8021513_RX_src_DownSampler;


ARCHITECTURE rtl OF IEEE_8021513_RX_src_DownSampler IS

  -- Constants
  CONSTANT nc                             : vector_of_unsigned9(0 TO 7) := 
    (to_unsigned(16#002#, 9), to_unsigned(16#004#, 9), to_unsigned(16#008#, 9), to_unsigned(16#010#, 9),
     to_unsigned(16#020#, 9), to_unsigned(16#040#, 9), to_unsigned(16#080#, 9), to_unsigned(16#100#, 9));  -- ufix9 [8]
  CONSTANT nc_2                           : vector_of_unsigned9(0 TO 7) := 
    (to_unsigned(16#007#, 9), to_unsigned(16#006#, 9), to_unsigned(16#005#, 9), to_unsigned(16#004#, 9),
     to_unsigned(16#003#, 9), to_unsigned(16#002#, 9), to_unsigned(16#001#, 9), to_unsigned(16#000#, 9));  -- ufix9 [8]

  -- Functions
  -- HDLCODER_TO_STDLOGIC 
  FUNCTION hdlcoder_to_stdlogic(arg: boolean) RETURN std_logic IS
  BEGIN
    IF arg THEN
      RETURN '1';
    ELSE
      RETURN '0';
    END IF;
  END FUNCTION;


  -- Signals
  SIGNAL tmp                              : std_logic;
  SIGNAL reset                            : std_logic;
  SIGNAL obj_DownSamplerObj_validInReg    : std_logic;
  SIGNAL tmp_1                            : std_logic;
  SIGNAL obj_DownSamplerObj_validInReg_1  : std_logic;
  SIGNAL obj_DownSamplerObj_validInReg1   : std_logic;
  SIGNAL tmp_2                            : std_logic;
  SIGNAL obj_DownSamplerObj_validInReg1_1 : std_logic;
  SIGNAL obj_DownSamplerObj_validOutReg   : std_logic;
  SIGNAL obj_DownSamplerObj_sampCount     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_sampCount_1   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_sampCount_2   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_3                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s                                : std_logic;
  SIGNAL tmp_4                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_5                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_6                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_1                              : std_logic;
  SIGNAL obj_DownSamplerObj_FFTArr        : vector_of_unsigned9(0 TO 7);  -- ufix9 [8]
  SIGNAL obj_DownSamplerObj_diffBits      : vector_of_unsigned9(0 TO 7);  -- ufix9 [8]
  SIGNAL varargin_3_unsigned              : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_FFTReg        : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_count         : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_count_1       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_count_2       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_7                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL k                                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL p223k_cast                       : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL p223k_cast_1                     : signed(9 DOWNTO 0);  -- sfix10
  SIGNAL p223k_cast_2                     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL k_1                              : std_logic;
  SIGNAL tmp_8                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL k_2                              : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL k_3                              : std_logic;
  SIGNAL tmp_9                            : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_2                              : std_logic;
  SIGNAL s_3                              : std_logic;
  SIGNAL y                                : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_10                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL y_1                              : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_11                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_12                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL c                                : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_13                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_upFac         : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_upFac_1       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_14                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_15                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_4                              : std_logic;
  SIGNAL s_5                              : std_logic;
  SIGNAL obj_DownSamplerObj_upFacMinVec   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_6                              : std_logic;
  SIGNAL obj_DownSamplerObj_upCount       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_upCount_1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_upCount_2     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_upCount_3     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_upCount_4     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_16                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_17                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_7                              : std_logic;
  SIGNAL tmp_18                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_19                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_20                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_21                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_8                              : std_logic;
  SIGNAL obj_DownSamplerObj_validOutReg_1 : std_logic;
  SIGNAL obj_DownSamplerObj_inCount       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_inCount_1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_inCount_2     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_22                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_9                              : std_logic;
  SIGNAL tmp_23                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_24                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_25                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_26                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_27                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_validOutReg_2 : std_logic;
  SIGNAL obj_DownSamplerObj_validOutReg_3 : std_logic;
  SIGNAL tmp_28                           : std_logic;
  SIGNAL tmp_29                           : std_logic;
  SIGNAL obj_DownSamplerObj_filledVecCnt  : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_10                             : std_logic;
  SIGNAL obj_DownSamplerObj_storedIdx     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_30                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_filledVecCnt_1 : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_31                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_32                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_33                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_validOutReg_4 : std_logic;
  SIGNAL obj_DownSamplerObj_validOutReg_5 : std_logic;
  SIGNAL tmp_34                           : std_logic;
  SIGNAL tmp_35                           : std_logic;
  SIGNAL tmp_36                           : std_logic;
  SIGNAL obj_DownSamplerObj_FFTReg_1      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_37                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_FFTReg_2      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_FFTReg1       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_FFTReg1_1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_38                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_39                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_outCount      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_outCount_1    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_outCount_2    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_40                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_11                             : std_logic;
  SIGNAL tmp_41                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_42                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_43                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_12                             : std_logic;
  SIGNAL obj_DownSamplerObj_FFTReg3       : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_FFTReg3_1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_44                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_45                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_46                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL s_13                             : std_logic;
  SIGNAL varargin_1_re_signed             : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL varargin_1_im_signed             : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataReg_re    : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataReg_im    : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re                           : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im                           : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataReg_re_1  : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataReg_im_1  : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataInReg_re  : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataInReg_im  : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_1                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_1                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataInReg_re_1 : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataInReg_im_1 : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_buffer_re     : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_buffer_im     : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_buffer_re_1   : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_buffer_im_1   : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_2                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_2                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_3                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_3                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_4                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_4                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_5                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_5                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_countReg      : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_47                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_countReg_1    : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_countReg1     : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL tmp_48                           : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL obj_DownSamplerObj_countReg1_1   : unsigned(8 DOWNTO 0);  -- ufix9
  SIGNAL k_4                              : unsigned(15 DOWNTO 0);  -- uint16
  SIGNAL c_re                             : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL c_im                             : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_6                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_6                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataOut_re    : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataOut_im    : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_re_7                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL tmp_im_7                         : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataOut_re_1  : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_dataOut_im_1  : signed(23 DOWNTO 0);  -- sfix24_En14
  SIGNAL obj_DownSamplerObj_validOutReg_6 : std_logic;
  SIGNAL tmp_49                           : std_logic;
  SIGNAL obj_DownSamplerObj_validOutReg_7 : std_logic;
  SIGNAL obj_DownSamplerObj_validOut      : std_logic;
  SIGNAL tmp_50                           : std_logic;
  SIGNAL obj_DownSamplerObj_validOut_1    : std_logic;
  SIGNAL obj_DownSamplerObj_FFTLengthOut  : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_FFTLengthOut_1 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_51                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_FFTLengthOut_2 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL varargin_4_unsigned              : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_leftGrd       : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_52                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_leftGrd_1     : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_leftGrdSampled : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_leftGrdSampled_1 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_53                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_54                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_leftGrdSampled2 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_leftGrdSampled2_1 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_55                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_56                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_57                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_numLGsCOut    : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_58                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_numLGsCOut_1  : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL varargin_5_unsigned              : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_rightGrd      : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_59                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_rightGrd_1    : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_rightGrdSampled : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_rightGrdSampled_1 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_60                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_61                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_rightGrdSampled2 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_rightGrdSampled2_1 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_62                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_63                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_64                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_numRGsCOut    : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL tmp_65                           : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL obj_DownSamplerObj_numRGsCOut_1  : unsigned(9 DOWNTO 0);  -- ufix10

BEGIN
  tmp <= varargin_2;

  reset <= varargin_6;

  obj_DownSamplerObj_validInReg <= '0';

  
  tmp_1 <= tmp WHEN reset = '0' ELSE
      obj_DownSamplerObj_validInReg;

  obj_DownSamplerObj_validInReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_validInReg_1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_validInReg_1 <= tmp_1;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_validInReg_reg_process;


  obj_DownSamplerObj_validInReg1 <= '0';

  
  tmp_2 <= obj_DownSamplerObj_validInReg_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_validInReg1;

  obj_DownSamplerObj_validInReg1_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_validInReg1_1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_validInReg1_1 <= tmp_2;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_validInReg1_reg_process;


  obj_DownSamplerObj_validOutReg <= '0';

  obj_DownSamplerObj_sampCount <= to_unsigned(16#000#, 9);

  obj_DownSamplerObj_sampCount_1 <= to_unsigned(16#000#, 9);

  tmp_3 <= obj_DownSamplerObj_sampCount_2 + to_unsigned(16#001#, 9);

  
  s <= '1' WHEN resize(obj_DownSamplerObj_sampCount_2, 10) = to_unsigned(16#0FF#, 10) ELSE
      '0';

  
  tmp_4 <= tmp_3 WHEN s = '0' ELSE
      obj_DownSamplerObj_sampCount;

  
  tmp_5 <= obj_DownSamplerObj_sampCount_2 WHEN obj_DownSamplerObj_validInReg_1 = '0' ELSE
      tmp_4;

  
  tmp_6 <= tmp_5 WHEN reset = '0' ELSE
      obj_DownSamplerObj_sampCount_1;

  obj_DownSamplerObj_sampCount_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_sampCount_2 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_sampCount_2 <= tmp_6;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_sampCount_reg_process;


  s_1 <= hdlcoder_to_stdlogic(obj_DownSamplerObj_sampCount_2 = to_unsigned(16#000#, 9)) AND obj_DownSamplerObj_validInReg_1;

  obj_DownSamplerObj_FFTArr <= nc;

  obj_DownSamplerObj_diffBits <= nc_2;

  varargin_3_unsigned <= unsigned(varargin_3);

  obj_DownSamplerObj_FFTReg <= varargin_3_unsigned(8 DOWNTO 0);

  obj_DownSamplerObj_count <= to_unsigned(16#000#, 9);

  p141_output : PROCESS (obj_DownSamplerObj_FFTArr, obj_DownSamplerObj_FFTReg,
       obj_DownSamplerObj_count_1, obj_DownSamplerObj_diffBits)
    VARIABLE obj_DownSamplerObj_count1 : unsigned(8 DOWNTO 0);
    VARIABLE obj_downsamplerobj_count_0 : unsigned(8 DOWNTO 0);
  BEGIN
    obj_downsamplerobj_count_0 := to_unsigned(16#000#, 9);
    obj_DownSamplerObj_count1 := obj_DownSamplerObj_count_1;

    FOR ind IN 0 TO 7 LOOP
      IF obj_DownSamplerObj_FFTArr(ind) = obj_DownSamplerObj_FFTReg THEN 
        obj_downsamplerobj_count_0 := obj_DownSamplerObj_diffBits(ind);
      ELSE 
        obj_downsamplerobj_count_0 := obj_DownSamplerObj_count1;
      END IF;
      obj_DownSamplerObj_count1 := obj_downsamplerobj_count_0;
    END LOOP;

    obj_DownSamplerObj_count_2 <= obj_DownSamplerObj_count1;
  END PROCESS p141_output;


  
  tmp_7 <= obj_DownSamplerObj_count_2 WHEN reset = '0' ELSE
      obj_DownSamplerObj_count;

  obj_DownSamplerObj_count_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_count_1 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_count_1 <= tmp_7;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_count_reg_process;


  p223k_cast <= signed(resize(obj_DownSamplerObj_count_1, 10));
  p223k_cast_1 <=  - (p223k_cast);
  p223k_cast_2 <= unsigned(p223k_cast_1(8 DOWNTO 0));
  
  k <= "11111111" WHEN p223k_cast_2(8) /= '0' ELSE
      p223k_cast_2(7 DOWNTO 0);

  
  k_1 <= '1' WHEN k >= to_unsigned(16#00000009#, 8) ELSE
      '0';

  tmp_8 <= SHIFT_RIGHT(to_unsigned(16#001#, 9), to_integer(k));

  
  k_2 <= "11111111" WHEN obj_DownSamplerObj_count_1(8) /= '0' ELSE
      obj_DownSamplerObj_count_1(7 DOWNTO 0);

  
  k_3 <= '1' WHEN k_2 >= to_unsigned(16#00000009#, 8) ELSE
      '0';

  tmp_9 <= to_unsigned(16#001#, 9) sll to_integer(k_2);

  
  s_2 <= '1' WHEN obj_DownSamplerObj_count_1 = to_unsigned(16#000#, 9) ELSE
      '0';

  
  s_3 <= '1' WHEN obj_DownSamplerObj_count_1 > to_unsigned(16#000#, 9) ELSE
      '0';

  y <= to_unsigned(16#000#, 9);

  
  tmp_10 <= tmp_8 WHEN k_1 = '0' ELSE
      y;

  y_1 <= to_unsigned(16#000#, 9);

  
  tmp_11 <= tmp_9 WHEN k_3 = '0' ELSE
      y_1;

  
  tmp_12 <= tmp_10 WHEN s_3 = '0' ELSE
      tmp_11;

  c <= to_unsigned(16#001#, 9);

  
  tmp_13 <= tmp_12 WHEN s_2 = '0' ELSE
      c;

  obj_DownSamplerObj_upFac <= to_unsigned(16#000#, 9);

  
  tmp_14 <= obj_DownSamplerObj_upFac_1 WHEN s_1 = '0' ELSE
      tmp_13;

  
  tmp_15 <= tmp_14 WHEN reset = '0' ELSE
      obj_DownSamplerObj_upFac;

  obj_DownSamplerObj_upFac_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_upFac_1 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_upFac_1 <= tmp_15;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_upFac_reg_process;


  
  s_4 <= '1' WHEN obj_DownSamplerObj_upFac_1 < to_unsigned(16#001#, 9) ELSE
      '0';

  
  s_5 <= '1' WHEN obj_DownSamplerObj_upFac_1 >= to_unsigned(16#001#, 9) ELSE
      '0';

  obj_DownSamplerObj_upFacMinVec <= obj_DownSamplerObj_upFac_1 - to_unsigned(16#001#, 9);

  
  s_6 <= '1' WHEN obj_DownSamplerObj_upFac_1 = to_unsigned(16#001#, 9) ELSE
      '0';

  obj_DownSamplerObj_upCount <= to_unsigned(16#000#, 9);

  obj_DownSamplerObj_upCount_1 <= to_unsigned(16#000#, 9);

  obj_DownSamplerObj_upCount_2 <= to_unsigned(16#000#, 9);

  obj_DownSamplerObj_upCount_3 <= to_unsigned(16#000#, 9);

  tmp_16 <= obj_DownSamplerObj_upCount_4 + to_unsigned(16#001#, 9);

  
  tmp_17 <= tmp_16 WHEN s_6 = '0' ELSE
      obj_DownSamplerObj_upCount;

  
  s_7 <= '1' WHEN obj_DownSamplerObj_upCount_4 = obj_DownSamplerObj_upFacMinVec ELSE
      '0';

  
  tmp_18 <= tmp_17 WHEN s_7 = '0' ELSE
      obj_DownSamplerObj_upCount_2;

  
  tmp_19 <= obj_DownSamplerObj_upCount_1 WHEN s_5 = '0' ELSE
      tmp_18;

  
  tmp_20 <= obj_DownSamplerObj_upCount_4 WHEN obj_DownSamplerObj_validInReg1_1 = '0' ELSE
      tmp_19;

  
  tmp_21 <= tmp_20 WHEN reset = '0' ELSE
      obj_DownSamplerObj_upCount_3;

  obj_DownSamplerObj_upCount_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_upCount_4 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_upCount_4 <= tmp_21;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_upCount_reg_process;


  
  s_8 <= '1' WHEN obj_DownSamplerObj_upCount_4 = to_unsigned(16#000#, 9) ELSE
      '0';

  obj_DownSamplerObj_validOutReg_1 <= '0';

  obj_DownSamplerObj_inCount <= to_unsigned(16#000#, 9);

  obj_DownSamplerObj_inCount_1 <= to_unsigned(16#000#, 9);

  tmp_22 <= obj_DownSamplerObj_inCount_2 + to_unsigned(16#001#, 9);

  
  tmp_23 <= tmp_22 WHEN s_9 = '0' ELSE
      obj_DownSamplerObj_inCount;

  
  tmp_24 <= obj_DownSamplerObj_inCount_2 WHEN s_8 = '0' ELSE
      tmp_23;

  
  tmp_25 <= tmp_24 WHEN s_4 = '0' ELSE
      obj_DownSamplerObj_inCount_2;

  
  tmp_26 <= obj_DownSamplerObj_inCount_2 WHEN obj_DownSamplerObj_validInReg1_1 = '0' ELSE
      tmp_25;

  
  tmp_27 <= tmp_26 WHEN reset = '0' ELSE
      obj_DownSamplerObj_inCount_1;

  obj_DownSamplerObj_inCount_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_inCount_2 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_inCount_2 <= tmp_27;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_inCount_reg_process;


  
  s_9 <= '1' WHEN resize(obj_DownSamplerObj_inCount_2, 10) = to_unsigned(16#000#, 10) ELSE
      '0';

  obj_DownSamplerObj_validOutReg_2 <= '0';

  obj_DownSamplerObj_validOutReg_3 <= '1';

  
  tmp_28 <= obj_DownSamplerObj_validOutReg_2 WHEN s_9 = '0' ELSE
      obj_DownSamplerObj_validOutReg_3;

  
  tmp_29 <= obj_DownSamplerObj_validOutReg_1 WHEN s_8 = '0' ELSE
      tmp_28;

  obj_DownSamplerObj_filledVecCnt <= to_unsigned(16#000#, 9);

  
  tmp_30 <= obj_DownSamplerObj_storedIdx WHEN s_10 = '0' ELSE
      obj_DownSamplerObj_filledVecCnt;

  
  tmp_31 <= obj_DownSamplerObj_filledVecCnt_1 WHEN s_4 = '0' ELSE
      tmp_30;

  obj_DownSamplerObj_filledVecCnt_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_filledVecCnt_1 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_filledVecCnt_1 <= tmp_32;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_filledVecCnt_reg_process;


  
  tmp_32 <= obj_DownSamplerObj_filledVecCnt_1 WHEN obj_DownSamplerObj_validInReg1_1 = '0' ELSE
      tmp_31;

  tmp_33 <= tmp_32 + to_unsigned(16#001#, 9);

  obj_DownSamplerObj_storedIdx_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_storedIdx <= to_unsigned(16#001#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_storedIdx <= tmp_33;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_storedIdx_reg_process;


  
  s_10 <= '1' WHEN obj_DownSamplerObj_storedIdx = to_unsigned(16#001#, 9) ELSE
      '0';

  obj_DownSamplerObj_validOutReg_4 <= '0';

  obj_DownSamplerObj_validOutReg_5 <= '1';

  
  tmp_34 <= obj_DownSamplerObj_validOutReg_4 WHEN s_10 = '0' ELSE
      obj_DownSamplerObj_validOutReg_5;

  
  tmp_35 <= tmp_29 WHEN s_4 = '0' ELSE
      tmp_34;

  
  tmp_36 <= obj_DownSamplerObj_validOutReg WHEN obj_DownSamplerObj_validInReg1_1 = '0' ELSE
      tmp_35;

  obj_DownSamplerObj_FFTReg_1 <= to_unsigned(16#010#, 9);

  
  tmp_37 <= obj_DownSamplerObj_FFTReg WHEN reset = '0' ELSE
      obj_DownSamplerObj_FFTReg_1;

  obj_DownSamplerObj_FFTReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_FFTReg_2 <= to_unsigned(16#010#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_FFTReg_2 <= tmp_37;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_FFTReg_reg_process;


  obj_DownSamplerObj_FFTReg1 <= to_unsigned(16#010#, 9);

  
  tmp_38 <= obj_DownSamplerObj_FFTReg1_1 WHEN s_1 = '0' ELSE
      obj_DownSamplerObj_FFTReg_2;

  
  tmp_39 <= tmp_38 WHEN reset = '0' ELSE
      obj_DownSamplerObj_FFTReg1;

  obj_DownSamplerObj_FFTReg1_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_FFTReg1_1 <= to_unsigned(16#010#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_FFTReg1_1 <= tmp_39;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_FFTReg1_reg_process;


  obj_DownSamplerObj_outCount <= to_unsigned(16#000#, 9);

  obj_DownSamplerObj_outCount_1 <= to_unsigned(16#000#, 9);

  tmp_40 <= obj_DownSamplerObj_outCount_2 + to_unsigned(16#001#, 9);

  
  s_11 <= '1' WHEN obj_DownSamplerObj_outCount_2 = (obj_DownSamplerObj_FFTReg1_1 - to_unsigned(16#001#, 9)) ELSE
      '0';

  
  tmp_41 <= tmp_40 WHEN s_11 = '0' ELSE
      obj_DownSamplerObj_outCount;

  
  tmp_42 <= obj_DownSamplerObj_outCount_2 WHEN tmp_36 = '0' ELSE
      tmp_41;

  
  tmp_43 <= tmp_42 WHEN reset = '0' ELSE
      obj_DownSamplerObj_outCount_1;

  obj_DownSamplerObj_outCount_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_outCount_2 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_outCount_2 <= tmp_43;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_outCount_reg_process;


  
  s_12 <= '1' WHEN obj_DownSamplerObj_outCount_2 = to_unsigned(16#000#, 9) ELSE
      '0';

  obj_DownSamplerObj_FFTReg3 <= to_unsigned(16#010#, 9);

  
  tmp_44 <= obj_DownSamplerObj_FFTReg3_1 WHEN s_12 = '0' ELSE
      obj_DownSamplerObj_FFTReg1_1;

  
  tmp_45 <= obj_DownSamplerObj_FFTReg3_1 WHEN tmp_36 = '0' ELSE
      tmp_44;

  
  tmp_46 <= tmp_45 WHEN reset = '0' ELSE
      obj_DownSamplerObj_FFTReg3;

  obj_DownSamplerObj_FFTReg3_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_FFTReg3_1 <= to_unsigned(16#010#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_FFTReg3_1 <= tmp_46;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_FFTReg3_reg_process;


  
  s_13 <= '1' WHEN obj_DownSamplerObj_FFTReg3_1 = to_unsigned(16#100#, 9) ELSE
      '0';

  varargin_1_re_signed <= signed(varargin_1_re);

  varargin_1_im_signed <= signed(varargin_1_im);

  obj_DownSamplerObj_dataReg_re <= to_signed(16#000000#, 24);
  obj_DownSamplerObj_dataReg_im <= to_signed(16#000000#, 24);

  
  tmp_re <= varargin_1_re_signed WHEN reset = '0' ELSE
      obj_DownSamplerObj_dataReg_re;
  
  tmp_im <= varargin_1_im_signed WHEN reset = '0' ELSE
      obj_DownSamplerObj_dataReg_im;

  obj_DownSamplerObj_dataReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_dataReg_re_1 <= to_signed(16#000000#, 24);
        obj_DownSamplerObj_dataReg_im_1 <= to_signed(16#000000#, 24);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_dataReg_re_1 <= tmp_re;
        obj_DownSamplerObj_dataReg_im_1 <= tmp_im;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_dataReg_reg_process;


  obj_DownSamplerObj_dataInReg_re <= to_signed(16#000000#, 24);
  obj_DownSamplerObj_dataInReg_im <= to_signed(16#000000#, 24);

  
  tmp_re_1 <= obj_DownSamplerObj_dataReg_re_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_dataInReg_re;
  
  tmp_im_1 <= obj_DownSamplerObj_dataReg_im_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_dataInReg_im;

  obj_DownSamplerObj_dataInReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_dataInReg_re_1 <= to_signed(16#000000#, 24);
        obj_DownSamplerObj_dataInReg_im_1 <= to_signed(16#000000#, 24);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_dataInReg_re_1 <= tmp_re_1;
        obj_DownSamplerObj_dataInReg_im_1 <= tmp_im_1;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_dataInReg_reg_process;


  obj_DownSamplerObj_buffer_re <= to_signed(16#000000#, 24);
  obj_DownSamplerObj_buffer_im <= to_signed(16#000000#, 24);

  
  tmp_re_2 <= obj_DownSamplerObj_buffer_re_1 WHEN s_8 = '0' ELSE
      obj_DownSamplerObj_dataInReg_re_1;
  
  tmp_im_2 <= obj_DownSamplerObj_buffer_im_1 WHEN s_8 = '0' ELSE
      obj_DownSamplerObj_dataInReg_im_1;

  
  tmp_re_3 <= tmp_re_2 WHEN s_4 = '0' ELSE
      obj_DownSamplerObj_dataInReg_re_1;
  
  tmp_im_3 <= tmp_im_2 WHEN s_4 = '0' ELSE
      obj_DownSamplerObj_dataInReg_im_1;

  
  tmp_re_4 <= obj_DownSamplerObj_buffer_re_1 WHEN obj_DownSamplerObj_validInReg1_1 = '0' ELSE
      tmp_re_3;
  
  tmp_im_4 <= obj_DownSamplerObj_buffer_im_1 WHEN obj_DownSamplerObj_validInReg1_1 = '0' ELSE
      tmp_im_3;

  
  tmp_re_5 <= tmp_re_4 WHEN reset = '0' ELSE
      obj_DownSamplerObj_buffer_re;
  
  tmp_im_5 <= tmp_im_4 WHEN reset = '0' ELSE
      obj_DownSamplerObj_buffer_im;

  obj_DownSamplerObj_buffer_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_buffer_re_1 <= to_signed(16#000000#, 24);
        obj_DownSamplerObj_buffer_im_1 <= to_signed(16#000000#, 24);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_buffer_re_1 <= tmp_re_5;
        obj_DownSamplerObj_buffer_im_1 <= tmp_im_5;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_buffer_reg_process;


  obj_DownSamplerObj_countReg <= to_unsigned(16#000#, 9);

  
  tmp_47 <= obj_DownSamplerObj_count_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_countReg;

  obj_DownSamplerObj_countReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_countReg_1 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_countReg_1 <= tmp_47;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_countReg_reg_process;


  obj_DownSamplerObj_countReg1 <= to_unsigned(16#000#, 9);

  
  tmp_48 <= obj_DownSamplerObj_countReg_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_countReg1;

  obj_DownSamplerObj_countReg1_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_countReg1_1 <= to_unsigned(16#000#, 9);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_countReg1_1 <= tmp_48;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_countReg1_reg_process;


  k_4 <= resize(obj_DownSamplerObj_countReg1_1, 16);

  c_re <= SHIFT_RIGHT(obj_DownSamplerObj_buffer_re_1, to_integer(k_4));
  c_im <= SHIFT_RIGHT(obj_DownSamplerObj_buffer_im_1, to_integer(k_4));

  
  tmp_re_6 <= c_re WHEN s_13 = '0' ELSE
      obj_DownSamplerObj_buffer_re_1;
  
  tmp_im_6 <= c_im WHEN s_13 = '0' ELSE
      obj_DownSamplerObj_buffer_im_1;

  obj_DownSamplerObj_dataOut_re <= to_signed(16#000000#, 24);
  obj_DownSamplerObj_dataOut_im <= to_signed(16#000000#, 24);

  
  tmp_re_7 <= tmp_re_6 WHEN reset = '0' ELSE
      obj_DownSamplerObj_dataOut_re;
  
  tmp_im_7 <= tmp_im_6 WHEN reset = '0' ELSE
      obj_DownSamplerObj_dataOut_im;

  obj_DownSamplerObj_dataOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_dataOut_re_1 <= to_signed(16#000000#, 24);
        obj_DownSamplerObj_dataOut_im_1 <= to_signed(16#000000#, 24);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_dataOut_re_1 <= tmp_re_7;
        obj_DownSamplerObj_dataOut_im_1 <= tmp_im_7;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_dataOut_reg_process;


  varargout_1_re <= std_logic_vector(obj_DownSamplerObj_dataOut_re_1);

  varargout_1_im <= std_logic_vector(obj_DownSamplerObj_dataOut_im_1);

  obj_DownSamplerObj_validOutReg_6 <= '0';

  
  tmp_49 <= tmp_36 WHEN reset = '0' ELSE
      obj_DownSamplerObj_validOutReg_6;

  obj_DownSamplerObj_validOutReg_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_validOutReg_7 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_validOutReg_7 <= tmp_49;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_validOutReg_reg_process;


  obj_DownSamplerObj_validOut <= '0';

  
  tmp_50 <= obj_DownSamplerObj_validOutReg_7 WHEN reset = '0' ELSE
      obj_DownSamplerObj_validOut;

  obj_DownSamplerObj_validOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_validOut_1 <= '0';
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_validOut_1 <= tmp_50;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_validOut_reg_process;


  obj_DownSamplerObj_FFTLengthOut <= resize(obj_DownSamplerObj_FFTReg3_1, 10);

  obj_DownSamplerObj_FFTLengthOut_1 <= to_unsigned(16#040#, 10);

  
  tmp_51 <= obj_DownSamplerObj_FFTLengthOut WHEN reset = '0' ELSE
      obj_DownSamplerObj_FFTLengthOut_1;

  obj_DownSamplerObj_FFTLengthOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_FFTLengthOut_2 <= to_unsigned(16#040#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_FFTLengthOut_2 <= tmp_51;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_FFTLengthOut_reg_process;


  varargout_3 <= std_logic_vector(obj_DownSamplerObj_FFTLengthOut_2);

  varargin_4_unsigned <= unsigned(varargin_4);

  obj_DownSamplerObj_leftGrd <= to_unsigned(16#006#, 10);

  
  tmp_52 <= varargin_4_unsigned WHEN reset = '0' ELSE
      obj_DownSamplerObj_leftGrd;

  obj_DownSamplerObj_leftGrd_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_leftGrd_1 <= to_unsigned(16#006#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_leftGrd_1 <= tmp_52;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_leftGrd_reg_process;


  obj_DownSamplerObj_leftGrdSampled <= to_unsigned(16#006#, 10);

  
  tmp_53 <= obj_DownSamplerObj_leftGrdSampled_1 WHEN s_1 = '0' ELSE
      obj_DownSamplerObj_leftGrd_1;

  
  tmp_54 <= tmp_53 WHEN reset = '0' ELSE
      obj_DownSamplerObj_leftGrdSampled;

  obj_DownSamplerObj_leftGrdSampled_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_leftGrdSampled_1 <= to_unsigned(16#006#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_leftGrdSampled_1 <= tmp_54;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_leftGrdSampled_reg_process;


  obj_DownSamplerObj_leftGrdSampled2 <= to_unsigned(16#006#, 10);

  
  tmp_55 <= obj_DownSamplerObj_leftGrdSampled2_1 WHEN s_12 = '0' ELSE
      obj_DownSamplerObj_leftGrdSampled_1;

  
  tmp_56 <= obj_DownSamplerObj_leftGrdSampled2_1 WHEN tmp_36 = '0' ELSE
      tmp_55;

  
  tmp_57 <= tmp_56 WHEN reset = '0' ELSE
      obj_DownSamplerObj_leftGrdSampled2;

  obj_DownSamplerObj_leftGrdSampled2_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_leftGrdSampled2_1 <= to_unsigned(16#006#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_leftGrdSampled2_1 <= tmp_57;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_leftGrdSampled2_reg_process;


  obj_DownSamplerObj_numLGsCOut <= to_unsigned(16#006#, 10);

  
  tmp_58 <= obj_DownSamplerObj_leftGrdSampled2_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_numLGsCOut;

  obj_DownSamplerObj_numLGsCOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_numLGsCOut_1 <= to_unsigned(16#006#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_numLGsCOut_1 <= tmp_58;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_numLGsCOut_reg_process;


  varargout_4 <= std_logic_vector(obj_DownSamplerObj_numLGsCOut_1);

  varargin_5_unsigned <= unsigned(varargin_5);

  obj_DownSamplerObj_rightGrd <= to_unsigned(16#005#, 10);

  
  tmp_59 <= varargin_5_unsigned WHEN reset = '0' ELSE
      obj_DownSamplerObj_rightGrd;

  obj_DownSamplerObj_rightGrd_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_rightGrd_1 <= to_unsigned(16#005#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_rightGrd_1 <= tmp_59;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_rightGrd_reg_process;


  obj_DownSamplerObj_rightGrdSampled <= to_unsigned(16#005#, 10);

  
  tmp_60 <= obj_DownSamplerObj_rightGrdSampled_1 WHEN s_1 = '0' ELSE
      obj_DownSamplerObj_rightGrd_1;

  
  tmp_61 <= tmp_60 WHEN reset = '0' ELSE
      obj_DownSamplerObj_rightGrdSampled;

  obj_DownSamplerObj_rightGrdSampled_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_rightGrdSampled_1 <= to_unsigned(16#005#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_rightGrdSampled_1 <= tmp_61;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_rightGrdSampled_reg_process;


  obj_DownSamplerObj_rightGrdSampled2 <= to_unsigned(16#005#, 10);

  
  tmp_62 <= obj_DownSamplerObj_rightGrdSampled2_1 WHEN s_12 = '0' ELSE
      obj_DownSamplerObj_rightGrdSampled_1;

  
  tmp_63 <= obj_DownSamplerObj_rightGrdSampled2_1 WHEN tmp_36 = '0' ELSE
      tmp_62;

  
  tmp_64 <= tmp_63 WHEN reset = '0' ELSE
      obj_DownSamplerObj_rightGrdSampled2;

  obj_DownSamplerObj_rightGrdSampled2_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_rightGrdSampled2_1 <= to_unsigned(16#005#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_rightGrdSampled2_1 <= tmp_64;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_rightGrdSampled2_reg_process;


  obj_DownSamplerObj_numRGsCOut <= to_unsigned(16#005#, 10);

  
  tmp_65 <= obj_DownSamplerObj_rightGrdSampled2_1 WHEN reset = '0' ELSE
      obj_DownSamplerObj_numRGsCOut;

  obj_DownSamplerObj_numRGsCOut_reg_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        obj_DownSamplerObj_numRGsCOut_1 <= to_unsigned(16#005#, 10);
      ELSIF enb_1_2_0 = '1' THEN
        obj_DownSamplerObj_numRGsCOut_1 <= tmp_65;
      END IF;
    END IF;
  END PROCESS obj_DownSamplerObj_numRGsCOut_reg_process;


  varargout_5 <= std_logic_vector(obj_DownSamplerObj_numRGsCOut_1);

  varargout_2 <= obj_DownSamplerObj_validOut_1;

END rtl;

