{
  "data": [
    [
      "1143stuff/16-point-Time-Multiplexed-FFT", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/04/26", 
      "", 
      ""
    ], 
    [
      "1143stuff/4-bit_multiplier", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/11/09", 
      "", 
      ""
    ], 
    [
      "1143stuff/audio_processing", 
      "Audio Processing using 128 point FFT on Zedboard.", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2014/11/14", 
      "", 
      ""
    ], 
    [
      "1143stuff/keypad_scanner", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/11/09", 
      "", 
      ""
    ], 
    [
      "1i7/verilog-basics", 
      "verilog basic examples", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/09/28", 
      "", 
      ""
    ], 
    [
      "1zinnur9/AlteraDE2Labs_Verilog", 
      "My solutions to Alteras example labs", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/01/15", 
      "", 
      ""
    ], 
    [
      "1zinnur9/kronometre", 
      "Verilog ile kronometre \u00f6rne\u011fi.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/05/31", 
      "", 
      ""
    ], 
    [
      "32bitmicro/Malinki", 
      "Malinki - Hardware Cluster with Switch Fabric for Raspberry Pi", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      3, 
      "2014/04/12", 
      "", 
      ""
    ], 
    [
      "900200/la16fw", 
      "Alternative Logic16 Firmware", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      1, 
      "2015/08/14", 
      "", 
      ""
    ], 
    [
      "900200/logic16_bitstream", 
      "", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2015/07/03", 
      "", 
      ""
    ], 
    [
      "986-Studio/WonderMadeleine", 
      "WonderMadeleine is a Bandai 2001/2003 clone chip", 
      "other", 
      "VHDL", 
      3, 
      8, 
      "2016/09/10", 
      "", 
      ""
    ], 
    [
      "AdalbertoCq/Design.and.Implementation.of.a.MIPS.CPU.with.Multicycle.Datapath", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2013/10/27", 
      "", 
      ""
    ], 
    [
      "AdalbertoCq/Design.and.Synthesis.of.Multi-Operand.Adders", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/10/27", 
      "", 
      ""
    ], 
    [
      "AdalbertoCq/Design.of.a.CPU.Cache.Bus.and.Memory.Complex", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/10/27", 
      "", 
      ""
    ], 
    [
      "AdalbertoCq/MMP.-Mobile.Multimedia.Processor-.modifications.using.RTL.Techniques.on.power.reduction", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/10/27", 
      "", 
      ""
    ], 
    [
      "Alex-Oudsen/EPO-3", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/09/16", 
      "", 
      ""
    ], 
    [
      "AlteraFreak/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      1, 
      "2010/09/05", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/2D-Binary-Content-Addressable-Memory-BCAM", 
      "Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Binary-to-BCD-Converter", 
      "Parametric Binary to BCD Converter Using Double Dabble / Shift and Add 3 Algorithm", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Dynamic-Frequency-Phase-Sweeping", 
      "Dynamic Run-time Frequency and Phase Sweeping for Altera's PLLs with Freq. and Phase Meters", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Indirectly-Indexed-2D-Binary-Content-Addressable-Memory-BCAM", 
      "Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/05/30", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM", 
      "Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)", 
      "bsd-3-clause", 
      "Verilog", 
      1, 
      2, 
      "2016/02/06", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/LUT-Input-Permutations-Enumerator", 
      "LUT-Input-Permutations-Enumerator; A permutations enumerator circuit based on Lehmer's code; synthesis and verification frameworks are provided", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/01/08", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Linear-Feedback-Shift-Register-LFSR-Counter", 
      "Linear Feedback Shift Register (LFSR); A periodic counter with random count", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Multiported-RAM", 
      "Modular Multi-ported SRAM-based Memory", 
      "bsd-3-clause", 
      "Verilog", 
      1, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Switched-Multiported-RAM", 
      "Switched SRAM-based Multi-ported RAM", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/09/12", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/Timing-Driven-Variation-Aware-Clock-Mesh-Synthesis", 
      "Timing-Driven Variation-Aware Clock Mesh Synthesis Environment; programmed in Perl and TCL scripts", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/02/25", 
      "", 
      ""
    ], 
    [
      "AmeerAbdelhadi/cell-based_mixed_fifo.flow", 
      "This package includes a complete design framework for mixed asp* asynchronous and clocked synchronous cell-based FIFOs", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/08/27", 
      "", 
      ""
    ], 
    [
      "Ana06/function-graphing-FPGA", 
      "Team project developed on FPGA using VHDL: Function graphing.", 
      "gpl-3.0", 
      "VHDL", 
      2, 
      3, 
      "2016/08/16", 
      "", 
      ""
    ], 
    [
      "Anding/DDR2_memory_interface", 
      "A DDR2 memory interface for the Digilent Nexys4 board that does not rely on the Xilinx MIG", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2016/05/18", 
      "", 
      ""
    ], 
    [
      "Anding/N.I.G.E.-Machine", 
      "A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on the Digilent Nexys 4 and Nexys 4 DDR", 
      "", 
      "VHDL", 
      2, 
      12, 
      "2016/10/08", 
      "if", 
      ""
    ], 
    [
      "AntonZero/CCD_Cam", 
      "Cam interface to FPGA using ADV7180", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2015/06/07", 
      "", 
      ""
    ], 
    [
      "AntonZero/LED-Matrix-with-DE0-Nano-SoC-Board", 
      "tutorial", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "AntonZero/SDRAM-and-FIFO-for-DE1-SoC", 
      "tutorial", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2015/05/04", 
      "", 
      ""
    ], 
    [
      "AntonZero/SOC_tutorial", 
      "DE1-SOC", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2014/11/06", 
      "", 
      ""
    ], 
    [
      "AntonZero/UART", 
      "UEART Project for DE1 Board", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2015/04/21", 
      "", 
      ""
    ], 
    [
      "AntonZero/VGA", 
      "VGA Tutorial for DE1 ", 
      "", 
      "VHDL", 
      4, 
      5, 
      "2015/04/21", 
      "", 
      ""
    ], 
    [
      "Architech-Silica/Designing-a-Custom-AXI-Master-using-BFMs", 
      "A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2015/05/21", 
      "", 
      ""
    ], 
    [
      "Architech-Silica/Designing-a-Custom-AXI-Slave-Peripheral", 
      "A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2015/05/20", 
      "", 
      ""
    ], 
    [
      "Architech-Silica/HLS-Axi-Master-on-Microzed-with-Yocto-Linux-device-driver", 
      "Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.", 
      "", 
      "VHDL", 
      3, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "Architech-Silica/Zynq-Configuration-Controller", 
      "A configuration controller solution allowing a Zynq device to configure downstream FPGAs", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2015/10/05", 
      "", 
      ""
    ], 
    [
      "Archstacker/Y86-CPU", 
      "A pipeline CPU in Verilog for the Y86 instruction set.", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2014/12/18", 
      "", 
      ""
    ], 
    [
      "Arlet/verilog-6502", 
      "A Verilog HDL model of the MOS 6502 CPU", 
      "", 
      "Verilog", 
      25, 
      66, 
      "2016/08/19", 
      "i", 
      ""
    ], 
    [
      "Arlet/vga16", 
      "VGA module for this board: http://forum.6502.org/viewtopic.php?f=10&t=2247", 
      "lgpl-2.1", 
      "Verilog", 
      0, 
      1, 
      "2012/12/22", 
      "", 
      ""
    ], 
    [
      "Arlet/x18-32", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/11/29", 
      "", 
      ""
    ], 
    [
      "BG2BKK/img_process_vhdl", 
      "Image Processing on FPGA using VHDL", 
      "", 
      "VHDL", 
      8, 
      5, 
      "2014/07/19", 
      "", 
      ""
    ], 
    [
      "Ballaw/Wall-Following-Amigabot", 
      "ECE 2031 Final Project", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2012/03/31", 
      "", 
      ""
    ], 
    [
      "Basman74/Sweet32-CPU", 
      "Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)", 
      "", 
      "VHDL", 
      0, 
      7, 
      "2015/10/29", 
      "", 
      ""
    ], 
    [
      "Ben-401/c65gs", 
      "working on dockit branch", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/08/05", 
      "", 
      ""
    ], 
    [
      "BenBergman/AlteraDE2Labs_Verilog", 
      "My solutions to Alteras example labs", 
      "", 
      "Verilog", 
      24, 
      25, 
      "2014/01/02", 
      "f", 
      ""
    ], 
    [
      "BigEd/beeb816", 
      "65816 upgrade for BBC Micro, including lots of fast RAM (see also boot816)", 
      "lgpl-2.1", 
      "Verilog", 
      0, 
      0, 
      "2016/07/09", 
      "", 
      ""
    ], 
    [
      "BigEd/m68k", 
      "Automatically exported from code.google.com/p/m68k", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/04/27", 
      "", 
      ""
    ], 
    [
      "BigEd/m68k-1", 
      "Automatically exported from code.google.com/p/m68k", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/03/24", 
      "", 
      ""
    ], 
    [
      "BigEd/verilog-6502", 
      "This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL", 
      "lgpl-2.1", 
      "Verilog", 
      3, 
      10, 
      "2013/02/16", 
      "itf", 
      ""
    ], 
    [
      "BookTea/RISC_CPU", 
      "This repository is created by ani. It keeps the code written in Verilog HDL to design an RISC CPU.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2013/12/10", 
      "", 
      ""
    ], 
    [
      "Bucknalla/es3b2-digital-design", 
      "Assignments, Problem Sheets and Solutions from ES3B2", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/19", 
      "", 
      ""
    ], 
    [
      "Bucknalla/verilog-samples", 
      "Collection of Verilog Samples", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/02/23", 
      "", 
      ""
    ], 
    [
      "CWang24/DDR2_Controller", 
      "", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/07/24", 
      "", 
      ""
    ], 
    [
      "CWang24/FIFOs", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/02/09", 
      "", 
      ""
    ], 
    [
      "CWang24/JKflipflop", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/26", 
      "", 
      ""
    ], 
    [
      "Candyroot/Floating-Point-Addition", 
      "\u4f7f\u7528Verilog\u8bbe\u8ba1\u7684\u5e26\u56db\u820d\u4e94\u5165\u529f\u80fd\u7684\u6d6e\u70b9\u52a0\u6cd5\u5668", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      4, 
      "2011/12/19", 
      "", 
      ""
    ], 
    [
      "CarlosDomingues/TEAM-SUCCESS-NANO", 
      "cool stuff", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/03/04", 
      "", 
      ""
    ], 
    [
      "CeilingFan/ELE340", 
      "Conception des syst\u00e8mes ordin\u00e9s", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/03/08", 
      "", 
      ""
    ], 
    [
      "Chongsawad/VHDLcourse", 
      "VHDLcourse", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2010/12/01", 
      "", 
      ""
    ], 
    [
      "Chris-Su/Tempest", 
      "University of Toronto Mechatronics Design Association's Software for our 2015-2016 submarine Tempest", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/03/01", 
      "", 
      ""
    ], 
    [
      "Chun-Feng/2R1W-Memory-Design", 
      "Here offer 2R1W-based building block to proposed methodology to create multi-ported memory design. And different design to support more multi-ported level growth tree.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/05/31", 
      "", 
      ""
    ], 
    [
      "Chun-Feng/Block_RAM_Module_FPGAs", 
      "Block RAMs (BRAMs) provide two types: two ports or dual-ports mode on FPGAs.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/17", 
      "", 
      ""
    ], 
    [
      "Chun-Feng/LVT_Writes_Method", 
      "Live Value Table (LVT-based) techniques is increasing write ports method, and using table to track the latest address data.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/17", 
      "", 
      ""
    ], 
    [
      "Chun-Feng/Replication_Reads_Method", 
      "Replicating BRAMs to support multiple reads without complex control logics(multiplexor).", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/17", 
      "", 
      ""
    ], 
    [
      "ClusterM/nes_mappers", 
      "NES mappers", 
      "", 
      "Verilog", 
      2, 
      5, 
      "2015/08/06", 
      "", 
      ""
    ], 
    [
      "Cognoscan/AxiCores", 
      "AXI4-Compatible Verilog Cores, along with some helper modules.", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/03/02", 
      "", 
      ""
    ], 
    [
      "Cognoscan/BoostDSP", 
      "VHDL Library for implementing common DSP functionality.", 
      "apache-2.0", 
      "VHDL", 
      1, 
      1, 
      "2016/09/20", 
      "", 
      ""
    ], 
    [
      "Cognoscan/BoostLogic", 
      "Open-source VHDL library containing miscellaneous digital logic functions.", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2016/10/01", 
      "", 
      ""
    ], 
    [
      "Cognoscan/PicoIO", 
      "Mojo Dev Board (Spartan 6) Project to use a Picoblaze for I/O. Acts as a base for other projects.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/09/09", 
      "", 
      ""
    ], 
    [
      "Cognoscan/VerilogCogs", 
      "Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.", 
      "apache-2.0", 
      "Verilog", 
      0, 
      1, 
      "2015/06/07", 
      "", 
      ""
    ], 
    [
      "Cognoscan/VerilogTIS100", 
      "Implementation of the TIS-100 Tessellated Intelligence System.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/03/18", 
      "", 
      ""
    ], 
    [
      "Cognoscan/vhdl_practice", 
      "My random exercises to stay competent at VHDL.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/02/11", 
      "", 
      ""
    ], 
    [
      "Corey-Maler/29-VGA-display-a-rectangular", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/02/21", 
      "", 
      ""
    ], 
    [
      "Corey-Maler/simple_SoC", 
      "Small and simple, primitive SoC with GPU, CPU, RAM, GPIO", 
      "mit", 
      "Verilog", 
      2, 
      3, 
      "2016/03/20", 
      "", 
      ""
    ], 
    [
      "CospanDesign/nysa-artemis-pcie-platform", 
      "", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/07/04", 
      "", 
      ""
    ], 
    [
      "CospanDesign/nysa-artemis-platform", 
      "Base Artemis Platform, containing everything needed to interact with Artemis", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2016/08/21", 
      "", 
      ""
    ], 
    [
      "CospanDesign/nysa-artemis-usb2-platform", 
      "Artemis Platform for USB 2.0", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      0, 
      "2016/08/21", 
      "", 
      ""
    ], 
    [
      "CospanDesign/nysa-sata", 
      "", 
      "mit", 
      "Verilog", 
      5, 
      10, 
      "2016/06/01", 
      "it", 
      ""
    ], 
    [
      "CospanDesign/nysa-sdio-device", 
      "SDIO Device Verilog Core", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      0, 
      "2015/08/16", 
      "", 
      ""
    ], 
    [
      "CospanDesign/nysa-tx1-pcie-platform", 
      "Project to control TX1 from PCIE Using Nysa", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/08/16", 
      "", 
      ""
    ], 
    [
      "CospanDesign/nysa-verilog", 
      "Verilog Repository for GIT", 
      "mit", 
      "Verilog", 
      3, 
      1, 
      "2016/10/08", 
      "", 
      ""
    ], 
    [
      "CospanDesign/olympus", 
      "FPGA Software development environment", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2012/10/17", 
      "", 
      ""
    ], 
    [
      "CospanDesign/sdio-device", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      1, 
      "2015/12/30", 
      "", 
      ""
    ], 
    [
      "CospanDesign/verilog_ppfifo_demo", 
      "Simple demo showing how to use the ping pong FIFO", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/05/02", 
      "", 
      ""
    ], 
    [
      "DaChuang294-295/Scaler", 
      "Scaler", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/05/20", 
      "", 
      ""
    ], 
    [
      "Danny417/Danny381Module2", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/05", 
      "", 
      ""
    ], 
    [
      "Danny417/module2", 
      "", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2013/03/06", 
      "", 
      ""
    ], 
    [
      "DarkForte/MIPS-50_Instructions_Pipelined_CPU", 
      "A 5-level pipelined CPU described with Verilog, supports 50 MIPS instructions and interruption", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/11/24", 
      "", 
      ""
    ], 
    [
      "DatanoiseTV/BeMicro-CV-Multicomp", 
      "Pick-and-mix to create your own custom computer on the BeMicro CV FPGA Board.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/09/30", 
      "", 
      ""
    ], 
    [
      "DatanoiseTV/Parallax-Propeller-P8X32A-FPGA", 
      "", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      1, 
      "2014/08/15", 
      "", 
      ""
    ], 
    [
      "David-Estevez/spaceinvaders", 
      "VHDL implementation of a game similar to the popular game \"Space Invaders\"", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2013/12/16", 
      "", 
      ""
    ], 
    [
      "DeanoC/ice40K-empty", 
      "https://hackaday.io/project/7021-ice40k-boards empty project", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/08/08", 
      "", 
      ""
    ], 
    [
      "DeanoC/ice40k-zpu", 
      "zpu for ice40K", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2015/08/22", 
      "", 
      ""
    ], 
    [
      "DeathKing/CPME48", 
      "Why CP-YOU? Let's CP-ME! \u975e\u5e38\u7b80\u5355\u76848\u4f4dCPU\u7684VHDL\u5b9e\u73b0\uff0c\u62e5\u6709\u7cbe\u7b80\u7684RISC\u5f0f\u6307\u4ee4\u96c6\u3002\u66f4\u6709\u914d\u5957\u6269\u5c55\u6307\u4ee4\u96c6IR48*\u3001\u6c47\u7f16\u5668DASM48\u3001\u9ad8\u7ea7\u8bed\u8a00Cheme\uff0c\u4f60\u503c\u5f97\u62e5\u6709\u3002\uff08\u8bfe\u7a0b\u4f5c\u4e1a\uff0c\u4ec5\u4f9b\u4ea4\u6d41\uff0c\u5207\u52ff\u6284\u88ad\uff01\uff09", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2014/07/24", 
      "", 
      ""
    ], 
    [
      "Des333/soc-fb", 
      "Simple Linux Framebuffer with Altera Cyclone V SoC FPGA", 
      "gpl-2.0", 
      "SystemVerilog", 
      0, 
      2, 
      "2015/08/16", 
      "", 
      ""
    ], 
    [
      "Digilent/Arty-Z7", 
      "Board repository for the Arty Z7", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/08/10", 
      "", 
      ""
    ], 
    [
      "Digilent/Basys3", 
      "", 
      "", 
      "VHDL", 
      8, 
      1, 
      "2016/08/02", 
      "", 
      ""
    ], 
    [
      "Digilent/CmodA7", 
      "", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/08/08", 
      "", 
      ""
    ], 
    [
      "Digilent/Nexys4", 
      "", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2016/05/21", 
      "", 
      ""
    ], 
    [
      "Digilent/Nexys4DDR", 
      "", 
      "", 
      "VHDL", 
      5, 
      1, 
      "2016/05/31", 
      "", 
      ""
    ], 
    [
      "Digilent/NexysVideo", 
      "", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2016/09/20", 
      "", 
      ""
    ], 
    [
      "Digilent/Zedboard", 
      "", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2016/08/25", 
      "", 
      ""
    ], 
    [
      "Digilent/vivado-library", 
      "", 
      "", 
      "VHDL", 
      7, 
      6, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "DigilentInc/vivado-library", 
      "", 
      "", 
      "VHDL", 
      13, 
      14, 
      "2015/10/30", 
      "i", 
      ""
    ], 
    [
      "Dominator008/usb-de2-fpga", 
      "Hardware interface for USB controller on DE2 FPGA Platform", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2014/05/15", 
      "", 
      ""
    ], 
    [
      "Domipheus/TPU", 
      "TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. Designed to run on miniSpartan6+.", 
      "", 
      "VHDL", 
      1, 
      37, 
      "2016/07/31", 
      "itf", 
      ""
    ], 
    [
      "Domipheus/UART", 
      "Simple UART implementation in VHDL", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2015/09/10", 
      "", 
      ""
    ], 
    [
      "Domipheus/miniSpartan3", 
      "Projects for the miniSpartan3 board from Scarab Hardware", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/01", 
      "", 
      ""
    ], 
    [
      "DrSchottky/R-JTOP", 
      "Open source implementation of CB fusecheck glitch", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2015/04/23", 
      "", 
      ""
    ], 
    [
      "DrSchottky/TicksPicker", 
      "Tiny VHDL  postbit length extractor", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2014/12/13", 
      "", 
      ""
    ], 
    [
      "DreamSourceLab/DSLogic-hdl", 
      "An open source FPGA design for DSLogic", 
      "gpl-2.0", 
      "Verilog", 
      19, 
      15, 
      "2014/07/08", 
      "if", 
      ""
    ], 
    [
      "DreaminginCodeZH/archexp", 
      "\u6d59\u6c5f\u5927\u5b66\u8ba1\u7b97\u673a\u4f53\u7cfb\u7ed3\u6784\u8bfe\u7a0b\u5b9e\u9a8c", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      3, 
      "2016/06/29", 
      "", 
      ""
    ], 
    [
      "DreaminginCodeZH/orgexp", 
      "Computer Organization Experiment, Shi Qingsong, Zhejiang University.", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/07/15", 
      "", 
      ""
    ], 
    [
      "DuinoPilot/rgbmatrix-fpga", 
      "Adafruit RGB LED Matrix Display Driver for use with FPGAs (written in VHDL) ", 
      "", 
      "VHDL", 
      7, 
      9, 
      "2012/12/01", 
      "", 
      ""
    ], 
    [
      "EQ4/ofdm", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/03/27", 
      "", 
      ""
    ], 
    [
      "ESultanik/unambiguous-encapsulation", 
      "experiments relating to the encapsulation of data within other data", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2014/02/13", 
      "", 
      ""
    ], 
    [
      "Electraudio/ofdm", 
      "", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2014/03/27", 
      "", 
      ""
    ], 
    [
      "Elicon-IL/EDA-Tools", 
      "Verilog Gate-Level Studio", 
      "other", 
      "Verilog", 
      0, 
      3, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "Elphel/eddr3", 
      "ddr3 subproject for Elphel 393 camera", 
      "", 
      "Verilog", 
      5, 
      7, 
      "2014/11/02", 
      "", 
      ""
    ], 
    [
      "Elphel/gtxe2_gpl", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/01/15", 
      "", 
      ""
    ], 
    [
      "Elphel/x353", 
      "FPGA code for Elphel NC353 camera", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      0, 
      "2015/09/21", 
      "", 
      ""
    ], 
    [
      "Elphel/x359", 
      "FPGA code for 10359 3x1 multiplexer", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/28", 
      "", 
      ""
    ], 
    [
      "Elphel/x393", 
      "FPGA code for Elphel NC393 camera", 
      "", 
      "Verilog", 
      6, 
      12, 
      "2016/10/17", 
      "itf", 
      ""
    ], 
    [
      "Elphel/x393_sata", 
      "SATA controller for x393 camera", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      4, 
      "2016/10/06", 
      "", 
      ""
    ], 
    [
      "EttusResearch/UHD-Mirror", 
      "This is a special mirror of UHD, intended for use by The Mathworks and its customers.", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2013/10/15", 
      "", 
      ""
    ], 
    [
      "EttusResearch/fpga", 
      "The USRP\u2122 Hardware Driver FPGA Repository", 
      "", 
      "Verilog", 
      47, 
      33, 
      "2016/10/18", 
      "itf", 
      ""
    ], 
    [
      "EttusResearch/uhd-e300-dev", 
      "Temporary public repo for USRP E310 code. Will go away with official E310 release.", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2015/07/29", 
      "", 
      ""
    ], 
    [
      "FAST-Switch/fast", 
      "FAST", 
      "apache-2.0", 
      "Verilog", 
      3, 
      7, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "FEUP-MIEEC/LSDi", 
      "", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/01/21", 
      "", 
      ""
    ], 
    [
      "FPGA-cores-examples/cfi_ctrl", 
      "cfi_ctrl from opencores", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/05/27", 
      "", 
      ""
    ], 
    [
      "FPGAwars/FPGA-peripherals", 
      "Collection of open-source peripherals in Verilog", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      6, 
      "2016/09/19", 
      "", 
      ""
    ], 
    [
      "FPGAwars/apio-examples", 
      ":seedling: Apio examples", 
      "gpl-2.0", 
      "Verilog", 
      3, 
      2, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "FPGAwars/icestudio-examples", 
      "Icestudio examples - Community contributions", 
      "gpl-3.0", 
      "Verilog", 
      4, 
      0, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "FPGAwars/toolchain-icestorm", 
      ":seedling: Toolchain icestorm for open FPGAs", 
      "gpl-3.0", 
      "SystemVerilog", 
      3, 
      3, 
      "2016/09/08", 
      "", 
      ""
    ], 
    [
      "FelixV/ladybug-papilioplus-fpga", 
      "Automatically exported from code.google.com/p/ladybug-papilioplus-fpga", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/04/21", 
      "", 
      ""
    ], 
    [
      "FelixWinterstein/Vivado-KMeans", 
      "Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs", 
      "bsd-3-clause", 
      "VHDL", 
      6, 
      6, 
      "2016/06/25", 
      "", 
      ""
    ], 
    [
      "Feuerwerk/fpgaNES", 
      "", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      7, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "ForthHub/N.I.G.E.-Machine", 
      "A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is currently hosted on Digilent Nexys 2 and Nexys 4 hardware.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/02/06", 
      "", 
      ""
    ], 
    [
      "Forwil/Mips-C", 
      "A Mips-C Cpu in VerilogHDL", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/09/19", 
      "", 
      ""
    ], 
    [
      "Frank-Shaw/SystemOnFPGA", 
      "SOC system using verilog on FPGA devices.", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/01/11", 
      "", 
      ""
    ], 
    [
      "FrankBuss/TCA2601", 
      "A2601 FPGA implementation for the Turbo Chameleon", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      4, 
      "2013/05/26", 
      "", 
      ""
    ], 
    [
      "FrankBuss/YaGraphCon", 
      "Yet Another Graphics Controller", 
      "mit", 
      "VHDL", 
      0, 
      4, 
      "2012/06/10", 
      "", 
      ""
    ], 
    [
      "FrankBuss/c64pla", 
      "C64 PLA implementation in VHDL", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2013/06/25", 
      "", 
      ""
    ], 
    [
      "FrankBuss/gandalf-minder", 
      "bitcoin miner for the A3255-Q48 chip", 
      "", 
      "VHDL", 
      2, 
      5, 
      "2014/03/30", 
      "", 
      ""
    ], 
    [
      "FrankBuss/parallella-hw", 
      "Parallella board design files", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      3, 
      "2014/07/31", 
      "", 
      ""
    ], 
    [
      "FuzzyLogic/Trivium", 
      "A Verilog implementation of the Trivium stream cipher", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2016/10/12", 
      "", 
      ""
    ], 
    [
      "G33KatWork/AX8", 
      "The AVR softcore from opencores.org with a makefile and some useable demo code", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2010/02/20", 
      "", 
      ""
    ], 
    [
      "G33KatWork/LM32_Playground", 
      "My personal playground for the LM32 SoC on an FPGA", 
      "", 
      "Verilog", 
      5, 
      4, 
      "2012/09/10", 
      "", 
      ""
    ], 
    [
      "G33KatWork/nexys3_hdmi", 
      "A sample implementation of an HDMI transmitter on a Nexys 3 board", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2013/02/20", 
      "", 
      ""
    ], 
    [
      "GREO/uhd", 
      "A clone of Ettus's UHD repo ", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2011/06/11", 
      "", 
      ""
    ], 
    [
      "GREYFOXRGR/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/07/18", 
      "", 
      ""
    ], 
    [
      "GSI-CS-CO/bel_projects", 
      "", 
      "", 
      "VHDL", 
      7, 
      4, 
      "2016/10/12", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/Arduino-Soft-Core", 
      "", 
      "", 
      "VHDL", 
      19, 
      42, 
      "2013/11/16", 
      "if", 
      ""
    ], 
    [
      "GadgetFactory/C-RAM-Wing", 
      "CPLD and SRAM on a 16-bit Wing for flexible memory.", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2011/04/21", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/LatticeMico32", 
      "LatticeMico32 Soft Processor for the Papilio One.", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2011/05/02", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/Papilio-Arcade", 
      "A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.", 
      "", 
      "VHDL", 
      18, 
      23, 
      "2015/10/02", 
      "if", 
      ""
    ], 
    [
      "GadgetFactory/Papilio-Schematic-Library", 
      "A library of Soft Processors and peripherals that can be used with Webpack schematic editor to build a custom SOC for the Papilio", 
      "", 
      "VHDL", 
      4, 
      4, 
      "2015/05/12", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/Papilio_System_On_Chip", 
      "Build your custom Arduino compatible microcontroller using a schematic editor.", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2013/02/18", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/RetroCade_Synth", 
      "RetroCade Synth - C64 SID, YM2149, and POKEY audio chips with MIDI interface. ", 
      "", 
      "Verilog", 
      15, 
      18, 
      "2013/10/01", 
      "itf", 
      ""
    ], 
    [
      "GadgetFactory/Sump_Blaze_Core", 
      "VHDL Sump Logic Analyzer", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2011/12/02", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/VHDL_Example_Code", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2013/04/12", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/ZPUino-HDL", 
      "ZPUino HDL implementation", 
      "", 
      "VHDL", 
      9, 
      7, 
      "2013/09/12", 
      "", 
      ""
    ], 
    [
      "GadgetFactory/c65gs", 
      "FPGA-based C64 Accelerator / C65 like computer", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2015/04/27", 
      "", 
      ""
    ], 
    [
      "Galland/LEON2", 
      "LEON2 SPARC CPU IP core LGPL by Gaisler Research", 
      "", 
      "VHDL", 
      8, 
      9, 
      "2013/04/09", 
      "", 
      ""
    ], 
    [
      "GaphGroup/hemps", 
      "Respository with the main source code and generation files of the HeMPS framework", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/08/16", 
      "", 
      ""
    ], 
    [
      "GarstgerUnhold/Pong", 
      "Pong for Spartan3 FPGA-Board written in VHDL", 
      "", 
      "VHDL", 
      3, 
      10, 
      "2009/07/27", 
      "if", 
      ""
    ], 
    [
      "Gateway91/AHB-APB_Bridge_UVM_Env", 
      "AHB-APB UVM Verification Environment", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/08/08", 
      "", 
      ""
    ], 
    [
      "GeeksSect/Astraeus", 
      "The Microsemi SmartFusion2 projects for quadcopter and rover", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/06/12", 
      "", 
      ""
    ], 
    [
      "GeeksSect/Wall-e", 
      "The Microsemi SmartFusion2 projects for rover ", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "Gemini2015/cpu", 
      "MIPS CPU hard-wired", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/04/22", 
      "", 
      ""
    ], 
    [
      "Giako68/Hello", 
      "Text Mode Display for Minispartan6+", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2015/02/20", 
      "", 
      ""
    ], 
    [
      "Giako68/SD_RAM_VIDEO", 
      "MiniSpartan6+ DVI out + SDRAM + SD card reading", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      7, 
      "2015/07/17", 
      "", 
      ""
    ], 
    [
      "Gifts/descrypt-ztex-bruteforcer", 
      "descrypt-ztex-bruteforcer", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      11, 
      "2014/07/24", 
      "f", 
      ""
    ], 
    [
      "GregMefford/vlsi681spring09", 
      "Class Project for 681 VLSI System Design Course at The University of Cincinnati, Spring 2009", 
      "", 
      "Verilog", 
      2, 
      7, 
      "2009/06/12", 
      "", 
      ""
    ], 
    [
      "GregaFlander/fpga-hdl", 
      "A set of small Verilog projects, to simulate and implement on FPGA development boards", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2010/05/06", 
      "", 
      ""
    ], 
    [
      "Gregor812/SystemVerilog", 
      "\u041c\u043e\u0439 \u0443\u0447\u0435\u0431\u043d\u044b\u0439 \u0440\u0435\u043f\u043e\u0437\u0438\u0442\u043e\u0440\u0438\u0439 \u0434\u043b\u044f \u043f\u0440\u043e\u0435\u043a\u0442\u043e\u0432 \u043d\u0430 SystemVerilog \u0432 \u0441\u0440\u0435\u0434\u0435 Quartus", 
      "", 
      "SystemVerilog", 
      1, 
      5, 
      "2016/06/28", 
      "", 
      ""
    ], 
    [
      "Groundworkstech/rc4-prbs", 
      "A Verilog open-source implementation of a RC4 encryption algorigthm using a pseudorandom binary sequence (PRBS) for FPGA synthesis.", 
      "lgpl-3.0", 
      "Verilog", 
      2, 
      6, 
      "2013/08/06", 
      "", 
      ""
    ], 
    [
      "HRBUST-SOFTWARE-117/uvmprimer", 
      "Contains the code examples from The UVM Primer Book sorted by chapters.", 
      "", 
      "SystemVerilog", 
      1, 
      1, 
      "2014/10/13", 
      "", 
      ""
    ], 
    [
      "HackLinux/MIPS_PIPE", 
      "MIPS Pipeline in Verilog - UnB OAC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/11/26", 
      "", 
      ""
    ], 
    [
      "HackLinux/Nexys4DDR_DMA_controller", 
      "Direct memory access controller for the N.I.G.E. Machine to interface with the Xilinx MIG7 and Micron DDR2", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/03", 
      "", 
      ""
    ], 
    [
      "HackLinux/RISC_CPU_VHDL", 
      "RISC CPU basic inner structures from my College Final year's project.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/09/16", 
      "", 
      ""
    ], 
    [
      "HackLinux/interconnect", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/07/17", 
      "", 
      ""
    ], 
    [
      "HatsuneMiku3939/dcpu16", 
      "Pipelined DCPU-16 Verilog Implementation", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2012/05/10", 
      "", 
      ""
    ], 
    [
      "HeavyPixels/QuickSilverNEO", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/06/01", 
      "", 
      ""
    ], 
    [
      "IAIK/ascon_hardware", 
      "Hardware implementations of the authenticated encryption design ASCON", 
      "apache-2.0", 
      "VHDL", 
      0, 
      3, 
      "2016/06/22", 
      "", 
      ""
    ], 
    [
      "ILoveSpeccy/Aeon-Lite", 
      "Aeon Lite - Open Source Reconfigurable Computer", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2015/08/10", 
      "", 
      ""
    ], 
    [
      "IngenicC/MIPS-1", 
      "MIPS core designed in only 6 days", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/11/22", 
      "", 
      ""
    ], 
    [
      "IngyN/mips-cpu", 
      "MIPS CPU implemented in Verilog", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2014/11/24", 
      "", 
      ""
    ], 
    [
      "J2J2/totw", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/03/10", 
      "", 
      ""
    ], 
    [
      "JackDavidson/OpenFPGACore-TritonCore", 
      "A very simple and minimal FPGA core. This is CHISEL code for an FPGA, fully capable of implementing custom circuits.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/08/19", 
      "", 
      ""
    ], 
    [
      "JakeDOD/ece473", 
      "For sharing Quartus documents on the ECE 473 project.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/12/08", 
      "", 
      ""
    ], 
    [
      "JamisHoo/Cache-CPU", 
      "MIPS32 instruction subset based processor", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "JehandadKhan/verilog-utils", 
      "native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/06/02", 
      "", 
      ""
    ], 
    [
      "Jesus89/verilog-test", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/25", 
      "", 
      ""
    ], 
    [
      "Jiantastic/FPGA-Pong-Game", 
      "An FPGA implementation of a motion detection Pong game", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/09/06", 
      "", 
      ""
    ], 
    [
      "JimLewis/OSVVM", 
      "Open Source VHDL Verification Methodology (OSVVM) Repository", 
      "artistic-2.0", 
      "VHDL", 
      7, 
      19, 
      "2016/10/07", 
      "", 
      ""
    ], 
    [
      "John-Leitch/fpga-md5-cracker", 
      "A 64-stage pipelined MD5 implementation written in verliog.  Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per second.", 
      "", 
      "Verilog", 
      7, 
      8, 
      "2015/11/19", 
      "", 
      ""
    ], 
    [
      "JohnOrlando/uhd_with_burx", 
      "Clone of Ettus Research's UHD repository with support for Epiq Solutions' Bitshark USRP RX (BURX) daughterboard", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/09/22", 
      "", 
      ""
    ], 
    [
      "JoyHsu/ARM", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/04/29", 
      "", 
      ""
    ], 
    [
      "JoyHsu/single-cycle-ARMv4", 
      "This project for logic lab.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/04/29", 
      "", 
      ""
    ], 
    [
      "KastnerRG/riffa", 
      "The RIFFA development repository", 
      "bsd-3-clause", 
      "Verilog", 
      15, 
      29, 
      "2016/09/11", 
      "if", 
      ""
    ], 
    [
      "Kermit5/FPGA", 
      "a simple nerilog source file", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/10", 
      "", 
      ""
    ], 
    [
      "Kermit5/PS2", 
      "PS2\u5b9e\u9a8c", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/08/18", 
      "", 
      ""
    ], 
    [
      "KestrelComputer/Kestrel2", 
      "An archive of Kestrel-2 build artifacts.  Not currently maintained.", 
      "mpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2016/02/14", 
      "", 
      ""
    ], 
    [
      "KestrelComputer/gpia3", 
      "Third-Generation General Purpose I/O and Interrupt Adapter", 
      "mpl-2.0", 
      "Verilog", 
      2, 
      0, 
      "2016/06/15", 
      "", 
      ""
    ], 
    [
      "KestrelComputer/polaris", 
      "RISC-V RV64IS-compatible processor for the Kestrel-3", 
      "mpl-2.0", 
      "Verilog", 
      1, 
      2, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "Kyhu/wsw-neuro", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/02/01", 
      "", 
      ""
    ], 
    [
      "LEAP-Core/leap-platforms", 
      "Physical platform drivers for LEAP", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "LEAP-Core/leap-platforms-acp", 
      "Nallatech ACP FSB CPU module support", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/07/07", 
      "", 
      ""
    ], 
    [
      "LEAP-Core/leap-platforms-intel", 
      "Platform support for Intel FPGA systems", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "LEAP-Core/leap-platforms-xupv5", 
      "Xilinx XUPv5 platform support", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/02/12", 
      "", 
      ""
    ], 
    [
      "LOGre/fpgaSynths", 
      "Making oldskool music with FPGA VHDL soundchips core and the ZPUino SoC", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/09/27", 
      "", 
      ""
    ], 
    [
      "LaanstraGJ/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      2, 
      "2011/08/15", 
      "", 
      ""
    ], 
    [
      "LarsAsplund/splitting_signals", 
      "", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2016/08/24", 
      "", 
      ""
    ], 
    [
      "LarsAsplund/synchronization", 
      "Synchronization mechanisms for VHDL", 
      "other", 
      "VHDL", 
      1, 
      2, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "LarsAsplund/tb_drain_strategy", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/08/17", 
      "", 
      ""
    ], 
    [
      "Lauszus/Basys2", 
      "Projects for the Basys 2 board from Digilent", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2013/06/08", 
      "", 
      ""
    ], 
    [
      "Lauszus/DigitalSystemsDesignENGR378", 
      "Lab exercises for ENGR 378 at SFSU", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/04/02", 
      "", 
      ""
    ], 
    [
      "Lufftre/hesthagen", 
      "epic horse battle", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2015/05/23", 
      "", 
      ""
    ], 
    [
      "MEGA65/mega65-core", 
      "MEGA65 FPGA core", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "MIPSfpga/boards", 
      "Porting MIPSfpga to new boards", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/08/30", 
      "", 
      ""
    ], 
    [
      "MIPSfpga/mipsfpga-plus", 
      "MIPSfpga+ allows loading programs via UART and has a switchable clock", 
      "", 
      "Verilog", 
      12, 
      14, 
      "2016/10/11", 
      "itf", 
      ""
    ], 
    [
      "MIPSfpga/myMIPSfpga", 
      "", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2015/10/27", 
      "", 
      ""
    ], 
    [
      "MIPSfpga/peripherals", 
      "", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/10/14", 
      "", 
      ""
    ], 
    [
      "MIPSfpga/pre-mipsfpga", 
      "Various Verilog examples to gain knowledge and basic skills before working with MIPSfpga", 
      "", 
      "VHDL", 
      4, 
      1, 
      "2016/03/16", 
      "", 
      ""
    ], 
    [
      "MParygin/v.scope80", 
      "Simple FPGA dual channel oscilloscope (Spartan3, Verilog, Picoblaze)", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/11/27", 
      "", 
      ""
    ], 
    [
      "MParygin/v.sdr80", 
      "SDR receiver on FPGA Spartan 3e500 (40MHz bandwidth, 16 bit depth)", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/11/30", 
      "", 
      ""
    ], 
    [
      "MParygin/v.vga", 
      "Verilog code for VGA timing generator", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2014/11/29", 
      "", 
      ""
    ], 
    [
      "MParygin/v.vga.font8x16", 
      "Verilog VGA font generator 8 by 16 pixels", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/11/27", 
      "", 
      ""
    ], 
    [
      "MadLittleMods/FP-V-GA-Text", 
      "A simple to use VHDL module to display text on VGA display.", 
      "", 
      "VHDL", 
      5, 
      7, 
      "2013/12/16", 
      "", 
      ""
    ], 
    [
      "MadLittleMods/VHDL-Pong", 
      "Straightforward Pong Game written in VHDL. Scoring and Multiplayer", 
      "", 
      "VHDL", 
      7, 
      3, 
      "2015/09/28", 
      "", 
      ""
    ], 
    [
      "ManavA/s1_core", 
      "S1 Core Based on OpenSparc", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/04/09", 
      "", 
      ""
    ], 
    [
      "Masshat/AMD2901", 
      "Conception of AMD2901 processor using  VLSI techniques", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/09/30", 
      "", 
      ""
    ], 
    [
      "Masshat/digital-command-control-DCC--on-FPGA", 
      "DCC protocol", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/11/01", 
      "", 
      ""
    ], 
    [
      "Masshat/osvvm_verification", 
      "", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/10/04", 
      "", 
      ""
    ], 
    [
      "MeshSr/onetswitch20", 
      "Reference Designs for ONetSwitch20", 
      "lgpl-2.1", 
      "Verilog", 
      6, 
      0, 
      "2015/07/22", 
      "", 
      ""
    ], 
    [
      "MeshSr/onetswitch30", 
      "Reference Designs for ONetSwitch30", 
      "lgpl-2.1", 
      "Verilog", 
      6, 
      7, 
      "2015/12/17", 
      "", 
      ""
    ], 
    [
      "MeshSr/onetswitch45", 
      "Reference Designs for ONetSwitch45", 
      "lgpl-2.1", 
      "Verilog", 
      5, 
      1, 
      "2015/07/22", 
      "", 
      ""
    ], 
    [
      "Micahnator/472_lab5", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2011/06/08", 
      "", 
      ""
    ], 
    [
      "MichaelBell/VHDL-GameDisplay", 
      "Sprite display logic for Basys 2 FPGA board", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/03/31", 
      "", 
      ""
    ], 
    [
      "MichaelBell/VHDL-Scalextric", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/01/29", 
      "", 
      ""
    ], 
    [
      "MikelSkreen/Arty", 
      "Arty Repository", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/04", 
      "", 
      ""
    ], 
    [
      "MoronsRuS/AudioWake", 
      "Hardware Senior Project.  A music alarm clock.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/09/12", 
      "", 
      ""
    ], 
    [
      "MorrisMA/1PPS-DPLL", 
      "DPLL for phase-locking to 1PPS signal", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "MorrisMA/Booth_Multipliers", 
      "Parameterized Booth Multiplier in Verilog 2001", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2012/09/06", 
      "", 
      ""
    ], 
    [
      "MorrisMA/Chameleon", 
      "Arduino-compatible FPGA Shield Board", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/04/26", 
      "", 
      ""
    ], 
    [
      "MorrisMA/M16C5x", 
      "Soft-Core Microcomputer for FPGAs using PIC16C5x-compatible Processor Core", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/01/11", 
      "", 
      ""
    ], 
    [
      "MorrisMA/M65C02A", 
      "Enhanced 6502/65C02 Microprogrammed Verilog Processor Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/07", 
      "", 
      ""
    ], 
    [
      "MorrisMA/MAM65C02-Processor-Core", 
      "Microprogrammed 65C02-compatible Processor Core for FPGAs (Verilog-2001)", 
      "", 
      "Verilog", 
      3, 
      20, 
      "2016/09/18", 
      "it", 
      ""
    ], 
    [
      "MorrisMA/MiniCPU-S", 
      "Minimal Stack-based CPU for CPLDs with Serial ALU and SPI-based Memory/IO", 
      "", 
      "Verilog", 
      1, 
      5, 
      "2013/09/06", 
      "", 
      ""
    ], 
    [
      "MorrisMA/PIC16C5x", 
      "PIC16C5x-compatible Processor Core - Verilog", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/04/07", 
      "", 
      ""
    ], 
    [
      "MorrisMA/RTFIFO", 
      "Microprogrammed Receive/Transmit Block RAM FIFO for UARTs or similar devices", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/03/29", 
      "", 
      ""
    ], 
    [
      "MuhammadMajidAltaf/Zynq-4", 
      "Source control for my Vivado projects targeting the Zybo Zynq7010 Board.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/10/13", 
      "", 
      ""
    ], 
    [
      "Murailab-arch/magukara", 
      "FPGA-based open-source network tester", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      12, 
      "2014/08/05", 
      "itf", 
      ""
    ], 
    [
      "NJU-CS-SYS/ArchLab2015", 
      "2015\u79cb\u5b63\u5b66\u671f\u7ec4\u6210\u539f\u7406\u5b9e\u9a8c & 2013\u7ea7\u7cfb\u7edf\u65b9\u5411\u7efc\u5408\u5b9e\u9a8c - NPC", 
      "", 
      "Verilog", 
      4, 
      3, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "NJU-CS-SYS/DDR2_demo_on_Nexys4DDR", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/30", 
      "", 
      ""
    ], 
    [
      "NJU-CS-SYS/spi_flash", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/08", 
      "", 
      ""
    ], 
    [
      "NJU-CS-SYS/vga_text_mode", 
      "VGA controller to display ascii text", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "NeilJudson/MyReusableCode", 
      "My reusable code", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/29", 
      "", 
      ""
    ], 
    [
      "NeilJudson/OFDM_Synchronization", 
      "Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/10/11", 
      "", 
      ""
    ], 
    [
      "NetFPGA/netfpga", 
      "NetFPGA 1G infrastructure and gateware", 
      "other", 
      "Verilog", 
      76, 
      98, 
      "2016/05/08", 
      "itf", 
      ""
    ], 
    [
      "Neuron1k/HDMI2USB-misoc-firmware", 
      "A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/04/10", 
      "", 
      ""
    ], 
    [
      "Newsdee/_mist-board_OLD", 
      "Automatically exported from code.google.com/p/mist-board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/08/15", 
      "", 
      ""
    ], 
    [
      "Newsdee/mist-cores", 
      "core files for the MiST fpga", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/04/09", 
      "", 
      ""
    ], 
    [
      "NibblesLab/ConEmu_FPGA", 
      "X1\u30b7\u30ea\u30fc\u30ba\u7528\u30b3\u30f3\u30bd\u30fc\u30eb\u30a8\u30df\u30e5\u30ec\u30fc\u30bf(FPGA\u30d7\u30ed\u30b8\u30a7\u30af\u30c8)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/09/02", 
      "", 
      ""
    ], 
    [
      "NibblesLab/kromcopy", 
      "Kanji-ROM/Jisho-ROM write logic", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/10", 
      "", 
      ""
    ], 
    [
      "NibblesLab/lanemm3", 
      "LAN+EMM board and logic for MZ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2012/09/04", 
      "", 
      ""
    ], 
    [
      "NibblesLab/mz80b_de0", 
      "MZ-80B/MZ-2000 series implementation for Altera DE0 board", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2015/01/24", 
      "", 
      ""
    ], 
    [
      "NibblesLab/mz80c_de0", 
      "MZ-80 series implementation for Altera DE0 board", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2014/09/07", 
      "", 
      ""
    ], 
    [
      "NibblesLab/vup1500", 
      "MZ-1500 Version Up Adaptor for MZ-700", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/24", 
      "", 
      ""
    ], 
    [
      "NirojPokhrel/ZynqBTC", 
      "A Bitcoin miner for the Zynq chip utilizing the Zedboard.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/07/07", 
      "", 
      ""
    ], 
    [
      "NoSuchProcess/bk0010", 
      "Automatically exported from code.google.com/p/bk0010", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/12", 
      "", 
      ""
    ], 
    [
      "NoSuchProcess/fpga-x86-processor", 
      "Automatically exported from code.google.com/p/fpga-x86-processor", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/04/27", 
      "", 
      ""
    ], 
    [
      "NoSuchProcess/mist-board", 
      "Automatically exported from code.google.com/p/mist-board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/26", 
      "", 
      ""
    ], 
    [
      "NoSuchProcess/verilog", 
      "Miscellaneous verilog sources", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/06/27", 
      "", 
      ""
    ], 
    [
      "OPALESECURITY/hardsploit-template", 
      "Template to create a custom module / protocol in HARDSPLOIT", 
      "gpl-3.0", 
      "VHDL", 
      4, 
      3, 
      "2016/02/15", 
      "", 
      ""
    ], 
    [
      "OSURoboticsClub/Rover2016", 
      "Repository for the 2016 OSU Mars Rover Team for the Sample Return Robot Challenge", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2016/06/06", 
      "", 
      ""
    ], 
    [
      "ObKo/USBCore", 
      "USB Full-Speed/Hi-Speed Device Controller core for FPGA", 
      "mit", 
      "VHDL", 
      1, 
      2, 
      "2015/04/14", 
      "", 
      ""
    ], 
    [
      "Obijuan/ACC", 
      "Apollo CPU Core in Verilog. For learning and having fun with open FPGA", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      13, 
      "2016/09/09", 
      "i", 
      ""
    ], 
    [
      "Obijuan/Nandland-Go-Board-tutorial", 
      "Verilog tutorial with the Nandland go-board, using only opensource tools", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2016/04/24", 
      "", 
      ""
    ], 
    [
      "Obijuan/myslides", 
      "Collection of my presentations", 
      "", 
      "Verilog", 
      4, 
      3, 
      "2016/10/04", 
      "", 
      ""
    ], 
    [
      "Obijuan/open-fpga-verilog-tutorial", 
      "Aprender a dise\u00f1ar sistemas digitales sintetizables en FPGAs usando SOLO herramientas libres  #verilog #icestorm #lattice #Linux", 
      "gpl-2.0", 
      "Verilog", 
      25, 
      54, 
      "2016/05/30", 
      "if", 
      ""
    ], 
    [
      "ObviouslyGreen/JZ-Wentworth-Cache-Now", 
      "", 
      "", 
      "SystemVerilog", 
      1, 
      4, 
      "2016/02/07", 
      "", 
      ""
    ], 
    [
      "OpenCorps/sillier", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/10", 
      "", 
      ""
    ], 
    [
      "PAntoine/Little-Man-Computer", 
      "A silly version of the Little Man Computer", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/03/09", 
      "", 
      ""
    ], 
    [
      "PUTvision/FPGA-FAST", 
      "FPGA FAST image feature detector implementation in VHDL", 
      "", 
      "VHDL", 
      4, 
      4, 
      "2014/01/19", 
      "", 
      ""
    ], 
    [
      "Paebbels/JSON-for-VHDL", 
      "A JSON library implemented in VHDL.", 
      "apache-2.0", 
      "VHDL", 
      0, 
      6, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "Paebbels/PicoBlaze-Examples", 
      "PicoBlaze-Examples offers reference and example designs for the PicoBlaze-Libary.", 
      "apache-2.0", 
      "VHDL", 
      0, 
      1, 
      "2015/11/05", 
      "", 
      ""
    ], 
    [
      "Paebbels/PicoBlaze-Library", 
      "The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a Chip (SoC or SoFPGA).", 
      "apache-2.0", 
      "VHDL", 
      1, 
      6, 
      "2015/10/09", 
      "", 
      ""
    ], 
    [
      "Pajeh/mips1", 
      "A implementations of MIPS 1 in VHDL", 
      "mit", 
      "VHDL", 
      1, 
      3, 
      "2015/08/23", 
      "", 
      ""
    ], 
    [
      "Parallel-Systems-Lab/hardware-dll-part-1", 
      "prototype on a zedboard zynq7020", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/09/01", 
      "", 
      ""
    ], 
    [
      "Parallel-Systems-Lab/hardware-dll-part-2", 
      "parallella board", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/09/01", 
      "", 
      ""
    ], 
    [
      "Parallel-Systems-Lab/parallella-cluster", 
      "Parallella board design files", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/08/25", 
      "", 
      ""
    ], 
    [
      "PetteriAimonen/dso-quad-usb-analyzer", 
      "USB Full-Speed (12Mbps) protocol analyzer for the DSO Quad", 
      "", 
      "VHDL", 
      3, 
      9, 
      "2013/01/12", 
      "", 
      ""
    ], 
    [
      "PierreBizouard/parallella-fpga-tutorials", 
      "A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/10/19", 
      "", 
      ""
    ], 
    [
      "Poofjunior/HardwareModules", 
      "A collection of portable hardware modules", 
      "", 
      "SystemVerilog", 
      3, 
      5, 
      "2015/09/30", 
      "", 
      ""
    ], 
    [
      "Poofjunior/SynchronousQuadratureEncoder", 
      "An implementation of decrypting a quadrature optical encoder in System Verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/11/29", 
      "", 
      ""
    ], 
    [
      "Poofjunior/fpga_fast_serial_sort", 
      " a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially", 
      "", 
      "SystemVerilog", 
      1, 
      11, 
      "2016/01/12", 
      "if", 
      ""
    ], 
    [
      "Practical-UVM-Step-By-Step/Practical_UVM_examples", 
      "", 
      "apache-2.0", 
      "Verilog", 
      0, 
      2, 
      "2016/07/26", 
      "", 
      ""
    ], 
    [
      "ProofCafe/tpp2011", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/11/23", 
      "", 
      ""
    ], 
    [
      "PsiStarPsi/firmware-ethernet", 
      "Firmware modules and packages for implementing Ethernet control and data acquisition interfaces on Xilinx FPGAs.", 
      "lgpl-2.1", 
      "VHDL", 
      0, 
      2, 
      "2016/01/29", 
      "", 
      ""
    ], 
    [
      "PsiStarPsi/firmware-general", 
      "Generally useful firmware modules and packages, targeted for development on Xilinx FPGAs.", 
      "lgpl-2.1", 
      "VHDL", 
      0, 
      1, 
      "2016/04/12", 
      "", 
      ""
    ], 
    [
      "PsiStarPsi/mtc-cajipci", 
      "Automatically exported from code.google.com/p/mtc-cajipci", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/10", 
      "", 
      ""
    ], 
    [
      "PyHDI/flipSyrup", 
      "Cycle-Accurate Hardware Simulation Framework on Abstract FPGA Platforms", 
      "other", 
      "Verilog", 
      1, 
      3, 
      "2016/03/07", 
      "", 
      ""
    ], 
    [
      "QuantumQuadrate/HamamatsuCameralink", 
      "FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      2, 
      "2015/11/25", 
      "", 
      ""
    ], 
    [
      "Quenii/cu-hw-gps", 
      "Automatically exported from code.google.com/p/cu-hw-gps", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/04/13", 
      "", 
      ""
    ], 
    [
      "Quenii/pci-e-v5", 
      "Automatically exported from code.google.com/p/pci-e-v5", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/04/21", 
      "", 
      ""
    ], 
    [
      "RandomReaper/pim-vhdl", 
      "My VHDL code", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2016/06/06", 
      "", 
      ""
    ], 
    [
      "Razer6/welecw2000a", 
      "Redesigned firmware for Welec W2000A series digital storage oscilloscopes", 
      "", 
      "VHDL", 
      7, 
      4, 
      "2010/12/11", 
      "", 
      ""
    ], 
    [
      "Reiuiji/ECE368-Lab", 
      "ECE368 | Lab", 
      "mit", 
      "VHDL", 
      2, 
      3, 
      "2016/04/27", 
      "", 
      ""
    ], 
    [
      "Reiuiji/VHDL-Emporium", 
      "Collection of Various created VHDL code", 
      "mit", 
      "VHDL", 
      6, 
      2, 
      "2016/04/15", 
      "", 
      ""
    ], 
    [
      "Remian8985/ece241-final", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/01/14", 
      "", 
      ""
    ], 
    [
      "Remian8985/verilog-library-tiny", 
      "I will store whatever chunk of verilog code I think will be useful for anyone to reuse. ", 
      "other", 
      "Verilog", 
      0, 
      3, 
      "2014/11/09", 
      "", 
      ""
    ], 
    [
      "Risca/Fierce-Gravel", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/03/25", 
      "", 
      ""
    ], 
    [
      "RiyanshKarani01235/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project", 
      "", 
      "", 
      "Verilog", 
      2, 
      4, 
      "2016/07/19", 
      "", 
      ""
    ], 
    [
      "RoaLogic/adv_dbg_if", 
      "Universal Advanced JTAG Debug Interface", 
      "", 
      "SystemVerilog", 
      0, 
      6, 
      "2016/04/22", 
      "", 
      ""
    ], 
    [
      "RoaLogic/ahb3lite_interconnect", 
      "Fully Parameterised AHB3-Lite SoC Interconnect", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "RoaLogic/ahb3lite_memory", 
      "RAM with AHB3-Lite interface", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "RoaLogic/ahb3lite_pkg", 
      "SystemVerilog package for AHB3Lite IP", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/10/13", 
      "", 
      ""
    ], 
    [
      "RubiksD/Uart", 
      "Verilog model for uart communications", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/04/30", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Audio-Synthesizer", 
      "We\u00a0intend\u00a0to\u00a0create\u00a0an\u00a0audio\u00a0synthesizer.\u00a0The\u00a0sound\u00a0will\u00a0be\u00a0sent\u00a0out\u00a0through\u00a0line\u00a0out\u00a0or\u00a0headphone jacks\u00a0on\u00a0the\u00a0Altera\u00a0board.\u00a0We\u00a0will\u00a0start\u00a0out\u00a0simple\u00a0and\u00a0add\u00a0to\u00a0it\u00a0as\u00a0time\u00a0permits.\u00a0To\u00a0begin\u00a0with,\u00a0we\u00a0will\u00a0get different\u00a0notes\u00a0played\u00a0when\u00a0different\u00a0buttons\u00a0are\u00a0pressed\u00a0on\u00a0the\u00a0board.\u00a0The\u00a0switches\u00a0could\u00a0be\u00a0used\u00a0to\u00a0change pitch\u00a0so\u00a0the\u00a04\u00a0buttons\u00a0on\u00a0the\u00a0board\u00a0can\u00a0be\u00a0used\u00a0for\u00a0more\u00a0than\u00a04\u00a0notes.\u00a0Then,\u00a0we\u00a0can\u00a0try\u00a0creating\u00a0more\u00a0than just\u00a0simple\u00a0notes.\u00a0We\u00a0can\u00a0add\u00a0filters,\u00a0possibly\u00a0use\u00a0line\u00a0in\u00a0or\u00a0mic\u00a0input,\u00a0and\u00a0so\u00a0on.\u00a0If\u00a0we\u00a0have\u00a0a\u00a0lot\u00a0of\u00a0extra\u00a0time, we\u00a0can\u00a0try\u00a0creating\u00a0a\u00a0MIDI\u00a0file\u00a0interpreter\u00a0instead\u00a0of\u00a0using\u00a0buttons\u00a0as\u00a0input.\u00a0Then,\u00a0we\u00a0could\u00a0try\u00a0different\u00a0input methods.\u00a0That\u00a0could\u00a0include\u00a0taking\u00a0apart\u00a0an\u00a0old\u00a0electric\u00a0mini\u00adkeyboard\u00a0and\u00a0wiring\u00a0it\u00a0to\u00a0inputs\u00a0on\u00a0the\u00a0board,\u00a0or any\u00a0number\u00a0of\u00a0other\u00a0possibilities.", 
      "", 
      "VHDL", 
      2, 
      0, 
      "2013/12/08", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Brick-Breaker", 
      "The purpose of this project is to build an interactive version of the game brick breaker using an  FPGA. It will be programmed using Verilog. The game will require a design of graphics, mouse  control, and the creation of a round ball. Also I need to work on the aspects of the control of the  ball. This also includes the ball interactions with the paddle, walls, bricks, and how to stop it  from going out of bounds. ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/12/09", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Camera-Tracking", 
      "\u00a0Our\u00a0project\u00a0is\u00a0the\u00a0system\u00a0that\u00a0enables\u00a0a\u00a0moving\u00a0camera\u00a0to\u00a0track\u00a0a\u00a0moving\u00a0object\u00a0in\u00a0real\u00a0time.\u00a0We\u00a0plan\u00a0on doing\u00a0this\u00a0by\u00a0having\u00a0a\u00a0camera\u00a0mounted\u00a0to\u00a0a\u00a0swivel\u00a0using\u00a0two\u00a0servo\u00a0motors\u00a0to\u00a0allow\u00a0for\u00a0the\u00a0camera\u2019s direction\u00a0to\u00a0be\u00a0controlled.\u00a0The\u00a0camera\u00a0data\u00a0will\u00a0be\u00a0read\u00a0into\u00a0the\u00a0FPGA\u00a0board\u00a0and\u00a0some\u00a0basic\u00a0object recognition\u00a0algorithm\u00a0will\u00a0be\u00a0used\u00a0to\u00a0\u00a0identify\u00a0an\u00a0some\u00a0object\u00a0and\u00a0determine\u00a0if\u00a0the\u00a0camera\u00a0needs\u00a0to\u00a0be moved\u00a0to\u00a0keep\u00a0the\u00a0object\u00a0in\u00a0the\u00a0field\u00a0of\u00a0vision.\u00a0In\u00a0addition\u00a0to\u00a0the\u00a0auto\u00a0tracking\u00a0mode,\u00a0we\u00a0plan\u00a0on\u00a0having\u00a0an\u00a0IR remote\u00a0to\u00a0allow\u00a0for\u00a0manual\u00a0panning,\u00a0mode\u00a0selection,\u00a0and\u00a0power\u00a0on\u00a0and\u00a0off.\u00a0If\u00a0there\u00a0is\u00a0additional\u00a0time\u00a0we would\u00a0like\u00a0to\u00a0also\u00a0interface\u00a0the\u00a0FPGA\u00a0to\u00a0a\u00a0Raspberry\u00a0Pi\u00a0board\u00a0running\u00a0a\u00a0linux\u00a0web\u00a0server\u00a0to\u00a0allow\u00a0for\u00a0email alerts\u00a0(when\u00a0object\u00a0moves)\u00a0and\u00a0web\u00a0based\u00a0control.", 
      "", 
      "VHDL", 
      3, 
      6, 
      "2013/12/10", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Chess-Web-Server", 
      "FPGA project with Mark Zoppina and Jon Liang", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/12/13", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/DDS-Generator", 
      "The\u00a0project\u00a0aims\u00a0at\u00a0developing\u00a0a\u00a0DDS\u00a0based\u00a0function\u00a0generator\u00a0to\u00a0generate\u00a0a\u00a0sine\u00a0wave frequency\u00a0sweep\u00a0in\u00a0the\u00a0range\u00a0of\u00a0390\u00a0kHz.\u00a0For\u00a0doing\u00a0this\u00a0the\u00a0FPGA\u00a0will\u00a0be\u00a0used\u00a0to\u00a0run\u00a0the\u00a0dds algorithm\u00a0and\u00a0then\u00a0a\u00a0DAC\u00a0and\u00a0a\u00a0reconstruction\u00a0filter\u00a0will\u00a0be\u00a0interfaced\u00a0of\u00a0the\u00a0required\u00a0order\u00a0to have\u00a0a\u00a0final\u00a0output\u00a0on\u00a0the\u00a0CRO.", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2013/12/10", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Gesture-Music", 
      "We will be design a gesture capturing music controlling system by using the NIOS I and the Altera FPGA boards. We will divide the project into 2 steps, the firstep is tha we wil build an interface whicould upload the music tohe FPGA and the NIOS I processor, the scond step is tha we wil use a gesture capturing sytem linked withe FPA and NIOS I procesor t control the basic proertis of the sound.", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/12/09", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/MIPS-Processor", 
      "The project is to build a MIPS micro-processor, which is composed of registers, ALUs, finite state  machines, memories, and other logic building blocks. The microarchitecture can be separated into two parts: the datapath and the control. The datapath  contains structures such as memories, registers, ALUs, and multiplexers. The control unit receives the  current instruction from the datapath and tells the datapath how to execute that instruction.", 
      "", 
      "VHDL", 
      3, 
      0, 
      "2014/12/10", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Music-Sampler", 
      "Implementation of music sampler via (electronic drum set or keyboard).Use of the board's memory to send data to the audio codex on the DE2-115 Board to the board's audio output. ", 
      "", 
      "Verilog", 
      4, 
      0, 
      "2014/12/11", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/NGC-Sonar", 
      "This project aims to use the Cyclone IV E FPGA board and one or more Parallax ping sonar sensors to  track objects in 3D at short range. Using an external display, we will display position and distance of the  object from the sensor array.", 
      "", 
      "VHDL", 
      4, 
      1, 
      "2013/12/13", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/RC-Rover", 
      "We will build a rover using 4 gearhead motors and use an IR remote controller to control the  motors. ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/12/10", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Solar-Tracking", 
      "Our project is basically a solar panel system that will adjust its position to keep the panel  perpendicular to the sun/light source so that the panel generates optimal power. The system will have LDR sensors, each of which will have a light dependent resistance value. When panel is  perpendicular to the light source, the LDR sensors should have the same value. But since the sun move in a hemispherical angle around the panel, one of the sensor\u2019s value will be greater than  then other. This information will go through an ADC and then to the FPGA. The FPGA will have a  control algorithm which will set the position of the servos to keep the LDR\u2019s resistance values  equal, thus keeping the panel perpendicular to the sun/light source. ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/12/09", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Sound-Filter", 
      "Real time active noise cancellation filter.  The filter will increase signal to noise ratio by decreasing noise.  This system is used in cellular phones and high tech headphones. ", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/12/09", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Tap-Tap", 
      "For our project, we plan to create a game similar to the popular game, Tap Tap (http://en.wikipedia.org/wiki/Tap_Tap). In the game, a series of inputs will scroll down the display and the player must press each input at the correct time. The inputs are synchronized to a song. A flash game similar to what we wish to create can be found here: http://www.plonga.com/adventure/Music/Tap\u00adTap\u00adRevenge\u00adOnline We will be using the keys on the FPGA board as inputs and the character display to show when the player needs to press each input. Additionally, we will be using the audio output to play a song for the game. For additional hardware, we may require a speaker to play the song. We may also consider using a keyboard as an external input component, as the keys on the FPGA board tend to have glitches.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/12/09", 
      "", 
      ""
    ], 
    [
      "Rutgers-FPGA-Projects/Two-Way-Comm", 
      "In our project we intend to implement a two way half-duplex communication system on Altera  DE2-115 boards. Our system will have two FPGA\u2019s connected via an Ethernet cable. Each  FPGA board will have a speaker and microphone connected to it. Using this microphone a  person sitting next to one board will be able send an audio message to a person sitting next to the  other FPGA board. The other person will receive this message via the speaker. We will also  implement a MAC protocol for our Link layer. If time permits we will try implementing our  system on a LAN. ", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/12/09", 
      "", 
      ""
    ], 
    [
      "SCN3/5-stage-pipelined-MIPS-CPU-on-FPGA", 
      "5-stage-pipelined-MIPS-CPU-on-FPGA", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/06/19", 
      "", 
      ""
    ], 
    [
      "SCN3/MIPS-CPU-on-FPGA-V3", 
      "Implementing \"forwarding paths\" and \"predict-not-taken\" to make our MIPS CPU run faster. This is following 5-stage-pipelined-CPU-on-FPGA.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/06/19", 
      "", 
      ""
    ], 
    [
      "SCN3/MIPS-CPU-on-FPGA-V4", 
      "Implementing interruption on our MIPS CPU", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/06/19", 
      "", 
      ""
    ], 
    [
      "SCN3/single-cycle-MIPS-CPU-on-FPGA", 
      "single-cycle-MIPS-CPU-on-FPGA", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/06/19", 
      "", 
      ""
    ], 
    [
      "Saanlima/Pepino", 
      "", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2016/05/06", 
      "", 
      ""
    ], 
    [
      "Saanlima/Pipistrello", 
      "Pipistrello FPGA board by Saanlima Electronics", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/05/22", 
      "", 
      ""
    ], 
    [
      "SamThomas/VHDL_application", 
      "This is a Xilinx Spartan-3E FPGA application using VGA, for more information see the wiki of the VHDL_application repository", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2014/04/10", 
      "", 
      ""
    ], 
    [
      "Samuirai/fpga", 
      "Repository for my FPGA Stuff", 
      "", 
      "VHDL", 
      3, 
      3, 
      "2011/12/21", 
      "", 
      ""
    ], 
    [
      "SaraBeheshti/MIPS-in-Verilog", 
      "An implementation of MIPS single cycle datapath in Verilog. ", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/03/11", 
      "", 
      ""
    ], 
    [
      "SeanBytes/ELE340", 
      "Conception des syst\u00e8mes ordin\u00e9s", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/02/29", 
      "", 
      ""
    ], 
    [
      "SeniorProject-2016/Chip-Design", 
      "Design and Verification of a Complete Application Specific Integrated Circuit", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2016/05/26", 
      "", 
      ""
    ], 
    [
      "ShepardSiegel/hotline", 
      "Atomic Rules Hotline family of communication IP", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/01/12", 
      "", 
      ""
    ], 
    [
      "ShepardSiegel/ocpi", 
      "Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!", 
      "lgpl-3.0", 
      "Verilog", 
      8, 
      22, 
      "2014/05/29", 
      "itf", 
      ""
    ], 
    [
      "ShiGGie/FPGA-OV7670-cam", 
      "VHDL/FPGA/OV7670", 
      "", 
      "VHDL", 
      3, 
      4, 
      "2016/02/24", 
      "", 
      ""
    ], 
    [
      "SiLab-Bonn/basil", 
      "A data acquisition framework in Python and Verilog.", 
      "bsd-3-clause", 
      "Verilog", 
      9, 
      7, 
      "2016/10/11", 
      "", 
      ""
    ], 
    [
      "SiLab-Bonn/fe65_p2", 
      "DAQ for FE65P2 prototype", 
      "gpl-2.0", 
      "SystemVerilog", 
      2, 
      1, 
      "2016/09/19", 
      "", 
      ""
    ], 
    [
      "SiliconKite/SystemVerilogReference", 
      "training labs and examples", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/06/08", 
      "", 
      ""
    ], 
    [
      "SkylerLipthay/project-costanza", 
      "Project Costanza is a video game console built from the ground up centered around the DE0-Nano FPGA in Verilog", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/08/12", 
      "", 
      ""
    ], 
    [
      "Solvalou/PONG", 
      "PONG in Verilog", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2012/07/22", 
      "", 
      ""
    ], 
    [
      "SpencerKlawans/CPE133-FinalProject", 
      "Final Project for Calpoly CPE133", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/08/25", 
      "", 
      ""
    ], 
    [
      "Spenser309/fully_pipelined_adder", 
      "Fully pipelined adder", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/05/20", 
      "", 
      ""
    ], 
    [
      "Spenser309/gmii_to_fifo", 
      "Simple wrappers that turn raw gmii data into fifo data", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2011/06/26", 
      "", 
      ""
    ], 
    [
      "Squall-DA/DVI-VHDL-Project", 
      "", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2012/04/11", 
      "", 
      ""
    ], 
    [
      "Sumith1896/tusSAT", 
      "A SAT solver implementation in VHDL, team tussle", 
      "mit", 
      "VHDL", 
      2, 
      11, 
      "2016/04/13", 
      "it", 
      ""
    ], 
    [
      "TUM-LIS/faultify", 
      "FPGA-based Probability-aware Fault Injection and Analysis Platform", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      3, 
      "2015/12/21", 
      "", 
      ""
    ], 
    [
      "TUM-LIS/lisnoc", 
      "LIS Network-on-Chip Implementation", 
      "", 
      "Verilog", 
      7, 
      4, 
      "2016/08/29", 
      "", 
      ""
    ], 
    [
      "TUM-LIS/optimsoc", 
      "OpTiMSoC source repository", 
      "", 
      "Verilog", 
      4, 
      4, 
      "2015/12/25", 
      "", 
      ""
    ], 
    [
      "Tabrizian/CA-Lab", 
      "Computer Architecture laboratory reports and codes. ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/07/04", 
      "", 
      ""
    ], 
    [
      "Tabrizian/Cache", 
      "Simple implementation of cache using vhdl", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/04/11", 
      "", 
      ""
    ], 
    [
      "Tabrizian/GuessNumber", 
      "This repo contains implementation of a simple guessing game in verilog.", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2016/01/18", 
      "", 
      ""
    ], 
    [
      "Tabrizian/IALU", 
      "Iman ALU :)", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2016/06/12", 
      "", 
      ""
    ], 
    [
      "Tabrizian/Logic_Design", 
      "Implementation of logic design circuits using Logisim", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/01", 
      "", 
      ""
    ], 
    [
      "TaihuLight/FPGA-CNN", 
      "FPGA implementation of Cellular Neural Network (CNN)", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/05/05", 
      "", 
      ""
    ], 
    [
      "TaihuLight/NetFPGA-10G-UPB-OpenFlow", 
      "An OpenFlow implementation for the NetFPGA-10G card", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/02/18", 
      "", 
      ""
    ], 
    [
      "TaihuLight/OSNT", 
      "", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/05/21", 
      "", 
      ""
    ], 
    [
      "TaihuLight/OSNT-Code", 
      "Code of the Open Source Network Tester project\uff08backup\uff09", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/06/28", 
      "", 
      ""
    ], 
    [
      "Taugeran/Bitfury", 
      "public git of the now open sourced Bitfury Bitstream and source code", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2013/07/15", 
      "", 
      ""
    ], 
    [
      "ThadeuMelo/BLOB-Detection", 
      "Blob Detection in HDL", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2012/04/26", 
      "", 
      ""
    ], 
    [
      "ThadeuMelo/image_processing_examples", 
      "Examples of image processing", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/01/18", 
      "", 
      ""
    ], 
    [
      "ThePedestrian/FIFO-Verilog", 
      "First In, First Out written in Verilog", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2013/02/02", 
      "", 
      ""
    ], 
    [
      "ThePedestrian/Verilog-MIPSProcessor", 
      "Full implementation of a modifed MIPS processor in Verilog.", 
      "", 
      "Verilog", 
      9, 
      8, 
      "2013/09/16", 
      "", 
      ""
    ], 
    [
      "Themaister/SC-MIPS", 
      "Simple, single cycle MIPS implementation in VHDL. Extended to support most instructions.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/04/27", 
      "", 
      ""
    ], 
    [
      "Thomasb81/Midi_SynthFpga", 
      "Sound synthetizer with an fpga", 
      "", 
      "Verilog", 
      0, 
      6, 
      "2015/03/14", 
      "", 
      ""
    ], 
    [
      "Thomasb81/SDCard-PG", 
      "SD Card play ground", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/10/27", 
      "", 
      ""
    ], 
    [
      "Thomasb81/SD_spi", 
      "SPI / SDCard through serial controler experiment", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/10/07", 
      "", 
      ""
    ], 
    [
      "TimingKeepers/fmc-adc", 
      "FMC ADC Gateware.", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/07/13", 
      "", 
      ""
    ], 
    [
      "TimingKeepers/gen-ugr-cores", 
      "Generic UGR VHDL/Verilog cores.", 
      "gpl-2.0", 
      "VHDL", 
      2, 
      2, 
      "2016/06/10", 
      "", 
      ""
    ], 
    [
      "TimingKeepers/wr-cores-ugr", 
      "wr-cores modified by UGR", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2015/02/27", 
      "", 
      ""
    ], 
    [
      "Torlus/FPGAPCE", 
      "PC-Engine / Turbografx-16 clone running on an Altera DE1 board.", 
      "", 
      "VHDL", 
      3, 
      13, 
      "2013/11/08", 
      "itf", 
      ""
    ], 
    [
      "Torlus/Guimauve2ooo", 
      "VGA output for Apple //c computers", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2013/11/13", 
      "", 
      ""
    ], 
    [
      "Torlus/JagNetlists", 
      "Atari Jaguar netlists compiler", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2014/11/08", 
      "", 
      ""
    ], 
    [
      "Torlus/firebee-fpga", 
      "Revamp / enhancements of the FPGA part of the Firebee project", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/04/26", 
      "", 
      ""
    ], 
    [
      "Torlus/fpgagen", 
      "SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.", 
      "", 
      "VHDL", 
      3, 
      15, 
      "2013/11/08", 
      "if", 
      ""
    ], 
    [
      "Torlus/z88fpga", 
      "Cambridge Z88 in a FPGA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "Toyon/Chilipepper", 
      "Laboratory exercises and references designs for teaching wireless algorithm implementation in FPGAs.", 
      "", 
      "VHDL", 
      10, 
      2, 
      "2015/04/14", 
      "", 
      ""
    ], 
    [
      "TripleDogDare/umn_simaudio", 
      "Univ. of MN Simultaneous Audio Recording Interface Software and Firmware", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2012/05/02", 
      "", 
      ""
    ], 
    [
      "Ttl/bf_cpu", 
      "Brainfuck microprocessor", 
      "lgpl-3.0", 
      "VHDL", 
      2, 
      3, 
      "2013/04/05", 
      "", 
      ""
    ], 
    [
      "Ttl/fsm_uart", 
      "UART designed to be used with FSM", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2013/03/17", 
      "", 
      ""
    ], 
    [
      "Ttl/pic16f84", 
      "PIC16F84 compatible microprocessor", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2013/03/14", 
      "", 
      ""
    ], 
    [
      "Tychus/UVMReference", 
      "Reference examples and short projects using UVM Methodology", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/01/15", 
      "", 
      ""
    ], 
    [
      "UA3MQJ/fpga-async-cpu", 
      "FPGA based async modules", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/12", 
      "", 
      ""
    ], 
    [
      "UA3MQJ/fpga-signal-generator", 
      "FPGA based signal generator", 
      "", 
      "Verilog", 
      3, 
      1, 
      "2015/06/25", 
      "", 
      ""
    ], 
    [
      "UA3MQJ/fpga-smart-home", 
      "FPGA base smart home", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/14", 
      "", 
      ""
    ], 
    [
      "UA3MQJ/fpga-synth", 
      "FPGA based modular synth.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/02/22", 
      "", 
      ""
    ], 
    [
      "UCLONG/NetEmulation", 
      "Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks", 
      "gpl-3.0", 
      "SystemVerilog", 
      6, 
      5, 
      "2014/05/18", 
      "", 
      ""
    ], 
    [
      "UVVM/UVVM_All", 
      "Open Source VHDL Verification Component Framework for making structured VHDL testbenches for verification of FPGA and ASIC.", 
      "mit", 
      "VHDL", 
      5, 
      19, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "UVVM/UVVM_Utility_Library", 
      "UVVM Utility Library is an open source VHDL testbench (TB) infrastructure library for verification of FPGA and ASIC.", 
      "mit", 
      "VHDL", 
      2, 
      9, 
      "2016/08/30", 
      "", 
      ""
    ], 
    [
      "VHDL-Coding/GHDL", 
      "Not updated. Use - https://github.com/hanzer/gVHDL instead.", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2015/06/02", 
      "", 
      ""
    ], 
    [
      "VHDL/Playground", 
      "Develop the directors structure and testing infrastructure for CoreLib", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "VLSI-EDA/OSVVM", 
      "Open Source VHDL Verification Methodology (OSVVM) Repository", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/06/09", 
      "", 
      ""
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_addw - width operand addition (e.g. 256 to 4096 bits)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_convert_bin2bcd - convert binary numbers to binary coded decimals (BCD)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_counter_bcd - BCD (Binary-Coded Decimal) counter", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_counter_free - free running counter", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_counter_gray - Gray-Code counter", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_counter_ring - Johnson counter", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_div - our fixed point division", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_firstone - find the index if the first one in a vector", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_muls_wide", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_prefix_and", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_prefix_or", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_prng - Pseudo Random Number Generator (PRNG)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_same", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_scaler - fixed point scaling unit (y := (x * A) / B)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_shifter_barrel - is a barrel shifter with multiple modes", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "arith_sqrt - square root", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "bus_Arbiter - a generic arbiter implementation with selectable port count", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "bus_stream - PoC.stream bus", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "cache_par - Cache with parallel tag-unit and data memory", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "cache_replacement_policy - Wrap different cache replacement policies", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "cache_tagunit_par - Tag-unit with fully-parallel compare of tag", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "cache_tagunit_seq - Tag-unit with sequential compare of tag", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "comm_crc - generic Cyclic Redundancy Check (CRC)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "comm_scramble - generic LFSR based scrambler", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "ddrio_in - Dual-Data-Rate Input", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "ddrio_inout - Dual-Data-Rate Input and Output", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "ddrio_out - Dual-Data-Rate Output", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "dstruct_deque - deque (double-ended queue)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "dstruct_stack - stack (LIFO)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "fifo_cc_got - regular FIFO (one common clock, got-interface)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "fifo_cc_got_tempgot - regular FIFO (one common clock, got-interface), extended by a transactional `tempgot`-interface (read-side). ", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "fifo_cc_got_tempput - regular FIFO (one common clock, got-interface), extended by a transactional `tempput`-interface (write-side). ", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "fifo_dc_got - cross-clock FIFO (two related clocks, got-interface)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "fifo_ic_assembly  - address-based FIFO stream assembly (two independent clocks)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "fifo_ic_got - cross-clock FIFO (two independent clocks, got-interface)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "mem_is61lv - ISSI - IS61LV SRAM controller", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "mem_is61nlp - ISSI - IS61NLP SRAM controller", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "mem_lut - Lookup-Table (LUT) implementations", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "mem_ocram - On-Chip RAM abstraction layer", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "mem_ocrom - On-Chip ROM abstraction layer", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "mem_sdram - SDRAM controllers", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "misc_filter - contains 1-bit filter algorithms (and, or, mean)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "misc_FrequencyMeasurement - measures a input frequency relativ to a reference frequency", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "misc_gearbox - gearbox bus interface converter", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "misc_sync - offers clock-domain-crossing (CDC) modules", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_arp_BC_Receiver - Address Resolution Protocol - ARP BroadCast Receiver", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_arp_BC_Requester - Address Resolution Protocol - ARP BroadCast Requester", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_arp_Cache - Address Resolution Protocol - ARP Cache", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_arp_IPPool - Address Resolution Protocol - ARP IPPool", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_arp_UC_Receiver - Address Resolution Protocol - ARP UniCast Receiver", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_arp_UC_Responder - Address Resolution Protocol - ARP UniCast Responder", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_ipv4_FrameLoopback - Internet Protocol - Version 4 Loopback", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_ipv4_RX - Internet Protocol - Version 4 RX", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_ipv4_TX - Internet Protocol - Version 4 TX", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_ipv6_FrameLoopback - Internet Protocol - Version 6 Loopback", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_ipv6_RX - Internet Protocol - Version 6 RX", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_ipv6_TX - Internet Protocol - Version 6 TX", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_FrameLoopback", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_RX_DestMAC_Switch", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_RX_SrcMAC_Filter", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_RX_Type_Switch", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_TX_DestMAC_Prepender", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_TX_SrcMAC_Prepender", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_mac_Type_Prepender", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_udp_FrameLoopback", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_udp_RX", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "net_udp_TX", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "pmod_KYPD - a 16-button (4x4) keypad", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "pmod_SSD - a 2 digit 7-segment display (SSD)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "pmod_USBUART - a USB to UART bridge (FTDI FT232RQ)", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "sort_lru_cache - Optimized LRU list implementation for Caches.", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "sort_lru_list - List storing key-value pairs in recently-used order", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "sortnet_BitonicSort - bitonic sorter as a sorting network", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "sortnet_OddEvenMergeSort - odd-even sorter as a sorting network", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "sortnet_OddEvenSort - odd-even sorter as a sorting network", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "stat_Average - calculate the running average value if an input stream", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "stat_Histogram - calculate a histrogram (distribution) of an input stream", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "stat_Maximum - calculate the maximums of an input stream", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "stat_Minimum - calculate the minimums of an input stream", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "uart - Simple UART", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      "f"
    ], 
    [
      "VLSI-EDA/PoC", 
      "IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universit\u00e4t Dresden, Germany", 
      "apache-2.0", 
      "VHDL", 
      13, 
      61, 
      "2016/10/10", 
      "itf", 
      ""
    ], 
    [
      "VLSI-EDA/PoC-Examples", 
      "This repository contains synthesizable examples which use the PoC-Library.", 
      "apache-2.0", 
      "VHDL", 
      0, 
      4, 
      "2016/06/01", 
      "", 
      ""
    ], 
    [
      "VUnit/vunit", 
      "VUnit is a unit testing framework for VHDL/SystemVerilog", 
      "other", 
      "VHDL", 
      31, 
      95, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "VWarlock/double-dragon-fpga", 
      "Automatically exported from code.google.com/p/double-dragon-fpga", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/12/27", 
      "", 
      ""
    ], 
    [
      "VWarlock/fpgagen", 
      "Automatically exported from code.google.com/p/fpgagen", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/28", 
      "", 
      ""
    ], 
    [
      "VWarlock/pentevo", 
      "Automatically exported from code.google.com/p/pentevo", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/04/28", 
      "", 
      ""
    ], 
    [
      "Vapsel/Architektury_komputerow", 
      "", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2016/01/28", 
      "", 
      ""
    ], 
    [
      "Vdragon/NTOU_Digital_Logic_Lab_Opensource_Project", 
      "NTOU_Digital_Logic_Lab_Opensource_Project", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/05/18", 
      "", 
      ""
    ], 
    [
      "Vdragon/VHDL_module_template", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/06/26", 
      "", 
      ""
    ], 
    [
      "Vdragon/VHDL_project_template", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/06/26", 
      "", 
      ""
    ], 
    [
      "Vdragon/Vdragon_s_Verilog_modules", 
      "\u6211\u7684 Verilog \u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00\u6a21\u7d44\u6536\u96c6(My Verilog HDL module collection)", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/03/28", 
      "", 
      ""
    ], 
    [
      "Vdragon/Verilog_file_templates", 
      "File templates for Verilog HDL(Hardware Discription Language)", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/06/28", 
      "", 
      ""
    ], 
    [
      "Vdragon/Verilog_project_template", 
      "Verilog_project_template", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "VectorBlox/orca", 
      "RISC-V by VectorBlox", 
      "bsd-3-clause", 
      "VHDL", 
      12, 
      38, 
      "2016/08/03", 
      "itf", 
      ""
    ], 
    [
      "VerificationExcellence/SystemVerilogAssertions", 
      "Examples and reference for System Verilog Assertions", 
      "", 
      "SystemVerilog", 
      12, 
      13, 
      "2014/07/09", 
      "", 
      ""
    ], 
    [
      "VerificationExcellence/SystemVerilogReference", 
      "training labs and examples", 
      "", 
      "SystemVerilog", 
      37, 
      41, 
      "2016/09/18", 
      "t", 
      ""
    ], 
    [
      "VerificationExcellence/UVMReference", 
      "Reference examples and short projects using UVM Methodology", 
      "", 
      "SystemVerilog", 
      30, 
      20, 
      "2016/01/15", 
      "t", 
      ""
    ], 
    [
      "VerticalResearchGroup/miaow", 
      "An open source GPU based off of the AMD Southern Islands ISA.", 
      "bsd-3-clause", 
      "Verilog", 
      67, 
      299, 
      "2016/08/03", 
      "it", 
      ""
    ], 
    [
      "Vlad-Shcherbina/TheoryOfRefinement", 
      "proving theorems in Hoare's theory of refinement with ITP", 
      "", 
      "Verilog", 
      1, 
      6, 
      "2011/08/04", 
      "", 
      ""
    ], 
    [
      "WalkEEG/02-Firmware", 
      "", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2013/10/23", 
      "", 
      ""
    ], 
    [
      "WilliamParks/Hardware_Neural_Net", 
      "Artificial Neural Network in hardware", 
      "", 
      "VHDL", 
      5, 
      19, 
      "2016/07/29", 
      "if", 
      ""
    ], 
    [
      "WindyCitySDR/fpga", 
      "The USRP\u2122 Hardware Driver FPGA Repository", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/12/02", 
      "", 
      ""
    ], 
    [
      "Xilinx/revCtrl", 
      "Revision Control Labs and Materials", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2016/10/05", 
      "", 
      ""
    ], 
    [
      "Yarr/Yarr", 
      "Yet Another Rapid Reaodut", 
      "gpl-2.0", 
      "VHDL", 
      1, 
      3, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "Yefri97/Electronic-Project", 
      "Electronic Project in VHDL", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/09/30", 
      "", 
      ""
    ], 
    [
      "Zhang-Jia/DSLogic-hdl", 
      "An open source FPGA design for DSLogic", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/08", 
      "", 
      ""
    ], 
    [
      "ZhangDahe/VerilogHDL", 
      "my veriloghdl projects", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/10/11", 
      "", 
      ""
    ], 
    [
      "Zhikharev/selen", 
      "SoC based on RISC V ISA", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "ZiCog/P8X32A_Emulation", 
      "Parallax Inc. Propeller micro-controller HDL.", 
      "gpl-3.0", 
      "Verilog", 
      8, 
      7, 
      "2015/07/31", 
      "", 
      ""
    ], 
    [
      "ZipCPU/openarty", 
      "An Open Source configuration of the Arty platform", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "ZipCPU/rtcclock", 
      "A Real Time Clock core for FPGA's", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "ZipCPU/s6soc", 
      "CMod-S6 SoC", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/09/26", 
      "", 
      ""
    ], 
    [
      "ZipCPU/sdspi", 
      "SD-Card controller, using a SPI interface that is (optionally) shared", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/26", 
      "", 
      ""
    ], 
    [
      "ZipCPU/wb2axip", 
      "A pipelined wishbone to AXI converter", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/21", 
      "", 
      ""
    ], 
    [
      "ZipCPU/wbfmtx", 
      "A wishbone controlled FM transmitter hack", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/21", 
      "", 
      ""
    ], 
    [
      "ZipCPU/wbicapetwo", 
      "Wishbone to ICAPE interface conversion", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/21", 
      "", 
      ""
    ], 
    [
      "ZipCPU/wbpwmaudio", 
      "A wishbone controlled PWM (audio) controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/21", 
      "", 
      ""
    ], 
    [
      "ZipCPU/wbscope", 
      "A wishbone controlled scope for FPGA's", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/21", 
      "", 
      ""
    ], 
    [
      "ZipCPU/wbuart32", 
      "A simple UART controller that can easily be wishbone controlled.", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "ZipCPU/xulalx25soc", 
      "A System on a Chip Implementation for the XuLA2-LX25 board", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "Zubrum/JY-MCU-Verilog-Controller", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/11/17", 
      "", 
      ""
    ], 
    [
      "Zubrum/SPI-verilog", 
      "Verilog", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/01/21", 
      "", 
      ""
    ], 
    [
      "Zubrum/UART-Verilog", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/11/17", 
      "", 
      ""
    ], 
    [
      "Zubrum/Verilog-main-lib", 
      "Verilog modules for fast integration", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/11/17", 
      "", 
      ""
    ], 
    [
      "Zubrum/sqrt-verilog", 
      "parameterized module that makes square root from integers", 
      "mit", 
      "Verilog", 
      1, 
      1, 
      "2013/10/16", 
      "", 
      ""
    ], 
    [
      "a-team/Pong", 
      "Pong for Spartan3 FPGA-Board written in VHDL", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/06/06", 
      "", 
      ""
    ], 
    [
      "abcsds/RS232", 
      "VHDL descriptions of RS232 modules", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2015/05/02", 
      "", 
      ""
    ], 
    [
      "abhinavgupta/FFT-FIR-Filter", 
      "A VHDL module for a fast FFT based FIR filter. Works really fast on Virtex 2 and above based FPGAs. Tested on a Virtex 5 board", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/03/26", 
      "", 
      ""
    ], 
    [
      "abraithwaite/STM32", 
      "Arm Development on the STM32L (STM32L1) and STM32VL (STM32F1)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/08", 
      "", 
      ""
    ], 
    [
      "abraithwaite/openflow-netfpga", 
      "OpenFlow on the NetFPGA.  This is the project directory which is a git submodule for the NetFPGA.  The full project is at github.com/caustic/netfpga", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2013/05/17", 
      "", 
      ""
    ], 
    [
      "acer/DE1SOC", 
      "Bought a DE1SOC, learn everything!", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/06/05", 
      "", 
      ""
    ], 
    [
      "acfloyd/Curveball", 
      "", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2013/12/20", 
      "", 
      ""
    ], 
    [
      "achan1989/In64", 
      "Replace N64 cartridges with an SD card", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2013/10/13", 
      "", 
      ""
    ], 
    [
      "achan1989/SlowWorm", 
      "mucking about with stack machines", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2016/09/14", 
      "", 
      ""
    ], 
    [
      "acourtney2015/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/06/03", 
      "", 
      ""
    ], 
    [
      "ad510/ee201l_cpu", 
      "simple CPU written in Verilog for EE 201L course at USC", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2013/05/11", 
      "", 
      ""
    ], 
    [
      "adamjberg/EECE381Module2", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/04/10", 
      "", 
      ""
    ], 
    [
      "adbrant/zuma-fpga", 
      "Fine Grain FPGA Overlay Architecture and Tools", 
      "bsd-2-clause", 
      "Verilog", 
      5, 
      5, 
      "2016/06/05", 
      "", 
      ""
    ], 
    [
      "adibis/DDR2_Controller", 
      "DDR2 memory controller written in Verilog", 
      "", 
      "Verilog", 
      9, 
      6, 
      "2012/02/28", 
      "", 
      ""
    ], 
    [
      "adibis/Interrupt_Controller", 
      "An 8 input interrupt controller written in Verilog.", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      1, 
      "2012/03/22", 
      "", 
      ""
    ], 
    [
      "adigandhi/dsi-shield", 
      "Arduino MIPI DSI Shield", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2014/12/11", 
      "", 
      ""
    ], 
    [
      "adream307/iverilogTest", 
      "An example for using icarus and gtkwave", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/06/23", 
      "", 
      ""
    ], 
    [
      "adream307/signedTest", 
      "verilog signed input test", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/07/13", 
      "", 
      ""
    ], 
    [
      "adream307/uart", 
      "verilog module for serial asynchronous communication in 8/N/1", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2012/02/06", 
      "", 
      ""
    ], 
    [
      "adriaanm/dot", 
      "implementation of dot calculus", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2012/02/02", 
      "", 
      ""
    ], 
    [
      "adrianj/Plasma", 
      "Plasma is a 32-bit MIPS compatible microprocessor core for FPGAs.  This project includes VHDL code for the core, C code for example designs and a C# BootLoader project.", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/10/23", 
      "", 
      ""
    ], 
    [
      "adrianj/RangeImaging", 
      "Various things related to range imaging - specifically the Victoria University PMD19k Range Imaging System", 
      "", 
      "VHDL", 
      1, 
      4, 
      "2010/11/04", 
      "", 
      ""
    ], 
    [
      "advanced-uvm/hawkins", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      3, 
      "2016/06/21", 
      "", 
      ""
    ], 
    [
      "advanced-uvm/second_edition", 
      "Code for the second edition of Advanced UVM.", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/09/02", 
      "", 
      ""
    ], 
    [
      "aeste/aemb", 
      "Multi-threaded 32-bit embedded core family.", 
      "", 
      "Verilog", 
      6, 
      13, 
      "2012/07/09", 
      "it", 
      ""
    ], 
    [
      "agostini01/FPGA_Neural-Network", 
      "The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the Neural Network part is meant to be generic, thus it can be used along with different hardware setups.", 
      "gpl-3.0", 
      "VHDL", 
      6, 
      9, 
      "2014/12/16", 
      "", 
      ""
    ], 
    [
      "agural/AVR-Processor", 
      "VHDL implementation of an AVR processor.", 
      "mit", 
      "VHDL", 
      1, 
      0, 
      "2015/04/07", 
      "", 
      ""
    ], 
    [
      "agural/FPGA-Oscilloscope", 
      "Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.", 
      "mit", 
      "VHDL", 
      6, 
      9, 
      "2014/07/05", 
      "", 
      ""
    ], 
    [
      "ahmadabbas55/ZPUino_miniSpartn6_plus", 
      "ZPUino for miniSpartan6+ ", 
      "", 
      "VHDL", 
      0, 
      7, 
      "2015/03/18", 
      "", 
      ""
    ], 
    [
      "ahmadabbas55/miniOV7670", 
      "Interfacing OV7670 Camera module to miniSpartan6+", 
      "", 
      "VHDL", 
      4, 
      9, 
      "2015/02/11", 
      "", 
      ""
    ], 
    [
      "aiju/dport", 
      "Displayport core for aijuboard", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/06/11", 
      "", 
      ""
    ], 
    [
      "aiju/fpga-terminal", 
      "", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2013/05/21", 
      "", 
      ""
    ], 
    [
      "aiju/fpga64", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/03/14", 
      "", 
      ""
    ], 
    [
      "aiju/fpganes", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/03/20", 
      "", 
      ""
    ], 
    [
      "aiju/neogeocode", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/03/22", 
      "", 
      ""
    ], 
    [
      "aiju/snes-flash", 
      "", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2014/04/14", 
      "", 
      ""
    ], 
    [
      "aiju/upscalhdl", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/08/30", 
      "", 
      ""
    ], 
    [
      "airin711/Verilog-caches", 
      "Various caches written in Verilog-HDL", 
      "mit", 
      "Verilog", 
      1, 
      3, 
      "2015/04/24", 
      "", 
      ""
    ], 
    [
      "aixp/ProjectOberon-BlackBox", 
      "Project Oberon  @ BlackBox", 
      "", 
      "Verilog", 
      0, 
      6, 
      "2016/10/08", 
      "", 
      ""
    ], 
    [
      "akitty/verilog-mips-processor", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2012/03/02", 
      "", 
      ""
    ], 
    [
      "alangenfeld/ece555", 
      "Final project for digital circuit layout class", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/12/09", 
      "", 
      ""
    ], 
    [
      "albert-magyar/riscv-soft", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/01/28", 
      "", 
      ""
    ], 
    [
      "albert-magyar/vscale", 
      "", 
      "other", 
      "Verilog", 
      1, 
      2, 
      "2015/08/10", 
      "", 
      ""
    ], 
    [
      "albert-magyar/xil_dreamer", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/05/22", 
      "", 
      ""
    ], 
    [
      "albertxie/iverilog-tutorial", 
      "A quickstart guide on how to use Icarus Verilog.", 
      "mit", 
      "Verilog", 
      2, 
      4, 
      "2016/02/08", 
      "", 
      ""
    ], 
    [
      "alecain/fpgapong", 
      "Fpga implementation of pong", 
      "", 
      "VHDL", 
      0, 
      6, 
      "2010/11/11", 
      "", 
      ""
    ], 
    [
      "alessandro-montanari/vhdl-project", 
      "Implementation in VHDL of the Sobel edge detection operator", 
      "", 
      "VHDL", 
      3, 
      3, 
      "2015/03/31", 
      "", 
      ""
    ], 
    [
      "alexandersoto/mips-processor", 
      "5 Stage MIPS Processor", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/07/04", 
      "", 
      ""
    ], 
    [
      "alexdantas/mips-multicycle", 
      "Implementation of a MIPS Multicycle processor in Verilog.", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2013/07/06", 
      "", 
      ""
    ], 
    [
      "alexdantas/verilog-examples", 
      "Examples on Verilog, starting from the basics", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/05/20", 
      "", 
      ""
    ], 
    [
      "alexforencich/verilog-cam", 
      "Verilog Content Addressable Memory Module", 
      "mit", 
      "Verilog", 
      0, 
      1, 
      "2016/09/13", 
      "", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp - ARP handling logic with parametrizable retry timeout parameters.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp_64 - ARP handling logic with parametrizable retry timeout parameters and 64 bit", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp_cache - Basic LRU cache for ARP entries.  Parametrizable depth.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp_eth_rx - ARP frame receiver.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp_eth_rx_64 - ARP frame receiver with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp_eth_tx - ARP frame transmitter.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "arp_eth_tx_64 - ARP frame transmitter with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "axis_eth_fcs - Ethernet frame check sequence calculator.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "axis_eth_fcs_64 - Ethernet frame check sequence calculator with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "axis_eth_fcs_check - Ethernet frame check sequence checker.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "axis_eth_fcs_insert - Ethernet frame check sequence inserter.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_arb_mux_N - Ethernet frame arbitrated muliplexer with 8 bit data width for gigabit", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_arb_mux_64_N - Ethernet frame arbitrated muliplexer with 8 bit data width for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_axis_rx - Ethernet frame receiver.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_axis_rx_64 - Ethernet frame receiver with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_axis_tx - Ethernet frame transmitter.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_axis_tx_64 - Ethernet frame transmitter with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_demux_N - Ethernet frame demuliplexer with 8 bit data width for gigabit Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_demux_64_N - Ethernet frame demuliplexer with 64 bit data width for 10G Ethernet.  Supports", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_1g - Gigabit Ethernet MAC with GMII interface.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_1g_fifo - Gigabit Ethernet MAC with GMII interface and FIFOs.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_1g_rx - Gigabit Ethernet MAC RX with GMII interface.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_1g_tx - Gigabit Ethernet MAC TX with GMII interface.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_10g - 10G Ethernet MAC with XGMII interface.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_10g_fifo - 10G Ethernet MAC with XGMII interface and FIFOs.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_10g_rx - 10G Ethernet MAC RX with XGMII interface.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mac_10g_tx - 10G Ethernet MAC TX with XGMII interface.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mux_N - Ethernet frame muliplexer with 8 bit data width for gigabit Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "eth_mux_64_N - Ethernet frame muliplexer with 64 bit data width for 10G Ethernet.  Supports", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "gmii_phy_if - GMII PHY interface and clocking logic.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip - IPv4 block with 8 bit data width for gigabit Ethernet.  Manages IPv4 packet", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_64 - IPv4 block with 64 bit data width for 10G Ethernet.  Manages IPv4 packet", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_arb_mux_N - IP frame arbitrated muliplexer with 8 bit data width for gigabit", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_arb_mux_64_N - IP frame arbitrated muliplexer with 8 bit data width for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_complete - IPv4 module with ARP integration.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_complete_64 - IPv4 module with ARP integration and 64 bit data width for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_eth_rx - IP frame receiver.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_eth_rx_64 - IP frame receiver with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_eth_tx - IP frame transmitter.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_eth_tx_64 - IP frame transmitter with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_demux_N - IP frame demuliplexer with 8 bit data width for gigabit Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_demux_64_N - IP frame demuliplexer with 64 bit data width for 10G Ethernet.  Supports", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_mux_N - IP frame muliplexer with 8 bit data width for gigabit Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "ip_mux_64_N - IP frame muliplexer with 64 bit data width for 10G Ethernet.  Supports", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "lfsr - Fully parametrizable combinatorial parallel LFSR/CRC module.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp - UDP block with 8 bit data width for gigabit Ethernet.  Manages UDP packet", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_64 - UDP block with 64 bit data width for 10G Ethernet.  Manages UDP packet", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_arb_mux_N - UDP frame arbitrated muliplexer with 8 bit data width for gigabit", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_arb_mux_64_N - UDP frame arbitrated muliplexer with 8 bit data width for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_complete - UDP module with IPv4 and ARP integration.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_complete_64 - UDP module with IPv4 and ARP integration and 64 bit data width for 10G", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_ip_rx - UDP frame receiver.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_ip_rx_64 - UDP frame receiver with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_ip_tx - UDP frame transmitter.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_ip_tx_64 - UDP frame transmitter with 64 bit datapath for 10G Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_demux_N - UDP frame demuliplexer with 8 bit data width for gigabit Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_demux_64_N - UDP frame demuliplexer with 64 bit data width for 10G Ethernet.  Supports", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_mux_N - UDP frame muliplexer with 8 bit data width for gigabit Ethernet.", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "udp_mux_64_N - UDP frame muliplexer with 64 bit data width for 10G Ethernet.  Supports", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-ethernet", 
      "Verilog Ethernet components", 
      "mit", 
      "Verilog", 
      6, 
      50, 
      "2016/10/07", 
      "it", 
      ""
    ], 
    [
      "alexforencich/verilog-lfsr", 
      "Fully parametrizable combinatorial parallel LFSR/CRC module", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/09/11", 
      "", 
      ""
    ], 
    [
      "alexforencich/verilog-uart", 
      "Verilog UART", 
      "mit", 
      "Verilog", 
      6, 
      16, 
      "2016/09/12", 
      "it", 
      ""
    ], 
    [
      "alexwhittemore/Spartan-6-NoC-Router", 
      "Various verilog modules for use in a 5x5 8 bit wide port router for implementation in NoC routing", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/12/09", 
      "", 
      ""
    ], 
    [
      "alfikpl/ao68000", 
      "The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.", 
      "bsd-2-clause", 
      "Verilog", 
      10, 
      33, 
      "2012/03/11", 
      "it", 
      ""
    ], 
    [
      "alfikpl/aoOCS", 
      "The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. aoOCS is not related in any way with Minimig - it is a new and independent Amiga OCS implementation. ", 
      "bsd-2-clause", 
      "Verilog", 
      3, 
      16, 
      "2014/03/29", 
      "itf", 
      ""
    ], 
    [
      "alfred-gw/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2013/07/29", 
      "", 
      ""
    ], 
    [
      "algomaus/HardwarenaherSystementwurf", 
      "Arbeitsberichte f\u00fcrs Basispraktikum", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2015/05/13", 
      "", 
      ""
    ], 
    [
      "alinaivanovaoff/moving_average", 
      "Moving Average", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/09/19", 
      "", 
      ""
    ], 
    [
      "alinaivanovaoff/sin_gen", 
      "Sinus Generator", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/09/04", 
      "", 
      ""
    ], 
    [
      "alinaivanovaoff/trapez_shaper", 
      "Trapezoidal Shaper", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/09/19", 
      "", 
      ""
    ], 
    [
      "alise/constructions", 
      "A library for Coq.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/03/27", 
      "", 
      ""
    ], 
    [
      "allemiko/coolgirl-famicom-multicard", 
      "Ultimate multigame cartridge for Nintendo Famicom", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "allenyin/XEM6310RhythmInterface", 
      "Modifying Intan Rhythm Interface for Opal Kelly XEM6310-LX150. USB3 communication with PC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/06/23", 
      "", 
      ""
    ], 
    [
      "alok-upadhyay/MIPS-in-Verilog", 
      "An implementation of MIPS single cycle datapath in Verilog. ", 
      "", 
      "Verilog", 
      7, 
      5, 
      "2012/03/11", 
      "", 
      ""
    ], 
    [
      "alonho/game_of_life_vhdl", 
      "An implementation of the 'Game of life' in VHDL (The hardware description language)", 
      "bsd-3-clause", 
      "VHDL", 
      1, 
      3, 
      "2012/12/13", 
      "", 
      ""
    ], 
    [
      "alphabj/mojo-base", 
      "boilerplate project for the mojo fpga dev board", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/26", 
      "", 
      ""
    ], 
    [
      "alphabj/mojo-miner", 
      "A bitcoin miner for the mojo fpga development board by embedded micro", 
      "", 
      "Verilog", 
      4, 
      6, 
      "2013/04/27", 
      "", 
      ""
    ], 
    [
      "alteraMeatBoy/AlteraMeatBoyHD", 
      "Quartus project files for an Altera DE2 Meat Boy game. Proper functionality not guaranteed.", 
      "", 
      "VHDL", 
      0, 
      9, 
      "2013/03/28", 
      "", 
      ""
    ], 
    [
      "alvieboy/ZPUino-HDL", 
      "ZPUino HDL implementation", 
      "", 
      "VHDL", 
      39, 
      52, 
      "2016/02/27", 
      "if", 
      ""
    ], 
    [
      "amalrkrishna/32bitrisc-vhdl", 
      "32 bit RISC Microprocessor in VHDL language and implemented on Altera FPGA.", 
      "mit", 
      "VHDL", 
      0, 
      2, 
      "2016/05/28", 
      "", 
      ""
    ], 
    [
      "amiller/CoinCoq", 
      "An attempt at a formal specification for Bitcoin, including formal semantics for Bitcoin scripts.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2012/01/25", 
      "", 
      ""
    ], 
    [
      "amiller/cot6410coq", 
      "computability models and theorems in coq", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/10/03", 
      "", 
      ""
    ], 
    [
      "amiller/math-classes", 
      "A library of abstract interfaces for mathematical structures in Coq.", 
      "other", 
      "Verilog", 
      0, 
      1, 
      "2011/11/25", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/amiq_apb", 
      "SystemVerilog VIP for AMBA APB protocol", 
      "apache-2.0", 
      "SystemVerilog", 
      3, 
      7, 
      "2015/05/25", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/amiq_blog", 
      "Code snippets from articles published on www.amiq.com/consulting/blog", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/05/13", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/amiq_dcr", 
      "Verification Component for DCR protocol - SystemVerilog", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/05/29", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/amiq_sv_octave", 
      "Examples of how to connect System Verilog with Octave", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/cagt", 
      "Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol.", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      1, 
      "2015/04/29", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/physical_coding_library", 
      "", 
      "", 
      "SystemVerilog", 
      1, 
      1, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/svaunit", 
      "SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)", 
      "other", 
      "SystemVerilog", 
      1, 
      13, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "amiq-consulting/yamm", 
      "YAMM package repository", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/09/06", 
      "", 
      ""
    ], 
    [
      "amitbansod/casper_myhdl", 
      "Development of DSP blocks found in CASPER library using MyHDL package and Python", 
      "", 
      "VHDL", 
      1, 
      6, 
      "2013/04/05", 
      "", 
      ""
    ], 
    [
      "amitbansod/hdl_devel", 
      "A new CASPER toolflow based on an HDL primitives library", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/01/03", 
      "", 
      ""
    ], 
    [
      "analogdevicesinc/hdl", 
      "HDL libraries and projects", 
      "other", 
      "Verilog", 
      285, 
      87, 
      "2016/10/18", 
      "if", 
      ""
    ], 
    [
      "andars/lc3", 
      "implementation of lc3 isa for digilent nexys 2 with vga character generator", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/09/27", 
      "", 
      ""
    ], 
    [
      "andrecp/myhdl_simple_uart", 
      "A very simple UART implementation in MyHDL", 
      "mit", 
      "VHDL", 
      2, 
      10, 
      "2014/08/21", 
      "it", 
      ""
    ], 
    [
      "andres-erbsen/chacha20-verilog", 
      "A Verilog implementation of ChaCha20", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/11/05", 
      "", 
      ""
    ], 
    [
      "andres-erbsen/curve25519-verilog", 
      "Beginnings of a Verilog implementation of Curve25519.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/12/08", 
      "", 
      ""
    ], 
    [
      "andres-erbsen/sha3-verilog-mirror", 
      "Partial mirror of http://opencores.org/websvn,listing?repname=sha3&path=%2Fsha3%2Ftrunk%2F#path_sha3_trunk_ by Homer Hsing", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2014/12/03", 
      "", 
      ""
    ], 
    [
      "andres-erbsen/verilog-dumbserial", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/12/09", 
      "", 
      ""
    ], 
    [
      "andrewfasch/Plong", 
      "Simple pong implementation in vhdl", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2010/02/21", 
      "", 
      ""
    ], 
    [
      "andrewsil1/NexysPsram", 
      "AXI PSRAM Controller IP for use with Digilent Nexys 4", 
      "mit", 
      "VHDL", 
      1, 
      4, 
      "2014/09/03", 
      "", 
      ""
    ], 
    [
      "andrewsil1/P8X32A_Emulation", 
      "Parallax Inc. Propeller micro-controller HDL.", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2014/09/12", 
      "", 
      ""
    ], 
    [
      "andrzej-r/wb_gpio", 
      "A simple GPIO module with configurable bus width", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/08/21", 
      "", 
      ""
    ], 
    [
      "andrzej-r/wb_sseg_ctrl", 
      "Seven segment LED display controller", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/08/21", 
      "", 
      ""
    ], 
    [
      "andygikling/BBot", 
      "BBot! An open source, wireless beer serving robot reference design featuring a C++ program running on a BeagleBone Black, a .Net WPF control GUI and even low level FPGA integration!", 
      "gpl-2.0", 
      "VHDL", 
      4, 
      16, 
      "2014/02/24", 
      "f", 
      ""
    ], 
    [
      "andykarpov/bk0010-wxeda", 
      "bk0010-fpga port from DE1 to WXEDA board with SDRAM controller by ivagor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/05/20", 
      "", 
      ""
    ], 
    [
      "andykarpov/nes-u16", 
      "FPGA NES for Reverse-U16 board", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/10", 
      "", 
      ""
    ], 
    [
      "andykarpov/radio-86rk-wxeda", 
      "Port of the original radio-86rk_SDRAM Altera DE1 code to the WXEDA board", 
      "bsd-2-clause", 
      "Verilog", 
      2, 
      6, 
      "2015/03/13", 
      "", 
      ""
    ], 
    [
      "andykarpov/rk86-u16", 
      "FPGA Radio-86RK for Reverse-U16 board", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/06/14", 
      "", 
      ""
    ], 
    [
      "andykarpov/speccy-wxeda", 
      "\u041f\u043e\u0440\u0442 \u043a\u043e\u043d\u0444\u0438\u0433\u0443\u0440\u0430\u0446\u0438\u0438 Reverse u16_speccy \u043d\u0430 \u043f\u043b\u0430\u0442\u0443 ZrTech WXEDA", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/04/09", 
      "", 
      ""
    ], 
    [
      "andykarpov/speccy-wxeda-sdcard-bridge", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/07", 
      "", 
      ""
    ], 
    [
      "andykarpov/specialist-wxeda", 
      "Specialist retrocomputer FPGA replica on ZR-Tech WXEDA board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/03/05", 
      "", 
      ""
    ], 
    [
      "andykarpov/tsconf-u16", 
      "TS-Conf for Reverse-U16 board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/14", 
      "", 
      ""
    ], 
    [
      "andykarpov/tsconf-wxeda", 
      "\u041f\u043e\u0440\u0442 \u043a\u043e\u043d\u0444\u0438\u0433\u0443\u0440\u0430\u0446\u0438\u0438 Reverse u16_tsconf \u043d\u0430 \u043f\u043b\u0430\u0442\u0443 ZrTech WXEDA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/04/10", 
      "", 
      ""
    ], 
    [
      "andykarpov/zx-ula-wxeda", 
      "ZX Spectrum 48k with ULAPlus", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/05/11", 
      "", 
      ""
    ], 
    [
      "angelstam/D2K2", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/05/09", 
      "", 
      ""
    ], 
    [
      "anjan0112/Temperature_Sensor_vhdl_code_GSI", 
      "Altera temp sensor vhdl files", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/17", 
      "", 
      ""
    ], 
    [
      "anjan0112/gsi_bel_project", 
      "Forked from GSI-CSCO bel_projects", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/27", 
      "", 
      ""
    ], 
    [
      "ankistein/32bit_RISC_processor-BETA", 
      "The BETA processor has been proposed by MIT, USA on its beta ISA. This project is full synthesizable HDL model of beta processor.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/09/26", 
      "", 
      ""
    ], 
    [
      "anp6vq/ECE4440", 
      "Advanced Digital Design Repository", 
      "", 
      "VHDL", 
      3, 
      2, 
      "2013/03/16", 
      "", 
      ""
    ], 
    [
      "antmicro/parallella-lcd-fpga", 
      "", 
      "bsd-3-clause", 
      "VHDL", 
      5, 
      4, 
      "2014/12/29", 
      "", 
      ""
    ], 
    [
      "aospan/NetUP_Dual_Universal_CI-fpga", 
      "VHDL NetUP Universal Dual DVB-CI FPGA firmware", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      6, 
      "2016/09/16", 
      "", 
      ""
    ], 
    [
      "apertus-open-source-cinema/alpha-software", 
      "Axiom Alpha prototype software (FPGA, Linux, etc.)", 
      "", 
      "VHDL", 
      11, 
      11, 
      "2015/12/09", 
      "it", 
      ""
    ], 
    [
      "apertus-open-source-cinema/beta-software", 
      "AXIOM Beta Software", 
      "", 
      "VHDL", 
      5, 
      7, 
      "2016/08/14", 
      "", 
      ""
    ], 
    [
      "aplaku/emorec", 
      "Facial Emotion Recognition", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/04/23", 
      "", 
      ""
    ], 
    [
      "aprocter/ReWire", 
      "Experimental compiler for a subset of Haskell to VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/05/26", 
      "", 
      ""
    ], 
    [
      "aquarhead/FiveStagePipeline", 
      "A MIPS32 5-Stage Pipeline CPU design from ground up. (for Spartan-3E Starter Kit Board)", 
      "wtfpl", 
      "Verilog", 
      0, 
      4, 
      "2013/06/04", 
      "", 
      ""
    ], 
    [
      "aquarhead/stopwatch", 
      "a verilog design for Logic course. ZJU 2013-2014 autumn, winter.", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2014/01/09", 
      "", 
      ""
    ], 
    [
      "aquaxis/FPGAMAG", 
      "FPGA\u30de\u30ac\u30b8\u30f3\u5411\u3051 Vivado\u30d7\u30ed\u30b8\u30a7\u30af\u30c8", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2016/03/14", 
      "", 
      ""
    ], 
    [
      "aquaxis/GEMAC", 
      "Gigabit MAC + UDP/TCP/IP offload Engine", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2013/01/21", 
      "", 
      ""
    ], 
    [
      "aquaxis/IPCORE", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/04/24", 
      "", 
      ""
    ], 
    [
      "aquaxis/Peripheral", 
      "Peripheral", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/06/20", 
      "", 
      ""
    ], 
    [
      "archlabo/Frix", 
      "IBM PC Compatible SoC for a commercially available FPGA board", 
      "bsd-2-clause", 
      "Verilog", 
      2, 
      5, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "armandas/Arcade", 
      "This is just a compilation of Plong and FPGalaxy into a single menu-driven application.", 
      "bsd-2-clause", 
      "VHDL", 
      1, 
      2, 
      "2013/07/18", 
      "", 
      ""
    ], 
    [
      "armandas/FPGalaxy", 
      "Field programmable Galaxy - space shooter game", 
      "bsd-2-clause", 
      "VHDL", 
      4, 
      1, 
      "2013/07/18", 
      "", 
      ""
    ], 
    [
      "armandas/Plong", 
      "Simple pong implementation in vhdl", 
      "bsd-2-clause", 
      "VHDL", 
      4, 
      5, 
      "2013/07/18", 
      "", 
      ""
    ], 
    [
      "armandas/VHDL-School", 
      "My VHDL sources", 
      "bsd-2-clause", 
      "VHDL", 
      1, 
      6, 
      "2013/07/18", 
      "", 
      ""
    ], 
    [
      "arunov/musk", 
      "Computer Architecture course project (Stony Brook University CSE 502 Spring 2014)", 
      "", 
      "SystemVerilog", 
      1, 
      2, 
      "2014/07/21", 
      "", 
      ""
    ], 
    [
      "ashishtanwer/opensketch", 
      "simulation and netfpga code", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/04/03", 
      "", 
      ""
    ], 
    [
      "ashleyjr/ELEC6010-Digital_IC_Design", 
      "4th year university course", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/10/31", 
      "", 
      ""
    ], 
    [
      "ashleyjr/Hough", 
      "Hough transform experiment", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/11/30", 
      "", 
      ""
    ], 
    [
      "ashleyjr/MLH", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/05/17", 
      "", 
      ""
    ], 
    [
      "ashleyjr/Softcores", 
      "Experiments with softcore processors for use in other projects", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/10/20", 
      "", 
      ""
    ], 
    [
      "ashleyjr/VGA", 
      "VGA video test for FPGA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/01/10", 
      "", 
      ""
    ], 
    [
      "ashleyjr/Verilog", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2016/09/18", 
      "", 
      ""
    ], 
    [
      "ashleyjr/zyboSandbox", 
      "Running xillinux on a Digilent ZYBO SoC eval board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/27", 
      "", 
      ""
    ], 
    [
      "asi1024/simpleArchitecture", 
      "Architecture of SIxteen-bit MicroProcessor for Laboratory Experiment in Verilog-HDL", 
      "mit", 
      "Verilog", 
      2, 
      5, 
      "2014/06/02", 
      "", 
      ""
    ], 
    [
      "asicguy/axi-bfm", 
      "Automatically exported from code.google.com/p/axi-bfm", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/05/09", 
      "", 
      ""
    ], 
    [
      "asicguy/crash", 
      "Cognitive Radio Accelerated with Software and Hardware", 
      "gpl-3.0", 
      "VHDL", 
      3, 
      2, 
      "2014/05/06", 
      "", 
      ""
    ], 
    [
      "asicguy/ecc-generator", 
      "Automatically exported from code.google.com/p/ecc-generator", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/10/14", 
      "", 
      ""
    ], 
    [
      "asicguy/gplgpu", 
      "GPL v3 2D/3D graphics engine in verilog", 
      "gpl-3.0", 
      "VHDL", 
      57, 
      311, 
      "2014/08/31", 
      "it", 
      ""
    ], 
    [
      "asr/DTFL", 
      "Agda code for the course dependently typed functional languages - CB0683/2011-01", 
      "", 
      "Verilog", 
      2, 
      7, 
      "2011/06/08", 
      "", 
      ""
    ], 
    [
      "atcurtis/CoPro6502", 
      "BBC Micro 6502/Z80/6809/x86 Co Processors for the Matchbox LX9 or GODIL GOP X3S200", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2016/03/27", 
      "", 
      ""
    ], 
    [
      "atgreen/moxie-cores", 
      "Moxie-compatible core repository", 
      "", 
      "Verilog", 
      4, 
      15, 
      "2015/02/25", 
      "if", 
      ""
    ], 
    [
      "awthomps/ECE111Project1", 
      "First Project for ECE111 hardware design course.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/04/16", 
      "", 
      ""
    ], 
    [
      "awthomps/ECE111Project2", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/05/08", 
      "", 
      ""
    ], 
    [
      "awthomps/FinalProject", 
      "Final Project for digital design class.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/06/12", 
      "", 
      ""
    ], 
    [
      "awthomps/cse141l", 
      "Andrei Janis and Alex - SUPAR TEAM", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/03/16", 
      "", 
      ""
    ], 
    [
      "aylons/concordic", 
      "Configurable CORDIC core in pure VHDL, no external toolsor code needed.", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      0, 
      "2015/04/07", 
      "", 
      ""
    ], 
    [
      "aylons/sp601_spi_test", 
      "Simplest testbench for checking SPI transmission using  a SP601 board.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/11/04", 
      "", 
      ""
    ], 
    [
      "ayzk/Simulator_CPU", 
      "Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2013/03/07", 
      "", 
      ""
    ], 
    [
      "badrobit/FPGA-Connext-Six", 
      "Connect6 AI built in Verilog HDL", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/03/19", 
      "", 
      ""
    ], 
    [
      "badrobit/FPGA-Treadmill-Controller", 
      "A Verilog HDL Treadmill Controller", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2012/03/19", 
      "", 
      ""
    ], 
    [
      "baigog/Laboratorio4", 
      "Laboratorio 4. SDA", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/05/16", 
      "", 
      ""
    ], 
    [
      "baigog/Laboratorio5", 
      "Lab5 SDA", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/01", 
      "", 
      ""
    ], 
    [
      "baigog/SuperHexagon2", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/07/05", 
      "", 
      ""
    ], 
    [
      "balboa-fpga/aesbus", 
      "Verilog AES core for Balboa demo", 
      "", 
      "Verilog", 
      2, 
      7, 
      "2014/12/27", 
      "", 
      ""
    ], 
    [
      "barnex/coffee-cpu", 
      "After drinking too much coffee, we built a CPU.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/01/01", 
      "", 
      ""
    ], 
    [
      "barnex/vhdl-playground", 
      "vhdl snippets", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/17", 
      "", 
      ""
    ], 
    [
      "barosl/inkulator", 
      "A simple computer architecture written in Verilog, based on Altera DE2-70.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2012/01/19", 
      "", 
      ""
    ], 
    [
      "bcattle/hardh264", 
      "H.264 Hardware Encoder in VHDL", 
      "", 
      "VHDL", 
      3, 
      5, 
      "2016/01/03", 
      "", 
      ""
    ], 
    [
      "befedo/SPImasterSlave", 
      "SPI Master and Slave modules for Altera FPGA's.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/07/12", 
      "", 
      ""
    ], 
    [
      "befedo/pong", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/09/02", 
      "", 
      ""
    ], 
    [
      "befedo/uC-OSonNIOSII", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/10/25", 
      "", 
      ""
    ], 
    [
      "ben-marshall/tim", 
      "A small CPU core complete with compiler and ISA specification. Eventually....", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/06/14", 
      "", 
      ""
    ], 
    [
      "ben0109/Papilio-3d", 
      "", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2012/10/03", 
      "", 
      ""
    ], 
    [
      "ben0109/Papilio-Master-System", 
      "", 
      "", 
      "VHDL", 
      0, 
      8, 
      "2012/05/05", 
      "", 
      ""
    ], 
    [
      "benderamp/verilog-basics", 
      "verilog basic examples", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2012/04/17", 
      "", 
      ""
    ], 
    [
      "benhowes/VHDL-mu0", 
      "implementation of a very simple processor in VHDL", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/03/03", 
      "", 
      ""
    ], 
    [
      "bennorth/fpga-colossus", 
      "Implementation of part of the World-War-II code-breaking machine 'Colossus' on an FPGA", 
      "other", 
      "VHDL", 
      2, 
      3, 
      "2016/05/21", 
      "", 
      ""
    ], 
    [
      "benreese0/ECPE174FinalProject", 
      "The final project for ECPE174", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/12/11", 
      "", 
      ""
    ], 
    [
      "benreynwar/fft-dit-fpga", 
      "Verilog module for calculation of FFT.", 
      "mit", 
      "Verilog", 
      12, 
      22, 
      "2012/08/22", 
      "it", 
      ""
    ], 
    [
      "bernardo-andreeti/6502", 
      "VHDL description of 6502 processor with FPGA synthesis support.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/26", 
      "", 
      ""
    ], 
    [
      "bernardo-andreeti/fpga_nes", 
      "FPGA-based Nintendo Entertainment System Emulator", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/01/26", 
      "", 
      ""
    ], 
    [
      "bharrisau/busblaster", 
      "KT-Link compatible buffer for the Bus Blaster v3", 
      "other", 
      "Verilog", 
      2, 
      5, 
      "2013/10/25", 
      "", 
      ""
    ], 
    [
      "bif/FPGA-Calculator", 
      "implement a siple Caldulator on an Altera Stratix EP1S25F672C6", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2010/06/10", 
      "", 
      ""
    ], 
    [
      "bif/SPARC-ISP1362", 
      "extentionmodule for SPARC (anciently SPEAR II) for USB chip ISP1362", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/09/05", 
      "", 
      ""
    ], 
    [
      "bikerglen/beagle", 
      "BeagleBone HW, SW, & FPGA Development", 
      "", 
      "Verilog", 
      20, 
      25, 
      "2015/09/19", 
      "f", 
      ""
    ], 
    [
      "bikerglen/robot-arm-v01", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/07/20", 
      "", 
      ""
    ], 
    [
      "binary-logic/vj-uart", 
      "Virtual JTAG UART for Altera Devices", 
      "gpl-3.0", 
      "Verilog", 
      5, 
      12, 
      "2014/08/09", 
      "itf", 
      ""
    ], 
    [
      "bitflippersanonymous/fpga-camera", 
      "FPGA digital camera controller and frame capture device in VHDL", 
      "gpl-3.0", 
      "VHDL", 
      4, 
      7, 
      "2013/02/11", 
      "", 
      ""
    ], 
    [
      "bittobit01/FPGA-OV7670-cam", 
      "VHDL/FPGA/OV7670", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/04/01", 
      "", 
      ""
    ], 
    [
      "bittobit01/vhdl-project", 
      "Automatically exported from code.google.com/p/vhdl-project", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/09/14", 
      "", 
      ""
    ], 
    [
      "blackstrype/floatcopro", 
      "Coprocesseur Flottante", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/11/27", 
      "", 
      ""
    ], 
    [
      "blahgeek/MadeAComputerIn20Days", 
      "Made a computer in 20 days. (well actually, more)", 
      "", 
      "VHDL", 
      1, 
      4, 
      "2014/07/27", 
      "", 
      ""
    ], 
    [
      "blark/6502_verilog_src", 
      "Fun with a 6502 and an FPGA.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/11/08", 
      "", 
      ""
    ], 
    [
      "bmartini/verilog-arbiter", 
      "A look ahead, round-robing parametrized arbiter written in Verilog.", 
      "mit", 
      "Verilog", 
      4, 
      3, 
      "2014/12/08", 
      "", 
      ""
    ], 
    [
      "bmartini/zedboard-simple-loopback", 
      "Zedboard loopback PlanAhead project for use with the zynq-xdma driver", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/08/05", 
      "", 
      ""
    ], 
    [
      "bmartini/zedboard-vivado-loopback", 
      "Zedboard loopback Vivado project for use with the zynq-xdma driver", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/10/21", 
      "", 
      ""
    ], 
    [
      "bmartini/zynq-axis", 
      "Hardware, Linux Driver and Library for the Zynq AXI DMA interface ", 
      "other", 
      "Verilog", 
      8, 
      18, 
      "2016/07/19", 
      "itf", 
      ""
    ], 
    [
      "bnewbold/netv_fpga_hdmi_overlay", 
      "Mirror of NeTV FPGA Verilog Code", 
      "", 
      "Verilog", 
      6, 
      5, 
      "2012/01/21", 
      "", 
      ""
    ], 
    [
      "bobparadiso/DIY-FlashADC", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/21", 
      "", 
      ""
    ], 
    [
      "bobparadiso/macMonitor", 
      "Xilinx VHDL project to drive a Mac Classic CRT", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2014/10/17", 
      "", 
      ""
    ], 
    [
      "bogini/Pong", 
      "Pong game on an FPGA in Verilog.", 
      "", 
      "Verilog", 
      1, 
      5, 
      "2012/02/08", 
      "", 
      ""
    ], 
    [
      "bpadalino/VHDL.tmbundle", 
      "VHDL TextMate Bundle", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/01/29", 
      "", 
      ""
    ], 
    [
      "bqlabs/toolchain-icestorm", 
      "Toolchain icestorm for open FPGAs", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "brakmic/Blinker2", 
      "A simple Hardware Design for Xilinx Spartan-6 FPGA written in VHDL", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2016/04/04", 
      "", 
      ""
    ], 
    [
      "brianbennett/fpga_nes", 
      "FPGA-based Nintendo Entertainment System Emulator", 
      "bsd-2-clause", 
      "Verilog", 
      24, 
      69, 
      "2012/07/14", 
      "if", 
      ""
    ], 
    [
      "brianhill11/FPGA-CNN", 
      "This repo is for ECE44x (Fall2015-Spring2016)", 
      "", 
      "SystemVerilog", 
      3, 
      2, 
      "2016/06/03", 
      "", 
      ""
    ], 
    [
      "brimdavis/yard-1", 
      "Small synthesizable 32 bit processor core, intended for embedded FPGA design", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/08/15", 
      "", 
      ""
    ], 
    [
      "britfernando/Altera-DE2-Labs", 
      "A series of lab exercises designed by Altera for their DE2 FPGA. Lab exercises were completed in Verilog.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/09", 
      "", 
      ""
    ], 
    [
      "britfernando/AlteraDE2Labs_Verilog", 
      "My solutions to Alteras example labs", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/01/02", 
      "", 
      ""
    ], 
    [
      "bruno-cintra/lab-arq1-lcd", 
      "Trabalho de Laborat\u00f3rio de Arquitetura e Organiza\u00e7\u00e3o de Computadores 1 (LCD)", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/12/15", 
      "", 
      ""
    ], 
    [
      "buaabyl/FPU754", 
      "FPGA based IEEE754 FPU", 
      "mit", 
      "Verilog", 
      0, 
      3, 
      "2016/02/17", 
      "", 
      ""
    ], 
    [
      "buccolo/MIPS", 
      "A pipelined MIPS processor written in VHDL (Unicamp/MC542)", 
      "", 
      "VHDL", 
      2, 
      6, 
      "2011/12/08", 
      "", 
      ""
    ], 
    [
      "buchty/5503DOC", 
      "VHDL clone of Ensoniq 5503 (DOC) aka ICS1261", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/03/30", 
      "", 
      ""
    ], 
    [
      "bunnie/kovan-fpga", 
      "FPGA code for Kovan platform", 
      "", 
      "Verilog", 
      3, 
      5, 
      "2012/07/29", 
      "", 
      ""
    ], 
    [
      "bunnie/kovan-fpga-hdmi", 
      "Kovan FPGA with HDMI support integrated", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/02/11", 
      "", 
      ""
    ], 
    [
      "bunnie/kovan_sd", 
      "Kovan FPGA design for SD tap", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2012/10/26", 
      "", 
      ""
    ], 
    [
      "bunnie/novena-afe-hs-fpga", 
      "High Speed Analog Front End FPGA Firmware for Novena PVT1", 
      "apache-2.0", 
      "Verilog", 
      2, 
      5, 
      "2015/08/13", 
      "", 
      ""
    ], 
    [
      "bunnie/novena-afe-ps-fpga", 
      "Novena precision ADC FPGA driver design", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/08/13", 
      "", 
      ""
    ], 
    [
      "bunnie/novena-gpbb-fpga", 
      "Novena GPBB FPGA baseline design", 
      "apache-2.0", 
      "Verilog", 
      4, 
      6, 
      "2014/11/12", 
      "", 
      ""
    ], 
    [
      "bunnie/novena-sd-fpga", 
      "Novena FPGA design, targeted for SD card manipulation", 
      "apache-2.0", 
      "Verilog", 
      2, 
      3, 
      "2015/08/13", 
      "", 
      ""
    ], 
    [
      "bunnie/novena-spi-romulator", 
      "SPI romulator", 
      "", 
      "Verilog", 
      0, 
      7, 
      "2015/08/13", 
      "", 
      ""
    ], 
    [
      "cabul/mips-ace", 
      ":spades:", 
      "other", 
      "Verilog", 
      0, 
      2, 
      "2016/01/22", 
      "", 
      ""
    ], 
    [
      "caiopo/battleship-vhdl", 
      "Jogo de batalha naval feito em VHDL como trabalho final da disciplina de Circuitos e T\u00e9cnicas Digitais no semestre 2015/1", 
      "mit", 
      "VHDL", 
      1, 
      3, 
      "2015/11/24", 
      "", 
      ""
    ], 
    [
      "caiopo/mips-multiciclo", 
      "Mips vers\u00e3o multiciclo feito para a disciplina de Sistemas Digitais (INE5406) da UFSC no semestre 2015/2.", 
      "mit", 
      "VHDL", 
      0, 
      4, 
      "2016/03/27", 
      "", 
      ""
    ], 
    [
      "calikevuche/usrp2", 
      "carrier_sense_module", 
      "", 
      "Verilog", 
      4, 
      3, 
      "2012/04/07", 
      "", 
      ""
    ], 
    [
      "capitanov/MinesweeperFPGA", 
      "Minesweeper project for FPGA", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2016/03/14", 
      "", 
      ""
    ], 
    [
      "capitanov/Stupid_watch", 
      "LCD1602 and timer (DS1302) on Xilinx FPGA", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2015/11/26", 
      "", 
      ""
    ], 
    [
      "capitanov/fp23_logic", 
      "Floating point FP23 core on VHDL. For Xilinx FPGAs. Include base converters and some math functions.", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2016/03/14", 
      "", 
      ""
    ], 
    [
      "carlobar/fpga_monitor", 
      "FPGA signal viewer", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2011/09/15", 
      "", 
      ""
    ], 
    [
      "carlobar/grlib_xc3s500e_support", 
      "Files to support digilent xc3s500e board in GRLIB", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2011/06/14", 
      "", 
      ""
    ], 
    [
      "carlobar/milkymist", 
      "The world's leading open source SoC with graphics acceleration", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2011/11/17", 
      "", 
      ""
    ], 
    [
      "carlosFPGA/HDL_Ciphers", 
      "Automatically exported from code.google.com/p/inmcm-hdl", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/08/22", 
      "", 
      ""
    ], 
    [
      "carlosFPGA/zynq-axis", 
      "Hardware, Linux Driver and Library for the Zynq AXI DMA interface ", 
      "other", 
      "Verilog", 
      0, 
      1, 
      "2015/09/24", 
      "", 
      ""
    ], 
    [
      "catchmrbharath/mipsmorph", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/03/29", 
      "", 
      ""
    ], 
    [
      "ccamara5/ECE368", 
      "Digital Design", 
      "", 
      "VHDL", 
      4, 
      2, 
      "2015/05/13", 
      "", 
      ""
    ], 
    [
      "cdjameshe/ddr_sdram_controller", 
      "this is a ddr_sdram controller from open_cores", 
      "other", 
      "VHDL", 
      4, 
      2, 
      "2010/04/01", 
      "", 
      ""
    ], 
    [
      "cebarnes/cordic", 
      "An implementation of the CORDIC algorithm in Verilog.", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2013/12/20", 
      "", 
      ""
    ], 
    [
      "cfelton/musicbox_simple", 
      "This is a simple \"musicbox\" FPGA (HDL) example inspired by a reddit question.", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2015/01/22", 
      "", 
      ""
    ], 
    [
      "cfelton/test_gemac", 
      "This is a myhdl test environment for the USRP simple_gemac core.", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/04/27", 
      "", 
      ""
    ], 
    [
      "cfelton/test_jpeg", 
      "This is a myhdl test environment for the open-cores jpeg_encoder.", 
      "", 
      "Verilog", 
      8, 
      6, 
      "2016/10/08", 
      "", 
      ""
    ], 
    [
      "chadharrington/all_spark_cube", 
      "All files related to the All Spark Cube built by Adaptive Computing and friends", 
      "mit", 
      "Verilog", 
      1, 
      8, 
      "2014/05/02", 
      "", 
      ""
    ], 
    [
      "chaimleib/MicIn", 
      "Verilog code to interface via AC97 on the ML505 FPGA board from Xilinx", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/04", 
      "", 
      ""
    ], 
    [
      "chaimleib/UARTecho", 
      "basic UART that retransmits its input", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/30", 
      "", 
      ""
    ], 
    [
      "chaimleib/UARTnumEcho", 
      "Send ascending binary numbers over UART", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/05/03", 
      "", 
      ""
    ], 
    [
      "chaimleib/dviDemo", 
      "Display colored rects on DVI output", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/17", 
      "", 
      ""
    ], 
    [
      "chaimleib/dviText", 
      "gpu with hw-accelerated text", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/23", 
      "", 
      ""
    ], 
    [
      "chaimleib/gpuSim", 
      "Test harness for DVI output", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/04/26", 
      "", 
      ""
    ], 
    [
      "chamora/ProyectoViernesSistemasDigitales", 
      "resiverps2", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/09/04", 
      "", 
      ""
    ], 
    [
      "chamora/ServoMotor", 
      "servo motor control with FPGA", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/11/14", 
      "", 
      ""
    ], 
    [
      "chandanpalai/CPUonFPGA", 
      "It's a basic computer designed using VERILOG on XILINX FPGA architecture.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/01/25", 
      "", 
      ""
    ], 
    [
      "chandanpalai/FpgaMicrotubule", 
      "HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/12/24", 
      "", 
      ""
    ], 
    [
      "chandanpalai/MIPS_FPGA", 
      "Goal - An open source MIPS processor running on an FPGA with a full instruction set. Included will also be a cross compiled version of a Linux distro to run on the FPGA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/01/29", 
      "", 
      ""
    ], 
    [
      "chandanpalai/SIFT-implementation-in-Verilog", 
      "Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/12/14", 
      "", 
      ""
    ], 
    [
      "chandanpalai/astroFPGA", 
      "18-545 Astroteam computer vision project repository", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/12/09", 
      "", 
      ""
    ], 
    [
      "chandanpalai/fpga-cf", 
      "FPGA Communication Framework", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "chandanpalai/fpga_dac", 
      "Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and SPI communication to control DAC conversor (AD5791 Analog Devices). To choose the sine frequency and the update frequency of a new data we developed a cpp application. The \"documentation\" folder has more details of the project, including datasheets, state machine and block diagram.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/03/26", 
      "", 
      ""
    ], 
    [
      "charcole/NeoGeoHDMI", 
      "Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI", 
      "gpl-2.0", 
      "Verilog", 
      6, 
      32, 
      "2015/05/19", 
      "if", 
      ""
    ], 
    [
      "charleshofer/silver", 
      "An attribute grammar-based meta-programming language for composable language extensions", 
      "gpl-3.0", 
      "SystemVerilog", 
      0, 
      1, 
      "2015/12/20", 
      "", 
      ""
    ], 
    [
      "chastell/art-decomp", 
      "", 
      "agpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2013/05/07", 
      "", 
      ""
    ], 
    [
      "chathhorn/ReWire", 
      "Experimental compiler for a subset of Haskell to VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/09/16", 
      "", 
      ""
    ], 
    [
      "chenxiao07/vhdl-nes", 
      "nes emulator based on VHDL", 
      "", 
      "VHDL", 
      7, 
      16, 
      "2012/02/01", 
      "i", 
      ""
    ], 
    [
      "chickker/VHDL-Snake-Game", 
      "A simple snake game in vhdl - designed for the Spartan-3 Starter Board (work in progress)", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/01/18", 
      "", 
      ""
    ], 
    [
      "chiggs/UVM", 
      "Mirror of the Universal Verification Methodology from sourceforge", 
      "", 
      "SystemVerilog", 
      1, 
      1, 
      "2015/01/21", 
      "", 
      ""
    ], 
    [
      "chiggs/bing_bang_bong", 
      "Test", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2016/01/12", 
      "", 
      ""
    ], 
    [
      "chiggs/oc_jpegencode", 
      "Fork of OpenCores jpegencode with Cocotb testbench", 
      "", 
      "Verilog", 
      2, 
      6, 
      "2015/09/05", 
      "", 
      ""
    ], 
    [
      "chiggs/oc_mkjpeg", 
      "Fork of the mkjpeg project from OpenCores", 
      "lgpl-3.0", 
      "VHDL", 
      1, 
      0, 
      "2015/02/13", 
      "", 
      ""
    ], 
    [
      "chiggs/support_tickets", 
      "Cut-down testcases for various EDA vendor support tickets", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/03/02", 
      "", 
      ""
    ], 
    [
      "chinkku/FPGA_Object_Tracking", 
      "ECE563 Final Project - FPGA based camera tracking", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/12/17", 
      "", 
      ""
    ], 
    [
      "choxi/mp3", 
      "pipelined cpu for ece411", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2010/12/04", 
      "", 
      ""
    ], 
    [
      "chrisfrederickson/verilog-nerf-sentry", 
      "For use with Rudolph Lab's Project Sentry Gun", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2014/01/02", 
      "", 
      ""
    ], 
    [
      "chrisfrederickson/verilog-programmable-lock", 
      "A programmable 10 button combination lock", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2014/01/10", 
      "", 
      ""
    ], 
    [
      "chrisfrederickson/verilog-stopwatch", 
      "A basic verilog stopwatch designed for the Altera DE2 board.", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2013/12/04", 
      "", 
      ""
    ], 
    [
      "chsasank/ARM7", 
      "Implemetation of pipelined ARM7TDMI processor in Verilog", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2015/01/08", 
      "", 
      ""
    ], 
    [
      "circuitsenses/FreeRTOS-Zybo", 
      "FreeRTOS implemented on the Digilent ZYBO Zynq 7000", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2015/04/04", 
      "", 
      ""
    ], 
    [
      "cirosantilli/rtl-cheat", 
      "VHDL and Verilog minimal examples. IC design and synthesis tutorials. Asserts used wherever possible.", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2016/09/10", 
      "", 
      ""
    ], 
    [
      "cjdrake/AES", 
      "Advanced Encryption Standard (AES) SystemVerilog Core", 
      "bsd-2-clause", 
      "SystemVerilog", 
      5, 
      7, 
      "2016/01/15", 
      "", 
      ""
    ], 
    [
      "cjdrake/blog-code", 
      "Code examples from cjdrake.github.io", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/10/16", 
      "", 
      ""
    ], 
    [
      "claireabu/Factotum", 
      "", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2011/06/10", 
      "", 
      ""
    ], 
    [
      "clems4ever/insasheep_the_dark_side", 
      "SoC based on LM32 on FPGA (Spartan 6) for a Nexys3 dev board", 
      "", 
      "Verilog", 
      2, 
      5, 
      "2013/06/03", 
      "", 
      ""
    ], 
    [
      "cliffordwolf/PonyLink", 
      "A single-wire bi-directional chip-to-chip interface for FPGAs", 
      "", 
      "Verilog", 
      2, 
      16, 
      "2016/07/07", 
      "it", 
      ""
    ], 
    [
      "cliffordwolf/SimpleVOut", 
      "A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals", 
      "", 
      "Verilog", 
      5, 
      27, 
      "2015/10/23", 
      "itf", 
      ""
    ], 
    [
      "cliffordwolf/icotools", 
      "Tools and Examples for IcoBoard", 
      "", 
      "Verilog", 
      3, 
      11, 
      "2016/09/29", 
      "", 
      ""
    ], 
    [
      "cliffordwolf/picorv32", 
      "PicoRV32 - A Size-Optimized RISC-V CPU", 
      "", 
      "Verilog", 
      30, 
      189, 
      "2016/10/01", 
      "it", 
      ""
    ], 
    [
      "cliffordwolf/yosys-bigsim", 
      "A collection of big designs to run post-synthesis simulations with yosys", 
      "", 
      "Verilog", 
      5, 
      8, 
      "2015/10/27", 
      "", 
      ""
    ], 
    [
      "cliffordwolf/yosys-tests", 
      "Various larger test cases for yosys", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2013/05/26", 
      "", 
      ""
    ], 
    [
      "cluelogic/uvm-tutorial-for-candy-lovers", 
      "Source code repo for UVM Tutorial for Candy Lovers", 
      "", 
      "SystemVerilog", 
      12, 
      17, 
      "2016/05/31", 
      "", 
      ""
    ], 
    [
      "cly753/CE3001PROJECT", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/11/13", 
      "", 
      ""
    ], 
    [
      "cmarqu/libv", 
      "Useful set of library functions for VHDL", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/08/08", 
      "", 
      ""
    ], 
    [
      "cnplab/blockmon", 
      "A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/ ", 
      "bsd-3-clause", 
      "VHDL", 
      13, 
      20, 
      "2016/08/09", 
      "if", 
      ""
    ], 
    [
      "cnvogelg/minimig_tc64", 
      "MiniMig for TurboChameleon64", 
      "", 
      "Verilog", 
      6, 
      8, 
      "2013/08/26", 
      "", 
      ""
    ], 
    [
      "colinoflynn/ZAP--ZPUino-Arduino-Papilio--IDE", 
      "FPGA Soft Processor IDE", 
      "lgpl-2.1", 
      "VHDL", 
      0, 
      1, 
      "2014/04/19", 
      "", 
      ""
    ], 
    [
      "colinoflynn/s6-reconfig-examples", 
      "Spartan6 Partial Reconfiguration Examples", 
      "mit", 
      "Verilog", 
      1, 
      2, 
      "2014/02/28", 
      "", 
      ""
    ], 
    [
      "collielimabean/miaow", 
      "An open source GPU based off of the AMD Southern Islands ISA.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "combinatorylogic/soc", 
      "An experimental System-on-Chip with a custom compiler toolchain.", 
      "mit", 
      "Verilog", 
      1, 
      32, 
      "2016/10/14", 
      "itf", 
      ""
    ], 
    [
      "conrs/Sequencer", 
      "Implemented a sequencer on an FPGA. Enclosed is the Verilog code", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2011/04/04", 
      "", 
      ""
    ], 
    [
      "cordic/GnuRadar", 
      "Open-source software defined radar based on the USRP 1 hardware.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/09/13", 
      "", 
      ""
    ], 
    [
      "cordic/RangeImaging", 
      "Various things related to range imaging - specifically the Victoria University PMD19k Range Imaging System", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2010/11/04", 
      "", 
      ""
    ], 
    [
      "cospan/prometheus_fpga", 
      "Prometheus FPGA build with scons", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2015/12/26", 
      "", 
      ""
    ], 
    [
      "cospan/sycamore", 
      "FPGA code generation and communication with Linux", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2012/06/05", 
      "", 
      ""
    ], 
    [
      "covejstewart/verilog", 
      "Projects related to work in verilog", 
      "", 
      "Verilog", 
      0, 
      5, 
      "2015/01/15", 
      "", 
      ""
    ], 
    [
      "cpatulea/fpga_wsa1000u", 
      "ThinkRF port of Ettus Research USRP1 FPGA code for the WSA1000U", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2011/01/19", 
      "", 
      ""
    ], 
    [
      "cpehle/aurora", 
      "Prototype implementation of aurora link", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/08/09", 
      "", 
      ""
    ], 
    [
      "cpehle/ncore", 
      "A RISCV processor in system verilog", 
      "other", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "cpuex2014-4/core0", 
      "Core 0", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/03/10", 
      "", 
      ""
    ], 
    [
      "cpuex2014-4/fpu", 
      "FPU written in VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/03/12", 
      "", 
      ""
    ], 
    [
      "cpuex2016D/computer", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      3, 
      "2016/10/07", 
      "", 
      ""
    ], 
    [
      "craighaywood/1588_Sync_UI", 
      "1588 Slave Synchronization User Interface", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/02/23", 
      "", 
      ""
    ], 
    [
      "craighaywood/IEC_61850_SV", 
      "VHDL Implementation of IEC 61850", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/08", 
      "", 
      ""
    ], 
    [
      "craighaywood/IEEE1588-Master-VHDL", 
      "Pure hardware (VHDL) master with constant latency timestamp functionality test project", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/02/26", 
      "", 
      ""
    ], 
    [
      "craighaywood/VHDL-NMEA-Parser", 
      "VHDL Module capable of parsing a NMEA 0183 stream", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/02/26", 
      "", 
      ""
    ], 
    [
      "craighaywood/VHDL_FAT_32_Parser", 
      "Hardware transversal of FAT32 Filesystem", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/08", 
      "", 
      ""
    ], 
    [
      "craighaywood/vhdl_TCPIP", 
      "TCP IP Stack (including DHCP) implemented in VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/08", 
      "", 
      ""
    ], 
    [
      "crowell/FieldProgrammableWristWatch", 
      "FPWW is a digital \"wristwatch\", written in verilog, for the spartan3 educational boards, as a final project for the EC311 - Intro to Logic Design.  It was created by Jeff Crowell Samir Ahmed and Richard Tia", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2011/04/29", 
      "", 
      ""
    ], 
    [
      "cs0x7f/OOXX_CPU", 
      "mips32\u4f4dCPU\uff0c\u4e0d\u5305\u6269\u6d6e\u70b9\u6307\u4ee4\uff0c\u4e94\u7ea7\u6d41\u6c34\u7ed3\u6784\uff08mips r2000/r3000\uff09\uff0c\u5305\u62ecTLB\uff0c\u6570\u636e/\u6307\u4ee4 L1 cache", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2013/04/24", 
      "", 
      ""
    ], 
    [
      "csoren/fpga-mist", 
      "git version of the official MiST svn repository. Updated infrequently.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2015/02/03", 
      "", 
      ""
    ], 
    [
      "ctn-waterloo/nef-fpga", 
      "An implementation of the Neural Engineering Framework on an FPGA", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2013/07/08", 
      "", 
      ""
    ], 
    [
      "cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs", 
      "Video and Image Processing", 
      "", 
      "Verilog", 
      10, 
      12, 
      "2014/12/12", 
      "if", 
      ""
    ], 
    [
      "curtisullerich/381lab", 
      "Lab project from CprE 381 at ISU. Pipelined MIPS processor in VHDL.", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2012/04/26", 
      "", 
      ""
    ], 
    [
      "cwchung90/bluedbm", 
      "BlueDBM", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "cwilkens/ecen4024-microphone-array", 
      "", 
      "mit", 
      "VHDL", 
      1, 
      0, 
      "2014/12/02", 
      "", 
      ""
    ], 
    [
      "cwilkens/fpga-hero", 
      "An FPGA implementation of the popular game Guitar Hero. Written in Verilog and developed on a Digilent Nexys 2. No CPU core and no software, everything is done in hardware.", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2013/11/05", 
      "", 
      ""
    ], 
    [
      "cwilkens/fpga-hero-ii", 
      "The sequel to FPGA Hero. Now for Nexys 4, with extra goodies.", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2015/03/06", 
      "", 
      ""
    ], 
    [
      "cyrozap/Pano-Logic-Zero-Client-G2-FPGA-Demo", 
      "Constraints file and Verilog demo code for the Pano Logic Zero Client G2", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2015/08/03", 
      "", 
      ""
    ], 
    [
      "cyrozap/iCEstick-UART-Demo", 
      "This is a simple UART echo test for the iCEstick Evaluation Kit", 
      "apache-2.0", 
      "Verilog", 
      2, 
      9, 
      "2016/09/14", 
      "", 
      ""
    ], 
    [
      "cyrozap/mimas_v2_hex_display", 
      "A simple Verilog module that can output hexadecimal bytes to the Mimas V2's display", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2015/04/08", 
      "", 
      ""
    ], 
    [
      "cyrozap/osdvu", 
      "", 
      "mit", 
      "Verilog", 
      0, 
      5, 
      "2015/04/04", 
      "", 
      ""
    ], 
    [
      "dagunliyu/alpha-software", 
      "Axiom Alpha prototype software (FPGA, Linux, etc.)", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/12/09", 
      "", 
      ""
    ], 
    [
      "danieljabailey/C88", 
      "C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switches you need too.", 
      "", 
      "VHDL", 
      0, 
      10, 
      "2015/06/21", 
      "it", 
      ""
    ], 
    [
      "danieljabailey/LED_32_32_Papilio", 
      "A VHDL module (that will work on a papilio) for driving a 32x32 RGB LED matrix (from sparkfun or adafruit) at 190 FPS with 8 bit PWM", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/10/18", 
      "", 
      ""
    ], 
    [
      "danieljabailey/gtfdevhdll-l3-ta", 
      "meh", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/12", 
      "", 
      ""
    ], 
    [
      "danieljabailey/gtfdevhdll-l3-tb", 
      "meh", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/13", 
      "", 
      ""
    ], 
    [
      "danieljabailey/gtfdevhdll-l4-ta", 
      "meh", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/12", 
      "", 
      ""
    ], 
    [
      "danieljabailey/gtfdevhdll-l4-tb", 
      "meh", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/12", 
      "", 
      ""
    ], 
    [
      "danielot/ddc", 
      "Digital down converter - IE309E Unicamp", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/06/30", 
      "", 
      ""
    ], 
    [
      "danishaer/RISC-Processor-on-Virtex-5-FPGA", 
      "code in VHDL, used Xilinx for synthesis, used ModelSim for sumulation", 
      "", 
      "VHDL", 
      3, 
      3, 
      "2016/08/14", 
      "", 
      ""
    ], 
    [
      "dansv693/r_sort", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2010/02/23", 
      "", 
      ""
    ], 
    [
      "darwinbeing/NetFPGA-10G-VC709", 
      "NetFPGA-10G VC709 project", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/11/04", 
      "", 
      ""
    ], 
    [
      "darwinbeing/mac_virtex5_netfpga", 
      "chipscope on mac interface port D NetFPGA-10G", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/04/10", 
      "", 
      ""
    ], 
    [
      "davidgfnet/fpga-hash-bruteforcer", 
      "MD5 bruteforcer for FPGA devices", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/05/03", 
      "", 
      ""
    ], 
    [
      "davidgfnet/fpga-wpa-psk-bruteforcer", 
      "WPA-PSK cracking for FPGA devices", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2016/05/02", 
      "", 
      ""
    ], 
    [
      "davidgfnet/icarus-testing", 
      "Icarus verilog FPGA testing files", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/09/17", 
      "", 
      ""
    ], 
    [
      "dawood95/BitcoinMinerFPGA", 
      "ECE 337  Bitcoin Miner", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/12/17", 
      "", 
      ""
    ], 
    [
      "dawsonjon/Chips-2.0", 
      "FPGA Design Suite based on C to Verilog design flow.", 
      "mit", 
      "Python", 
      6, 
      35, 
      "2016/03/10", 
      "", 
      ""
    ], 
    [
      "dawsonjon/Chips-Demo", 
      "Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.", 
      "mit", 
      "Verilog", 
      5, 
      2, 
      "2016/10/01", 
      "", 
      ""
    ], 
    [
      "dawsonjon/FPGA-radio", 
      "Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2016/10/16", 
      "", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "adder - floating point adder", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "divider - floating point divider", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "double_adder - floating point double_adder", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "double_divider - floating point double_divider", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "double_multiplier - floating point double_multiplier", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "double_to_float - floating point double_to_float", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "double_to_long - floating point double_to_long", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "float_to_double - floating point float_to_double", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "float_to_int - floating point float_to_int", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "int_to_float - floating point int_to_float", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "long_to_double - floating point long_to_double", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "multiplier - floating point multiplier", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "dawsonjon/fpu", 
      "synthesiseable ieee 754 floating point library in verilog ", 
      "mit", 
      "Verilog", 
      12, 
      13, 
      "2014/06/21", 
      "it", 
      ""
    ], 
    [
      "db-electronics/FMPBC", 
      "FM Power Base Converter", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2016/04/02", 
      "", 
      ""
    ], 
    [
      "db-electronics/MDFlashCart", 
      "Release Hardware Cart for MD/Genesis", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "db-electronics/NESMappers", 
      "VHDL Nes Mappers - NES Flash Cart Project", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      2, 
      "2016/08/22", 
      "", 
      ""
    ], 
    [
      "db-electronics/PCHenshin", 
      "", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/04/19", 
      "", 
      ""
    ], 
    [
      "db-electronics/SDRAMController", 
      "", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/02/11", 
      "", 
      ""
    ], 
    [
      "dcarr622/FlappyFPGA", 
      "Flappy Bird in Verilog on a Nexys-3 Spartan 6 FPGA", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/04/30", 
      "", 
      ""
    ], 
    [
      "ddk/ddk-fpga", 
      "FPGA HDL Sources.", 
      "", 
      "Verilog", 
      11, 
      19, 
      "2014/06/24", 
      "itf", 
      ""
    ], 
    [
      "debreuil/A3953_DCMotorBoard", 
      "Board and VHDL for Bidirectional PWM controlled DC Motor using Allegro 3953", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/05/02", 
      "", 
      ""
    ], 
    [
      "debreuil/DAC_SPI", 
      "Controls the MCP4921 DAC chip using SPI for the Papilio (Xilinx FPGA) using VHDL.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/06/06", 
      "", 
      ""
    ], 
    [
      "debreuil/printers2cnc", 
      "Control printer/scanners with a Papilio using VHDL and circuit wings.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/04/14", 
      "", 
      ""
    ], 
    [
      "deepakcu/maestro", 
      "A Framework to Accelerate Iterative Algorithms with Asynchronous Accumulative Updates on FPGAs", 
      "apache-2.0", 
      "Verilog", 
      2, 
      3, 
      "2014/12/29", 
      "", 
      ""
    ], 
    [
      "deepvyas/Verilog-Snippets", 
      "Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "defparam/21FX", 
      "A bootloader for the SNES console", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      21, 
      "2016/09/11", 
      "if", 
      ""
    ], 
    [
      "dem123456789/FPGA-CNN", 
      "FPGA implementation of Cellular Neural Network (CNN)", 
      "", 
      "Verilog", 
      12, 
      7, 
      "2016/05/05", 
      "", 
      ""
    ], 
    [
      "dem123456789/openHMC_Altera", 
      "openHMC implemented on Altera board", 
      "lgpl-3.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/12/27", 
      "", 
      ""
    ], 
    [
      "dep403mai/Hardware_description_language", 
      "\u042f\u0437\u044b\u043a\u0438 \u043e\u043f\u0438\u0441\u0430\u043d\u0438\u044f \u0430\u043f\u043f\u0430\u0440\u0430\u0442\u043d\u043e\u0433\u043e \u043e\u0431\u0435\u0441\u043f\u0435\u0447\u0435\u043d\u0438\u044f", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/12/16", 
      "", 
      ""
    ], 
    [
      "diadatp/axi_gpio", 
      "AXI based GPIO peripheral for Xilinx devices.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/03/14", 
      "", 
      ""
    ], 
    [
      "diadatp/mips_cpu", 
      "A implementation of a 32-bit single cycle MIPS processor in Verilog.", 
      "mit", 
      "Verilog", 
      0, 
      1, 
      "2016/04/13", 
      "", 
      ""
    ], 
    [
      "diadatp/nasti-ddrx-mc", 
      "NASTI slave compliant DDRx memory controller.", 
      "bsd-3-clause", 
      "SystemVerilog", 
      1, 
      2, 
      "2016/08/05", 
      "", 
      ""
    ], 
    [
      "diadatp/rrarbiter", 
      "A simple non-preemptive round-robin arbiter.", 
      "mit", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/04/13", 
      "", 
      ""
    ], 
    [
      "diecaptain/fuzzy_kalman_mppt", 
      "The project tries to implement a novel approach to track maximum power point of a solar PV module. The idea is to use fuzzy logic and develop Kalman filter algorithm according to it to enhance the stability of the outcoming power from a solar PV module. The project uses VHDL and the code is tested on Altera Cyclone 2 family device EP2C20F484C7. Presently, code has been written using behavorial and structural modelling and a layout of the design is made. The code is working perfectly for single round, however for a continuous approach, a lot of timing related problems are being faced. Testbench code is written for individual layers of the design to experiment with and find solutions. Feel free to notify changes anywhere. Any kind of help with the scheduling is highly appreciated. Thank you.", 
      "mit", 
      "VHDL", 
      0, 
      2, 
      "2014/08/24", 
      "", 
      ""
    ], 
    [
      "diecaptain/kalman_mppt", 
      "mppt algorithm using kalman filter in VHDL", 
      "gpl-2.0", 
      "VHDL", 
      1, 
      2, 
      "2013/12/13", 
      "", 
      ""
    ], 
    [
      "dimitarpenev/DSLogic-hdl", 
      "An open source FPGA design for DSLogic", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2015/03/23", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-BrooksEE-UXN1230", 
      "UXN1230 Data Acquistion Board Project", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/06/17", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-BrooksEE-UXN1330", 
      "UXN1330 board with Cyrpress FX3 USB 3.0 microprocessor and Spartan 6 / DDR Memory", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-lib-HostInterface", 
      "Host Interface for Nitro Parts", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/06/30", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-lib-I2C", 
      "I2C Library for Nitro Parts", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/06/21", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-lib-Imager", 
      "Image sensor interface controller and simulation model for nitro parts", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2016/09/29", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-lib-SPI", 
      "Verilog SPI master and slave", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/01/04", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-lib-UART", 
      "RS-232/UART implementation for nitro parts", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/06/29", 
      "", 
      ""
    ], 
    [
      "dirjud/Nitro-Parts-lib-Xilinx", 
      "This is mainly a simulation library of xilinx primitives that are verilator compatible.", 
      "", 
      "Verilog", 
      2, 
      6, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "divyanshusrivastava/FPGA", 
      "All codes for for Numato Mimas spartan6 fpga board", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/12/19", 
      "", 
      ""
    ], 
    [
      "dj08/ExperimentsWithSV", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/06/21", 
      "", 
      ""
    ], 
    [
      "dkwingsmt/DCE12MIPS", 
      "Summer design of course \"digital current\" in 2012 at Tsinghua University. Copyright (c) 2012, MU Tong, LI Ziyi, SUN Zelei.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/07/16", 
      "", 
      ""
    ], 
    [
      "dlin303/MDP3.0", 
      "MDP3.0 Ticker Plant Implemented for FPGAs", 
      "", 
      "SystemVerilog", 
      1, 
      3, 
      "2015/08/19", 
      "", 
      ""
    ], 
    [
      "dlitz/openmsp430", 
      "openMSP430 CPU core (from OpenCores)", 
      "", 
      "Verilog", 
      1, 
      9, 
      "2012/10/14", 
      "", 
      ""
    ], 
    [
      "dlitz/sdram_controller", 
      "\"Scratch DDR SDRAM Controller\" from OpenCores (with newlines fixed using \"git filter-branch\")", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2011/12/24", 
      "", 
      ""
    ], 
    [
      "dmpro2014/ebi-bus-test-fpga", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/11/18", 
      "", 
      ""
    ], 
    [
      "dmpro2014/ebi-fpga-hdmi-test", 
      "", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/11/16", 
      "", 
      ""
    ], 
    [
      "dmpro2014/fpga", 
      "VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU", 
      "", 
      "VHDL", 
      3, 
      9, 
      "2015/01/17", 
      "", 
      ""
    ], 
    [
      "dokson/2048-DE1", 
      "VHDL implementation of 2048 Game on Altera DE1 FPGA Board", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/05/07", 
      "", 
      ""
    ], 
    [
      "domoritz/S76D", 
      "Singing Very High Speed Integrated Circuit Hardware Description Language Board", 
      "", 
      "VHDL", 
      2, 
      5, 
      "2013/07/11", 
      "", 
      ""
    ], 
    [
      "donnaware/TabX1", 
      "Light weight low cost Linux based tablet computer", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2012/04/03", 
      "", 
      ""
    ], 
    [
      "donnaware/ZBC---The-Zero-Board-Computer", 
      "Based heavily on zet.aluzina.org and Terasic DE0", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      7, 
      "2010/09/07", 
      "", 
      ""
    ], 
    [
      "donnaware/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      1, 
      "2010/09/21", 
      "", 
      ""
    ], 
    [
      "doswellf/combinator-uvm", 
      "UVM Testbench For SystemVerilog Combinator Implementation", 
      "", 
      "SystemVerilog", 
      6, 
      3, 
      "2014/04/23", 
      "", 
      ""
    ], 
    [
      "dovstamler/testbench_modules", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/01/08", 
      "", 
      ""
    ], 
    [
      "dovstamler/uvm_agents", 
      "UVM agents", 
      "apache-2.0", 
      "SystemVerilog", 
      7, 
      12, 
      "2016/08/24", 
      "t", 
      ""
    ], 
    [
      "dparrova/bici2016", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/10/04", 
      "", 
      ""
    ], 
    [
      "drom/LEB128", 
      "Little Endian Base 128 converters", 
      "mit", 
      "Verilog", 
      2, 
      1, 
      "2016/04/12", 
      "", 
      ""
    ], 
    [
      "drom/lights", 
      ":bulb: Light show with LEDs", 
      "mit", 
      "SystemVerilog", 
      2, 
      0, 
      "2014/12/15", 
      "", 
      ""
    ], 
    [
      "drom/pulsar", 
      ":speaker: Ultrasonic air speed sensor", 
      "mit", 
      "Verilog", 
      2, 
      0, 
      "2015/03/10", 
      "", 
      ""
    ], 
    [
      "drom/quark", 
      "Stack CPU", 
      "mit", 
      "Verilog", 
      2, 
      6, 
      "2016/06/27", 
      "", 
      ""
    ], 
    [
      "drom/robot", 
      ":turtle: robot servo controller", 
      "mit", 
      "Verilog", 
      2, 
      0, 
      "2015/09/08", 
      "", 
      ""
    ], 
    [
      "drom/stack", 
      "Stack machine blocks.", 
      "mit", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/07/26", 
      "", 
      ""
    ], 
    [
      "drxzcl/hdmirror", 
      "Mirror an HDMI signal from input to output with the least amount of work possible.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/04/28", 
      "", 
      ""
    ], 
    [
      "drxzcl/logipi-basicspi", 
      "Basic SPI communication for the LOGI-PI FPGA board.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/06/24", 
      "", 
      ""
    ], 
    [
      "drxzcl/logipi-scopetest", 
      "Generate an array of signals of different frequencies to test oscilloscopes/logic analyzers.", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/20", 
      "", 
      ""
    ], 
    [
      "drxzcl/neppielight", 
      "FPGA-based HDMI ambient lighting", 
      "gpl-2.0", 
      "VHDL", 
      11, 
      69, 
      "2015/09/20", 
      "if", 
      ""
    ], 
    [
      "drxzcl/xentral", 
      "XENTRAL is a simple Harvard Architecture CPU.", 
      "other", 
      "VHDL", 
      0, 
      4, 
      "2013/11/08", 
      "", 
      ""
    ], 
    [
      "dtatulea/fpga-pong", 
      "fpga pong on virtex 3", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/01/16", 
      "", 
      ""
    ], 
    [
      "dtysky/3D_Displayer_Controller", 
      "A controller for a 3d system, using FPGA(VHDL),  CY68013(C#, C), Bluetooth(C#, VHDL) .", 
      "gpl-2.0", 
      "VHDL", 
      1, 
      1, 
      "2015/01/09", 
      "", 
      ""
    ], 
    [
      "dtysky/DDR2_CONTROLLER", 
      "An controller for DDR2 on FPGA with vhdl, content testbeach and model.", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2015/01/17", 
      "", 
      ""
    ], 
    [
      "dtysky/FPGA-Imaging-Library", 
      "An open source library for image processing on FPGA.", 
      "lgpl-2.1", 
      "Verilog", 
      28, 
      53, 
      "2015/06/16", 
      "itf", 
      ""
    ], 
    [
      "dtysky/LD3320_AXI", 
      "An controller for LD3320 on xilinx FPGA with AXI-BUS.", 
      "mit", 
      "VHDL", 
      1, 
      0, 
      "2014/09/13", 
      "", 
      ""
    ], 
    [
      "dtysky/LD3320_FPGA_CONTROLLER", 
      "FPGA\u7684LD3320\u63a7\u5236\u5668\uff08A controller for LD3320 by FPGA\uff09", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2014/05/10", 
      "", 
      ""
    ], 
    [
      "dtysky/Led_Array", 
      "Contenting a led array(120*114,15.2pixel/cm^2) pcb board(2-layers) and its controller pcb board(4-layers), a patch(ing) board for one core board, and a program for testing.", 
      "gpl-2.0", 
      "VHDL", 
      1, 
      1, 
      "2014/10/04", 
      "", 
      ""
    ], 
    [
      "dtysky/SIMPLE_MIPS_CPU", 
      "A simple MIPS CPU, for fun.", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2015/03/17", 
      "", 
      ""
    ], 
    [
      "dvcolgan/simplifiedmipscpu", 
      "Complete working simulation of both a single-cycle and pipelined CPU.  Implements a subset of the MIPS instruction set.", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2011/01/26", 
      "", 
      ""
    ], 
    [
      "dwelch67/altor32_samples", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/08/25", 
      "", 
      ""
    ], 
    [
      "dwelch67/amber_samples", 
      "", 
      "", 
      "Verilog", 
      4, 
      13, 
      "2012/05/07", 
      "it", 
      ""
    ], 
    [
      "dwelch67/lsasim", 
      "Educational load/store instruction set architecture processor simulator", 
      "", 
      "Verilog", 
      5, 
      18, 
      "2013/03/20", 
      "itf", 
      ""
    ], 
    [
      "dwelch67/picorv32_samples", 
      "samples to play with Clifford Wolf's picorv32 riscv32i processor", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/07/20", 
      "", 
      ""
    ], 
    [
      "e-lab/LCMS2012_JAN-Verilog", 
      "Verilog for LCMS2012_JAN chip using XEM6010-LX150 fpga", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/08/27", 
      "", 
      ""
    ], 
    [
      "e-lab/OpalKelly-Verilog-Templates", 
      "Simple templates to use as starting points with an OpalKelly project.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/04/05", 
      "", 
      ""
    ], 
    [
      "eastzone/frmp_router", 
      "Fast Reroute and Multipath Router based on NetFPGA", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2009/08/12", 
      "", 
      ""
    ], 
    [
      "ejreynolds/ECE4401-Final-Project", 
      "Does some fun things with a Digilent Nexys2 (Spartan 3E 500k FPGA).  Bounces a sprite around the VGA screen at 800x600 @ 60 Hz.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/02/23", 
      "", 
      ""
    ], 
    [
      "ejrh/cpu", 
      "A very primitive but hopefully self-educational CPU in Verilog", 
      "", 
      "Verilog", 
      12, 
      25, 
      "2015/01/21", 
      "itf", 
      ""
    ], 
    [
      "ejrh/fpga-bits", 
      "Various bits of FPGA code", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/13", 
      "", 
      ""
    ], 
    [
      "electronicvisions/nux", 
      "A synthesizable RISC processor implementing the Power ISA", 
      "", 
      "SystemVerilog", 
      1, 
      1, 
      "2016/04/05", 
      "", 
      ""
    ], 
    [
      "elegz/filter2d", 
      "Local filter for image/video processing", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/09/18", 
      "", 
      ""
    ], 
    [
      "elegz/sv_code_samples", 
      "SystemVerilog code samples", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/09/18", 
      "", 
      ""
    ], 
    [
      "eliaskousk/PlasmaSoC", 
      "The Plasma SoC is based on Plasma CPU with support for other FPGA boards", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2011/07/18", 
      "", 
      ""
    ], 
    [
      "eliaskousk/mips_cpu", 
      "MIPS32 CPU Implementation in VHDL for Advanced Digital Design class in DI UoA", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2013/08/11", 
      "", 
      ""
    ], 
    [
      "eliaskousk/parallella-riscv", 
      "RISC-V port to Parallella Board", 
      "other", 
      "SystemVerilog", 
      4, 
      10, 
      "2016/08/22", 
      "", 
      ""
    ], 
    [
      "elitezhe/ZedBoardCourse", 
      "ZedBoard Course supported by Xilinx PAE Java Lu", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/08/27", 
      "", 
      ""
    ], 
    [
      "elitezhe/zedboard_xilinux", 
      "How to boot ubuntu in zedboard RevC.(Not tested on revD)", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/09/04", 
      "", 
      ""
    ], 
    [
      "elli89/neppielight", 
      "FPGA-based HDMI ambient lighting", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/06/18", 
      "", 
      ""
    ], 
    [
      "elliequirini/ECE385", 
      "Working Repository for ECE 385 Projects", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2015/05/08", 
      "", 
      ""
    ], 
    [
      "ellore/processor", 
      "Implementation of 8-bit multi cycle processor using verilog on FPGA", 
      "mit", 
      "Verilog", 
      2, 
      2, 
      "2015/05/30", 
      "", 
      ""
    ], 
    [
      "emard/UK101onFPGA", 
      "Fork of the emulator for Compukit UK101 on FPGA", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/06/12", 
      "", 
      ""
    ], 
    [
      "emard/caleidoscope", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/04/21", 
      "", 
      ""
    ], 
    [
      "emard/flearadio", 
      "Digital FM Radio Receiver for FPGA", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/26", 
      "", 
      ""
    ], 
    [
      "emard/ledstrip", 
      "Example VHDL driver for WS2812 RGB LED pixel strip", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/02/10", 
      "", 
      ""
    ], 
    [
      "emard/rdsfpga", 
      "RDS FM modulator for FPGA", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/08/03", 
      "", 
      ""
    ], 
    [
      "emard/vhdl_phoenix", 
      "Phoenix arcade for FPGA forked from DarFPGA", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "embecosm/aap-verilog", 
      "Verilog implementation of AAP", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "embercc/nes-on-chip", 
      "Automatically exported from code.google.com/p/nes-on-chip", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2015/05/24", 
      "", 
      ""
    ], 
    [
      "embmicro/mojo-base-project", 
      "This is the base project for the Mojo. It should be used as the starting point for all projects.", 
      "mit", 
      "Verilog", 
      11, 
      20, 
      "2015/09/15", 
      "if", 
      ""
    ], 
    [
      "emilf/Nexys3VerilogCalc", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/12/11", 
      "", 
      ""
    ], 
    [
      "emilf/fpganes", 
      "NES in Verilog", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "emiraga/ieee754-verilog", 
      "IEEE 754 Adder in verilog", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/08/14", 
      "", 
      ""
    ], 
    [
      "emmanuelol/Canny-Edge-Detector", 
      "Canny Edge Detector final project from ECE 5775", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/07/23", 
      "", 
      ""
    ], 
    [
      "emmanuelol/DigitalCircuits", 
      "This a repository for basics digital circuits in VHDL", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/03/08", 
      "", 
      ""
    ], 
    [
      "emmanuelol/img_process_vhdl", 
      "Image Processing on FPGA using VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/19", 
      "", 
      ""
    ], 
    [
      "emmanuelol/xilinx-vivado-tutorials", 
      "Xilinx Vivado tutorials work repo. Following Xilinx user guides and tutorials", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/05/17", 
      "", 
      ""
    ], 
    [
      "ems-kl/zedboard_audio", 
      "A Audio Interface for the Zedboard", 
      "", 
      "VHDL", 
      6, 
      4, 
      "2015/04/13", 
      "", 
      ""
    ], 
    [
      "emuDrache/NeoGeoFPGA-sim", 
      "Simulation only cartridge NeoGeo hardware definition", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/05/01", 
      "", 
      ""
    ], 
    [
      "enjoy-digital/litepcie", 
      "Small footprint and configurable PCIe core", 
      "other", 
      "Verilog", 
      3, 
      4, 
      "2016/09/08", 
      "", 
      ""
    ], 
    [
      "enricmcalvo/ORGFXSoC", 
      "An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/06/07", 
      "", 
      ""
    ], 
    [
      "enricmcalvo/virtexsquared", 
      "18-545 project: ARM-like SoC", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/12/05", 
      "", 
      ""
    ], 
    [
      "eriklindernoren/hesthagen", 
      "epic horse battle", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/05/10", 
      "", 
      ""
    ], 
    [
      "erosen/FPGA_Object_Tracking", 
      "ECE563 Final Project - FPGA based camera tracking", 
      "", 
      "Verilog", 
      3, 
      0, 
      "2013/12/17", 
      "", 
      ""
    ], 
    [
      "erosen/Verilog_Processor", 
      "Assignment for Computer Architecture in creating a 32 Bit Verilog Processor", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2012/04/07", 
      "", 
      ""
    ], 
    [
      "errordeveloper/vhdl-misc-ct3032n", 
      "LMU CT3032N - Digital System Applications - VHDL Design Case Study", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/07/26", 
      "", 
      ""
    ], 
    [
      "esar/hdmilight-v1", 
      "HDMI Light - FPGA based Ambilight clone with direct HDMI input", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      2, 
      "2014/11/25", 
      "", 
      ""
    ], 
    [
      "etschneider/usrp-fpga-inband", 
      "Mirror of USRP FPGA code for those with the GIT protocol blocked by their firewall", 
      "", 
      "Verilog", 
      9, 
      4, 
      "2010/09/01", 
      "", 
      ""
    ], 
    [
      "evandro-crr/mips_multiciclo", 
      "Mips multic\u00edclico para mat\u00e9ria de Sistemas Digitais ", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/11/21", 
      "", 
      ""
    ], 
    [
      "evandro-crr/projeto-EEL5105", 
      "Batalha naval", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/07/09", 
      "", 
      ""
    ], 
    [
      "ezrec/Amigo", 
      "Amigo 1000 - Conversion of the Amiga 1000 schematic into Verilog 2001 RTL", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/08/10", 
      "", 
      ""
    ], 
    [
      "ezrec/galpal", 
      "Verilog models for the GAL22V10 and select PAL devices.", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2015/01/29", 
      "", 
      ""
    ], 
    [
      "f32c/f32c", 
      "A 32-bit RISC-V / MIPS retargetable CPU core", 
      "", 
      "VHDL", 
      25, 
      45, 
      "2016/10/17", 
      "itf", 
      ""
    ], 
    [
      "faab64/OLED_on_ZedBoard", 
      "OLED test code from Digilink modified to work on the Zedboard", 
      "", 
      "VHDL", 
      4, 
      4, 
      "2015/04/14", 
      "", 
      ""
    ], 
    [
      "fabioperez/space-invaders-vhdl", 
      "Space Invaders game implemented with VHDL", 
      "mit", 
      "VHDL", 
      7, 
      105, 
      "2016/02/10", 
      "i", 
      ""
    ], 
    [
      "fairwaves/UHD-Fairwaves", 
      "Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX. ", 
      "", 
      "Verilog", 
      14, 
      12, 
      "2016/08/13", 
      "if", 
      ""
    ], 
    [
      "fallen/lm32", 
      "LatticeMico32 soft processor [ASID WIP]", 
      "other", 
      "Verilog", 
      0, 
      1, 
      "2014/04/18", 
      "", 
      ""
    ], 
    [
      "fallen/md5-hbf", 
      "md5 hardware bruteforcer IP core", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2010/07/30", 
      "", 
      ""
    ], 
    [
      "fallen/milkymist-avnet", 
      "Open Hardware SoC platform for video performance artists", 
      "lgpl-3.0", 
      "Verilog", 
      2, 
      6, 
      "2010/01/24", 
      "", 
      ""
    ], 
    [
      "fallen/milkymist-mmu", 
      "Milkymist MMU project", 
      "lgpl-3.0", 
      "Verilog", 
      1, 
      8, 
      "2013/12/05", 
      "", 
      ""
    ], 
    [
      "fallen/milkymist-mmu-simulation", 
      "Milkymist MMU simulation project", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/10/24", 
      "", 
      ""
    ], 
    [
      "fallen/tinycpu", 
      "Tiny CPU is a small 32-bit CPU done mostly as a hobby for educational purposes.", 
      "", 
      "Verilog", 
      5, 
      16, 
      "2012/01/17", 
      "i", 
      ""
    ], 
    [
      "farhanrahman/DSDSrc", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/04/27", 
      "", 
      ""
    ], 
    [
      "farhanrahman/VHDLProject", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/06/10", 
      "", 
      ""
    ], 
    [
      "farhanrahman/riffa", 
      "RIFFA (Reusable Integration Framework for FPGA Accelerators) is a framework developed in University of California, San Diego. This project utilises the RIFFA framework to define an interface to interact with a user's IP core on the FPGA to send and receive data to and from the PC. This particular project is being developed under Imperial College London.", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2015/07/16", 
      "", 
      ""
    ], 
    [
      "fatestudio/ModExp2.1", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/08/13", 
      "", 
      ""
    ], 
    [
      "fatestudio/RSA4096", 
      "4096bit RSA project, with verilog code, python test code, etc", 
      "", 
      "Verilog", 
      8, 
      5, 
      "2013/07/17", 
      "", 
      ""
    ], 
    [
      "fatestudio/RSA4096_NEW", 
      "", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/04/24", 
      "", 
      ""
    ], 
    [
      "feathertw/TiniRUN", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/06/26", 
      "", 
      ""
    ], 
    [
      "feathertw/TiniSOC", 
      "", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2014/06/26", 
      "", 
      ""
    ], 
    [
      "feiranchen/WitnessProtection", 
      "in FPGA", 
      "", 
      "Verilog", 
      1, 
      12, 
      "2015/05/20", 
      "f", 
      ""
    ], 
    [
      "feiranchen/drumWSean", 
      "Multiprocessor PDE realtime synthesis of a drum", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/13", 
      "", 
      ""
    ], 
    [
      "felipebetancur/hdl", 
      "Collection of hardware description languages writings and code snippets", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/01/29", 
      "", 
      ""
    ], 
    [
      "fexter-svk/FPGA-Body-Detection", 
      "EIE First year project at Imperial College London", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/05/16", 
      "", 
      ""
    ], 
    [
      "firemark/katp91", 
      "simple computer written in Verilog to FPGA", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2016/08/15", 
      "", 
      ""
    ], 
    [
      "five-elephants/hw-neural-sampling", 
      "VHDL implementation of neural sampling", 
      "apache-2.0", 
      "VHDL", 
      1, 
      2, 
      "2015/10/16", 
      "", 
      ""
    ], 
    [
      "five-elephants/nux", 
      "A synthesizable RISC processor implementing the Power ISA", 
      "apache-2.0", 
      "SystemVerilog", 
      3, 
      0, 
      "2015/10/12", 
      "", 
      ""
    ], 
    [
      "five-elephants/omnibus", 
      "A pipelined hardware bus system based on OCP 2.0 written in SystemVerilog", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/10/12", 
      "", 
      ""
    ], 
    [
      "fjullien/jtag_vpi", 
      "TCP/IP controlled VPI JTAG Interface.", 
      "", 
      "Verilog", 
      6, 
      4, 
      "2016/08/09", 
      "", 
      ""
    ], 
    [
      "fjullien/neek_linux", 
      "Quartus project of a QSYS system used as a reference in my tutorial available at www.elec4fun.fr", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2012/11/19", 
      "", 
      ""
    ], 
    [
      "fjullien/orpsoc-cores", 
      "Core description files for ORPSoCv3", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/01/27", 
      "", 
      ""
    ], 
    [
      "flaminggoat/c4fp", 
      "16 bit Forth CPU", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2016/07/20", 
      "", 
      ""
    ], 
    [
      "florezsebas/Procesador", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/01", 
      "", 
      ""
    ], 
    [
      "folknology/verilog-core", 
      "Basic transputer-like core in Verilog", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/04/26", 
      "", 
      ""
    ], 
    [
      "forumulator/pyLeros", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/08/23", 
      "", 
      ""
    ], 
    [
      "fpga-logi/beagle", 
      "BeagleBone HW, SW, & FPGA Development", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/12/16", 
      "", 
      ""
    ], 
    [
      "fpga-logi/logi-hard", 
      "All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)", 
      "lgpl-3.0", 
      "VHDL", 
      27, 
      15, 
      "2016/01/25", 
      "itf", 
      ""
    ], 
    [
      "fpga-logi/logi-pong-chu-examples", 
      "example code for the logi-boards from pong chu HDL book", 
      "", 
      "Verilog", 
      5, 
      3, 
      "2015/09/04", 
      "", 
      ""
    ], 
    [
      "fpga-logi/logi-projects", 
      "", 
      "", 
      "VHDL", 
      32, 
      36, 
      "2015/10/23", 
      "if", 
      ""
    ], 
    [
      "fpga-logi/logi-projects-packed", 
      "self contained logi-projects  ", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2015/09/04", 
      "", 
      ""
    ], 
    [
      "fpgaminer/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "gpl-3.0", 
      "VHDL", 
      58, 
      108, 
      "2013/06/03", 
      "itf", 
      ""
    ], 
    [
      "fpgaminer/fpgaminer-vanitygen", 
      "Open Source Bitcoin Vanity Address Generation on FPGAs", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      8, 
      "2013/04/13", 
      "", 
      ""
    ], 
    [
      "fpgaminer/sha1_collider", 
      "SHA1 Collision Finding on an FPGA.", 
      "gpl-3.0", 
      "Verilog", 
      5, 
      3, 
      "2013/07/24", 
      "", 
      ""
    ], 
    [
      "freaktm/ComplexFilters", 
      "Complex Filters for Motion System", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/02/29", 
      "", 
      ""
    ], 
    [
      "freaktm/VHDL-Snake-Game", 
      "A simple snake game in vhdl - designed for the Spartan-3 Starter Board (work in progress)", 
      "", 
      "VHDL", 
      4, 
      4, 
      "2011/01/18", 
      "", 
      ""
    ], 
    [
      "freecores/1000base-x", 
      "1000BASE-X  IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/10_100m_ethernet-fifo_convertor", 
      "10/100M Ethernet-FIFO convertor", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/16x2_lcd_controller", 
      "16x2 LCD controller", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/395_vgs", 
      "G9 Impulse: Video Game System", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/3des_vhdl", 
      "3DES (Triple DES) / DES (VHDL)", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/6809_6309_compatible_core", 
      "6809 and 6309 Compatible core", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/68hc05", 
      "68hc05", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/68hc08", 
      "68hc08", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/802154phycore", 
      "IEEE 802.15.4 Core (physical layer)", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/8051", 
      "8051 core", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/8b10b_encdec", 
      "8b10b Encoder/Decoder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/Aquarius", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/BasicDES", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/BasicRSA", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/RISCMCU", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/System09", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/System11", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/System68", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ac97", 
      "AC 97 Controller IP Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/acxbrd", 
      "ACEX 1K50 board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/adaptive_lms_equalizer", 
      "Adaptive LMS equalizer", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/adder", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ae18", 
      "ae18", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aemb", 
      "aeMB", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes-128_pipelined_encryption", 
      "AES-128 Encryption", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes-encryption", 
      "fast AES-128 Encryption only cores", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes3rx", 
      "Simple AES3 / SPDIF receiver", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_all_keylength", 
      "AES encryption all keylength", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_beh_model", 
      "AES SystemVerilog behavioral model", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_core", 
      "AES (Rijndael) IP Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_crypto_core", 
      "AES128", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_decrypt_fpga", 
      "AES Decryption Core for FPGA", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_highthroughput_lowarea", 
      "high throughput and low area aes core", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aes_pipe", 
      "Pipelined AES", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ag_6502", 
      "ag_6502 soft core with phase-level accuracy", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ahb2wishbone", 
      "AHB to Wishbone Bridge", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ahb_arbiter", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ahb_master", 
      "Generic AHB master stub", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ahb_slave", 
      "Generic AHB slave stub", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ahb_system_generator", 
      "ahb system generator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/all-pole_filters", 
      "all-pole IIR filters", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/all_digital_fm_receiver", 
      "Simple All Digital FM Receiver", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/alternascope", 
      "An Alternative Oscilloscope", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/alu_with_selectable_inputs_and_outputs", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/amber", 
      "Amber ARM-compatible core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/an-fpga-implementation-of-low-latency-noc-based-mpsoc", 
      "NoC based MPSoC", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ao68000", 
      "ao68000 - Wishbone 68000 core", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/aoocs", 
      "aoOCS - Wishbone Amiga OCS SoC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/apb_mstr", 
      "Generic APB master stub", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/apb_slave", 
      "Generic APB slave stub", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/apbi2c", 
      "APB to I2C", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/arm4u", 
      "ARM4U", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/artec_dongle_ii_fpga", 
      "LPC ROM, SPI ROM, 8bit ROM emulator on Artec Dongle II board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/async_8b10b_encoder_decoder", 
      "Async 8b/10b enc/dec", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/async_sdm_noc", 
      "Async-SDM-NoC", 
      "other", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ata", 
      "OCIDEC (OpenCores IDE Controller)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/atlas_core", 
      "Atlas Processor Core", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/audio", 
      "1 bit adpcm codec", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/auto_baud", 
      "Automatic BAUD rate generator", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/avr8", 
      "Reduced AVR Core for CPLD", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/avr_hp", 
      "AVR HP, Hyper Pipelined AVR Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/avs_aes", 
      "Avalon AES ECB-Core (128, 192, 256 Bit)", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ax8", 
      "AX8 mcu", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/axi4_tlm_bfm", 
      "AXI4 Transactor and Bus Functional Model", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/axi_master", 
      "Generic AXI master stub", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/axi_slave", 
      "Generic AXI slave stub", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/b163arith", 
      "B-163 EC Arithmetic", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/baudgen", 
      "baud generator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/big_counter", 
      "BigCounter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/bilinear_demosaic", 
      "Demosaic (Bilinear)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/binary_to_bcd", 
      "Binary to BCD conversions, with LED display driver", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/blue", 
      "16-bit CPU based loosely on Caxton Foster's Blue architecture", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/bluetooth", 
      "Bluetooth baseband controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/boundaries", 
      "boundaries", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/bpsk_spread_spectrum_modulator_demodulator", 
      "Spread Spectrum modulator and demodulator using BPSK", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/brisc", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/brsfmnce", 
      "BRSFmnCE", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/btc_dsha256", 
      "Bitcoin Double SHA256", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/btcfpgaminer", 
      "BTC-FPGA-MINER - Open Source FPGA Bitcoin Miner", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/bubblesortmodule", 
      "BubbleSortModule", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/bustap-jtag", 
      "Bus Transaction Monitor with JTAG", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/bw_tiff_compression", 
      "CCITT-G4(tiff) compression", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ca_prng", 
      "Cellular Automata PRNG", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cachecontroller", 
      "DirectMappedCacheController", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/camellia-vhdl", 
      "Camellia cores", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/can", 
      "CAN Protocol Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/canny_edge_detector", 
      "Canny Edge Detector", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cavlc", 
      "cavlc decoder", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cdc_ufifo", 
      "CDC micro FIFO", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cde", 
      "Common Design Environment", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cfft", 
      "radix 4 complex fft", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cfi_ctrl", 
      "CFI flash controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cheap_ethernet", 
      "Cheap Ethernet interface", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cic_core", 
      "CIC-filter core", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/claw", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/color_converter", 
      "Color Converter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/common", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/complex-gaussian-pseudo-random-number-generator", 
      "Complex Gaussian Pseudo-random Number Generator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/complexise", 
      "Complex Operations ISE for NIOS II", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/configurable_crc_core", 
      "configurable CRC core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cop", 
      "Computer Operating Properly", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/copyblaze", 
      "copyBlaze", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cordic", 
      "CORDIC core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/core_arm", 
      "Arm core", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cortexi", 
      "CortexI", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cowgirl", 
      "Cowgirl", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cpu6502_true_cycle", 
      "cpu6502_tc - R6502 Processor Soft Core with accurate timing", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cpu65c02_true_cycle", 
      "cpu65c02_tc - R65C02 Processor Soft Core with accurate timing", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cpu8080", 
      "8080 Compatible CPU", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cpu_lecture", 
      "CPU Lecture", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cr_div", 
      "cr_div - Cached Reciprocal Divider", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/crc802154", 
      "IEEE 802.15.4 CRC", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cryptography", 
      "rc6 cryptography", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/cryptopan_core", 
      "Crypto-PAn", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/csa", 
      "csa", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dallas_one-wire", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/datetime", 
      "Datetime", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dbg_interface", 
      "SoC Debug Interface", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dct_idct", 
      "Pipelined DCT/IDCT", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ddr2_sdram", 
      "DDR2 SDRAM Controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ddr3_sdram", 
      "DDR3 SDRAM controller", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ddr3_synthesizable_bfm", 
      "DDR3 Synthesizable BFM", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dds_synthesizer", 
      "DDS Synthesizer", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/de1_olpcl2294_system", 
      "de1_olpcl2294_system", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/debouncer_vhdl", 
      "Multiple Switch Debouncer in VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/deflatecore", 
      "DEFLATE", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/des", 
      "DES/Triple DES IP Cores", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/descore", 
      "DES Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/deslcore", 
      "DESL Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/deslxcore", 
      "DESLX Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/desxcore", 
      "DESX Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/digifilter", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/distributed_intelligence", 
      "Distributed limited cores", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/divider", 
      "Hardware Division Units", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/djpeg", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dma_ahb", 
      "AHB DMA 32 / 64 bits", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dma_axi", 
      "AXI DMA 32 / 64 bits", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dmt_tx", 
      "DMT Transceiver", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/double_fpu", 
      "double_fpu_verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dpsfmnce", 
      "DPSFmnCE", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dqpskmap", 
      "DQPSK Mapper", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ds1621", 
      "DS1621 model", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/dvb_s2_ldpc_decoder", 
      "DVB-S2 LDPC Decoder", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/e1framer", 
      "E1-G.703,G.704,G.706 framer/deframer", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ecg", 
      "Elliptic Curve Group", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/edge", 
      "Edge Processor (MIPS)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/embedded_risc", 
      "Embedded 32-bit RISC uProcessor with SDRAM Controller", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/encore", 
      "Encore", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/epc_rfid_transponder", 
      "EPC RFID Transponder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ether_arp_1g", 
      "1G Ethernet ARP", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/etherlab", 
      "EtherLab - Spartan-3E StarterKit To C# To Bridge", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ethernet_tri_mode", 
      "10_100_1000 Mbps tri-mode ethernet MAC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ethmac", 
      "Ethernet MAC 10/100 Mbps", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ethmac10g", 
      "10G Ethernet MAC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/eus100lx", 
      "Linux & Xilinx FPGA Dev Board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fade_ether_protocol", 
      "Fade - Light L3 Ethernet protocol for transmission of data from FPGA to embedded PC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fast-crc", 
      "5x4Gbps CRC generator designed with standard cells", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fast_antilog", 
      "Anti-Logarithm (square-root), base-2, single-cycle", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fast_log", 
      "Logarithm function, base-2, single-cycle", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ffr16", 
      "First File Reader FAT16", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fft_fir_filter", 
      "FFT-based FIR Filter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fftprocessor", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fht", 
      "Fast Hadamhard Transforms", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fifo_srl_uni", 
      "Parametrized FIFO based on SRL16E", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fir_wishbone", 
      "Generic FIR Filter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/firewire", 
      "FireWire (IEEE 1394)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/firgen", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fixed_extensions", 
      "fixed_extensions", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fixed_point_arithmetic_parameterized", 
      "Fixed Point Arithmetic Modules", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/flha", 
      "Fuzzy Logic Hardware Accelerator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/floppyif", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fp_log", 
      "Floating-Point Logarithm Unit ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fpga-cf", 
      "FPGA Communication Framework", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fpga-median", 
      "FPGA-based Median Filter", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fpu", 
      "Floating Point Unit", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fpu_double", 
      "FPU Double VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fpuvhdl", 
      "Floating Point Adder and Multiplier", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/freq_div", 
      "Adjustable Frequency Divider", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/fsl2serial", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/funbase_ip_library", 
      "Funbase IP library", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/g729a_codec", 
      "G.729A Codec", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/galois_lfsr", 
      "Generic Galois LFSR", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gamepads", 
      "Gamepads", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gbiteth", 
      "Ethernet 100/1000 Mbps ", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gcm-aes", 
      "Galois Counter Mode Advanced Encryption Standard GCM-AES", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gecko3", 
      "GECKO3 SoC co-design environment", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gecko4", 
      "GECKO4 SoC co-design environment ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/generic_fifos", 
      "Generic FIFOs", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/genesys_ddr2", 
      "DDR2 mem controller for Digilent Genesys Board", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gnextrapolator", 
      "GNExtrapolator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gost28147", 
      "GOST 28147-89 ", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gost28147-89", 
      "gost28147-89", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gpib_controller", 
      "GPIB (IEEE-488) controller", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/gpio", 
      "General-Purpose I/O (GPIO) Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/grain", 
      "The Grain stream cipher", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/graphicallcd", 
      "Graphical LCD interfaces", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/graphiti", 
      "MiniGA - High Quality PAL Encoder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ha1588", 
      "Hardware Assisted IEEE 1588 IP Core", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hamming", 
      "ham_7_4_enc", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hd44780_driver", 
      "Simple HD44780 Driver", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hd63701", 
      "HD63701 compatible core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hdbn", 
      "HDB3/B3ZS Encoder+Decoder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hdlc", 
      "HDLC controller", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/heap_sorter", 
      "Heap sorter for FPGA", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/highload", 
      "High Load configurable test project", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hilbert_transformer", 
      "Hilbert Transformer", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hpc-16", 
      "HPC-16", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hpdmc", 
      "High Performance Dynamic Memory Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hssdrc", 
      "High Speed SDRAM Controller With Adaptive Bank Management and Command Pipeline", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/huffmandecoder", 
      "Huffman Decoder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/hwlu", 
      "Hardware looping unit", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2c", 
      "I2C controller core", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2c_master_slave_core", 
      "I2C master/slave Core", 
      "", 
      "SystemVerilog", 
      0, 
      3, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2c_to_wb", 
      "i2c_to_wb", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2c_wb_wrapper", 
      "I2C Controller Wishbone Wrapper", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2cgpio", 
      "i2cgpio", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2clcd", 
      "i2clcd", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2crepeater", 
      "I2C Repeater", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2cslave", 
      "I2C Slave", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2s_interface", 
      "I2S Interface", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2s_to_parallel", 
      "I2S to Parallel Interface", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2s_to_wb", 
      "I2S to WishBone", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/i2sparalell", 
      "I2S to Paralell ADC/DAC controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/igor", 
      "IGOR - A microprogrammed LISP machine", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ima_adpcm_enc_dec", 
      "IMA ADPCM Encdoer & Decoder", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ima_adpcm_encoder", 
      "IMA ADPCM Sound Encoder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/instruction_list_pipelined_processor_with_peripherals", 
      "8-bit Piepelined Processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ion", 
      "Ion - MIPS(tm) compatible CPU", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ipv4_packet_transmitter", 
      "IPv4 Ethernet Packet Creator and Transmitter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/iqcorrection", 
      "IQ Phase and Gain Correction", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/irda", 
      "IrDA", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/iso7816_3_master", 
      "Iso7816_3_Master", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/jart", 
      "Just Another Ray Tracer", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/jpegencode", 
      "JPEG Encoder Verilog", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/jtag", 
      "JTAG Test Access Port (TAP)", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/jtag_master", 
      "JTAG Master", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/keyboardcontroller", 
      "keyboardcontroller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/keypad_scanner", 
      "Keypad Scanner", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/kiss-board", 
      "kiss-board", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/klc32", 
      "KLC32", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/kvcordic", 
      "Universal multi-function CORDIC", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/layer2", 
      "layer[2]", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lcd1", 
      "Memory mapped LCD Controller (KS0073)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lcd162b_behavior", 
      "LCD162B Behavior Model", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lcd_block", 
      "LCD Block", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lem1_9min", 
      "LEM1_9", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/leros", 
      "Leros: A Tiny Microcontroller for FPGAs", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lfsr_randgen", 
      "LFSR-Random number generator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/light52", 
      "Lightweight 8051 compatible CPU", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/light8080", 
      "Lightweight 8080 compatible core", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/loadbalancer", 
      "Hardware Load Balancer for Multi-Stage Software Router", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/log_anal", 
      "Internal Logic State Analyzer", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/logicprobe", 
      "LogicProbe", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lp_iir_filter", 
      "Low-Pass IIR Filter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lpc", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lpd8806", 
      "LPD8806 RGB LED string driver", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lq057q3dc02", 
      "Sharp LQ057Q3DC02 LCD Controller", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lwrisc", 
      "ClaiRISC - runs 12bit opcode PIC family.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/lzrw1-compressor-core", 
      "LZRW1 Compressor Core", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/m16c5x", 
      "M16C5x", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/m1_core", 
      "M1 Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/m65c02", 
      "M65C02", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mac_layer_switch", 
      "100 MB/s Ethernet MAC Layer Switch", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/macroblock_motion_detection", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/manchesterwireless", 
      "Manchester Decoder for Wireless", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/marca", 
      "McAdam's RISC Computer Architecture", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/matrix3x3", 
      "True matrix 3x3 multiplier", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mblite", 
      "MB-Lite", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mcs-4", 
      "4004 CPU and MCS-4 family chips", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mcu8", 
      "8-bit microcontroller with extended peripheral set", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/md5", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mdct", 
      "Discrete Cosine Transform core", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mem_ctrl", 
      "Memory Controller IP Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/memory_cores", 
      "Memory cores", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/memory_sizer", 
      "Memory sizer", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mesi_isc", 
      "MESI Coherency InterSection Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/microprocessor", 
      "microprocessor za208", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/microriscii", 
      "MicroRISC II", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mini_aes", 
      "Mini AES", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/minirisc", 
      "Mini-Risc core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/miniuart2", 
      "Serial Uart", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/minsoc", 
      "minsoc", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mips32r1", 
      "MIPS32 Release 1", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mips789", 
      "mips789", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mips_16", 
      "Educational 16-bit MIPS Processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mips_fault_tolerant", 
      "Mips-FaultTolerant", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mipsr2000", 
      "mipsr2000", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mjpeg-decoder", 
      "(M)JPEG Decoder", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mjpeg-decoder_new", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mmcfpgaconfig", 
      "FPGA MMC-Card Config.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mmu180", 
      "MMU for Z80 and eZ80", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mmuart", 
      "Simple RS232 UART", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/04/03", 
      "", 
      ""
    ], 
    [
      "freecores/mod3_calc", 
      "mod3_calc", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mod_sim_exp", 
      "Flexible Design of a Modular Simultaneous Exponentiation Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/modbus", 
      "MODBUS Implementation in VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/modular_oscilloscope", 
      "Modular Oscilloscope", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/motion_estimation_processor", 
      "Motion Estimation Processor", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mvp_starter_kit", 
      "Mitrion virtual processor starter kit", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/mytwoqcache", 
      "2Q cache", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/natalius_8bit_risc", 
      "Natalius 8 bit RISC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/navre", 
      "Navr\u00e9 AVR clone (8-bit RISC)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/next186", 
      "Next 80186 processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/next186_soc_pc", 
      "Next186 SoC PC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/nextz80", 
      "NextZ80", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/nfcc", 
      "Nugroho Free Crypto Cores", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/nfhc", 
      "Nugroho Free Hash Cores", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/nios2ci", 
      "Nios II Custom Instructions", 
      "lgpl-2.1", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/nocem", 
      "NoCem -- Network on Chip emulator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/noekeoncore", 
      "NOEKEON Core (lightweight block cipher)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/nova", 
      "H.264/AVC Baseline Decoder", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/npigrctrl", 
      "NPI graphics controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/numbert_sort_device", 
      "Numbert sort device O(N)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/oc54x", 
      "OpenCores54x DSP", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ofdm", 
      "OFDM modem", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/oks8", 
      "oks8", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/oops", 
      "OoOPs - Out-of-Order MIPS (TM) Processor", 
      "", 
      "Verilog", 
      3, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opb_onewire", 
      "OPB-compatible OneWire Master", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opb_psram_controller", 
      "OPB PSRAM Controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opb_usblite", 
      "opb_usblite", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opb_vga_char_display_nodac", 
      "OPB-compatible VGA character display, no DAC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opb_wb_wrapper", 
      "WB/OPB & OPB/WB Interface Wrapper", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/open_free_list", 
      "Open FreeList", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opencores", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/opencpu32", 
      "OpenCPU32", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/openfire_core", 
      "OpenFire Processor Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/openfpu64", 
      "openFPU64", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/openjtag-project", 
      "Open JTAG project", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/openmsp430", 
      "openMSP430", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/openriscdevboard", 
      "OpenRisc Development Board", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/or1200_hp", 
      "OpenRisc 1200 HP, Hyper Pipelined OR1200 Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/or1200_soc", 
      "or1200_soc", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/or1200gct", 
      "OpenRisc 1200 Graphic Configuration Tool", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/oscilloscope", 
      "Oscilloscope", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/osdvu", 
      "Documented Verilog UART", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/othellogame", 
      "Game-Trees FPGA implementation (Othello Game)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ourisc", 
      "16-bit Open uRISC core Processor", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/p16c5x", 
      "P16C5x", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pairing", 
      "Tate Bilinear Pairing", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/parallel_io_through_fiber", 
      "Serializer / Deserializer for audio fiber optic", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/parallel_search_for_maximum_weight", 
      "Maximum/Minimum binary tree finder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/patterngen", 
      "Video Pattern Generator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pavr", 
      "pAVR", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pc_fpga_com", 
      "PC-FPGA Communication Platform", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pci", 
      "PCI bridge", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pci_blue_interface", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pci_core", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pci_express_crc", 
      "PCI Express 16 bit CRC verilog file", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pci_to_wb", 
      "PCI slave to WB master", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pcie_ds_dma", 
      "PCIe_DS_DMA", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pcie_mini", 
      "PCIe_mini (PCI-Express to Wishbone Bridge for Xilinx FPGAs)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pcie_sg_dma", 
      "PCIe SG DMA controller", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pcie_vera_tb", 
      "PCI Express x1 16bit VERA testbench", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pcounter", 
      "Pipelined Synchronous Pulse Counter", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pdp1", 
      "PDP-1 reimplementation", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pdp8", 
      "PDP-8 Processor Core and System", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pepelatz_misc", 
      "Pepelatz MISC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pic", 
      "Programmable Interrupt Controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pid_controler", 
      "PID Controler", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pid_controller", 
      "PID controller", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pif2wb", 
      "PIF2WB", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pipelined_fft_128", 
      "Pipelined FFT/IFFT 128 points processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pipelined_fft_256", 
      "Pipelined FFT/IFFT 256 points processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pipelined_fft_64", 
      "Pipelined FFT/IFFT 64 points processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pipelined_fixed_point_elementary_functions", 
      "Pipelined fixed point elementary functions (div, sin, cos, exp, atan2, sqrt)", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pit", 
      "Programmable Interval Timer", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/plb2wbbridge", 
      "PLB-to-WB Bridge", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/plbv46_to_wb_bridge", 
      "PLBv46 to Wishbone Bridge", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pltbutils", 
      "PlTbUtils", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ppx16", 
      "PPX16 mcu", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/present", 
      "Present - a lightweight block cipher", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/present_encryptor", 
      "Present Cipher Encryption Core", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/product_code_iterative_decoder", 
      "Product Code Iterative Decoder", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ps2", 
      "PS2 interface", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ps2_host_controller", 
      "PS/2 Host Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ps2core", 
      "PS2 Core", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/psg16", 
      "PSG16 - ADSR prog. sound gen.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ptc", 
      "PWM/Timer/Counter (PTC) Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/pwm", 
      "PWM", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/qo", 
      "Quadrature Oscillator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/qrisc32", 
      "qrisc32 wishbone compatible risc core", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/quad_decoder", 
      "Quadrature Decoder (for optical Encoders)", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/quadratic_func", 
      "Fixed-point quadratic polynomial", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/quadraturecount", 
      "Quadrature Decoder / Counter", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/raggedstone", 
      "Raggedstone PCI Spartan-3 board", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ram_wb", 
      "RAM_wb", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/raptor64", 
      "Raptor64", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ratpack", 
      "ratpack", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/raytrac", 
      "Ray Tracing Arithmetic Engine", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rc4-prbs", 
      "RC4 Pseudo-random stream generator", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/reed_solomon_decoder", 
      "Reed Solomon Decoder (204,188)", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rio", 
      "RapidIO IP library", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/risc16f84", 
      "risc16f84", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/risc5x", 
      "RISC5x", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rise", 
      "RISE Microprocessor", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rng_lib", 
      "Random Number Generator Library", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/robust_ahb_matrix", 
      "Generic AHB matrix", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/robust_axi2ahb", 
      "Generic AXI to AHB bridge", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/robust_axi2apb", 
      "Generic AXI to APB bridge", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/robust_axi_fabric", 
      "Generic AXI interconnect fabric", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/robust_fir", 
      "Generic FIR filter", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/robust_reg", 
      "Generic APB register file", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/round_robin_arbiter", 
      "round robin arbiter", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rs232_interface", 
      "RS232", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rs232_syscon", 
      "RS232 system controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rs232_with_buffer_and_wb", 
      "RS232", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rs_5_3_gf256", 
      "RS_5_3_GF256", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rs_dec_enc", 
      "Reed-Solomon Decoder/Encoder", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rs_decoder_31_19_6", 
      "Reed-Solomon Decoder (31, 19, 6)", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rsa", 
      "RSA Processor", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rsa_512", 
      "RSA ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtc", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtea", 
      "RTEA 128/256", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtf68ksys", 
      "rtf68kSys", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtf8088", 
      "rtf8088", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtf_sprite_controller", 
      "rtfSpriteController / Hardware cursors", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtfbitmapcontroller", 
      "rtfBitmapController", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtfsimpleuart", 
      "rtfSimpleUart", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/rtftextcontroller", 
      "rtfTextController", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/s1_core", 
      "S1 Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/salsa20", 
      "Salsa20StreamCipher", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sasc", 
      "Simple Asynchronous Serial Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sata_phy", 
      "SATA PHY", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sbd_sqrt_fp", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/scalable_arbiter", 
      "Scalable Arbiter", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/scan_based_serial_communication", 
      "Scan Based Serial Communication", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/scarts", 
      "Scarts Processor", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sd_card_controller", 
      "Wishbone SD Card Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sdcard_mass_storage_controller", 
      "sd card controller", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sdhc-sc-core", 
      "SDHC Self Configuring Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sdr_ctrl", 
      "8/16/32 bit SDRAM Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sdram", 
      "Synchronous-DRAM Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sdram_controller", 
      "Scratch DDR SDRAM Controller", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sdram_ctrl", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/securehash256bits", 
      "Secure Hash Standard 256 bits", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/seqalign", 
      "DNA Sequence Alignment Accelerator", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/serial_div_uu", 
      "Unsigned serial divider", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sgmii", 
      "SGMII", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sha256core", 
      "SHA-256 Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sha3", 
      "SHA3 (KECCAK)", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sha_core", 
      "SHA cores", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sigma_delta_dac_dual_loop", 
      "2nd order Sigma-Delta DAC", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/signed_integer_divider", 
      "Signed integer divider", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simpcon", 
      "SimpCon - a Simple SoC Interconnect", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simple_fm_receiver", 
      "Simple FM Receiver", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simple_gpio", 
      "Simple General Purpose IO", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simple_pic", 
      "Simple Programmable Interrupt Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simple_spi", 
      "SPI core", 
      "", 
      "Verilog", 
      3, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simpletousesha2", 
      "Simple to use SHA-2 algorithm", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/simu_mem", 
      "Functional simulation models for commercially available RAMs", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sincos", 
      "SineAndCosineTable", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/single_port", 
      "Single Port ASRAM", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/smii", 
      "Ethernet SMII", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/socgen", 
      "socgen", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/socwire", 
      "System-on-Chip Wire (SoCWire)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spacewire", 
      "SpaceWire", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spacewire_light", 
      "SpaceWire Light", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sparc64soc", 
      "OpenSPARC-based SoC", 
      "", 
      "Verilog", 
      4, 
      3, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spdif_interface", 
      "SPDIF Interface", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spi", 
      "SPI controller core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spi_boot", 
      "SD/MMC Bootloader", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spi_core_dsp_s3ean_kits", 
      "SPI Controller for AD/DA chips on S3E/A/AN Starter Kits", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spi_master_slave", 
      "SPI Master/Slave Interface", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spi_slave", 
      "OPB SPI Slave ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spiadc", 
      "spi master receiver for ADC (AD747x)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spicc", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spicxif", 
      "SPIxIF", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spidac", 
      "SPI serial DAC interface", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spiflashcontroller", 
      "SPI Flash controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spigpio", 
      "spigpio", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spimaster", 
      "SD/MMC Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/spislave", 
      "spislave", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/srdydrdy_lib", 
      "Srdy-Drdy Library", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/srl_fifo", 
      "srl_fifo", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ss_pcm", 
      "Single Slot PCM Interface", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ssp_slv", 
      "SSP_Slv", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ssp_uart", 
      "SSP_UART", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ssram", 
      "SSRAM interface", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/statled", 
      "Status LED", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/steppermotordrive", 
      "Stepper Motor Controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/storm_core", 
      "Storm Core (ARM7 compatible)", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/storm_soc", 
      "STORM SoC", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sub86", 
      "Small x86 subset core", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sudoku", 
      "Backtracking Sudoku solver", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/sxp", 
      "SXP (Simple eXtensible Pipeline ) Processor", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/synchronous_reset_fifo", 
      "synchronous_reset_fifo with testbench", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/system05", 
      "system05", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/systemverilog-uart16550", 
      "SystemVerilog uart16550", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/t400", 
      "T400 \u00b5Controller", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/t48", 
      "T48 \u00b5Controller", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/t51", 
      "T51 mcu", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/t65", 
      "T65 CPU", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/t6507lp", 
      "T6507LP", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/t80", 
      "T80 cpu", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tanhapprox", 
      "Tanh Approximation Custom Instruction for NIOS II", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tcp_socket", 
      "TCP/IP socket", 
      "mit", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tdm", 
      "TDM controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ternary_adder", 
      "Ternary (3-input) Adder", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/test", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tg68", 
      "TG68 - execute 68000 Code", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/the_wizardry_project", 
      "The Wizardry Project", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/theia_gpu", 
      "Theia: ray graphic processing unit", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/threeacompactaes", 
      "Three compact implementations of AES encryption", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/threeaesc", 
      "AES cores (compact)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/timestamp", 
      "CPU Code Execution Timestamp", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tiny64", 
      "Tiny64", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tiny_aes", 
      "AES", 
      "apache-2.0", 
      "Verilog", 
      0, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tiny_tate_bilinear_pairing", 
      "Tiny Tate Bilinear Pairing", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tinycpu", 
      "TinyCPU", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tlc2", 
      "Simple Traffic Light Controller for modelmaking purposes", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tosnet", 
      "TosNet framework", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/trigonometric_functions_in_double_fpu", 
      "trigonometric functions (degrees) in double fpu", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ts7300_opencore", 
      "Technologic Systems TS-7300 FPGA Computer", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/turbo8051", 
      "turbo 8051", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/tv80", 
      "TV80", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/two_dimensional_fast_hartley_transform", 
      "2D FHT", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/twofish", 
      "twofish 128/192/256", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart", 
      "Serial UART", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart16550", 
      "UART 16550 core", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart16750", 
      "UART16750", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart2bus", 
      "UART to Bus", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart2spi", 
      "UART To SPI ", 
      "", 
      "Verilog", 
      3, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart_fiber", 
      "UART to / from fiber optic", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart_fifo_cpu_if_sv_testbench", 
      "Uart (FIFO cpu interface) with SV Self-Checking Testbench", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart_fpga_slow_control", 
      "FPGA remote slow control via UART 16550", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart_plb", 
      "UART with PLB interface", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/uart_serial", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/udp_ip__core", 
      "UDP/IP Core", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/udp_ip_stack", 
      "1G eth UDP / IP Stack", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ultimate_crc", 
      "Ultimate CRC", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/unconfuser", 
      "unConfuser", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb11_phy_translation", 
      "USB 1.1  PHY  (VHDL)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb11_sim_model", 
      "USB 1.1  Simulation  (VHDL)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb1_funct", 
      "USB 1.1 Function IP Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb2uart", 
      "USB to UART", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb_device_core", 
      "USB Device Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb_dongle_fpga", 
      "LPC ROM emulator on USB dongle FPGA core set", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usb_phy", 
      "USB 1.1 PHY", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usbhostslave", 
      "USB 1.1 Host and Function IP core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/usimplez", 
      "MicroSimplez", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/utosnet", 
      "uTosNet Framework", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/verilog_cordic_core", 
      "configurable cordic core in verilog", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/verilog_fixed_point_math_library", 
      "Fixed Point Math Library for Verilog", 
      "lgpl-2.1", 
      "Verilog", 
      2, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/versatile_fft", 
      "Parametrized FFT engine", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/versatile_fifo", 
      "Versatile FIFO", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/versatile_io", 
      "Versatile IO", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/versatile_library", 
      "Versatile library", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/versatile_mem_ctrl", 
      "Versatile memory controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vg_z80_sbc", 
      "Z80-Based Vector Graphic Single-Board Computer", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vga_lcd", 
      "VGA/LCD Controller", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vhdl-pipeline-mips", 
      "pipeline mips in vhdl", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vhdl_cpu_emulator", 
      "VHDL File-based CPU Emulator", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vhdl_wavefiles", 
      "No description", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vhld_tb", 
      "The VHDL Test Bench", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/video_dithering", 
      "Video Dithering", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/video_stream_scaler", 
      "Video Stream Scaler", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/video_systems", 
      "Video compression systems", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/virtual_rs232_terminal_with_lvds_lcd", 
      "Virtual RS232 Terminal with LVDS LCD Controller", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/vitdec", 
      "Configurable High Speed Viterbi Decoder", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/viterb_encoder_and_decoder", 
      "VIterbi_Tx_Rx", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/viterbi_decoder_axi4s", 
      "Viterbi Decoder (AXI4-Stream compliant)", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/w11", 
      "PDP-11/70 CPU core and SoC", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/warp", 
      "Image warping/Texture mapping core", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/watchdog", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/waveform_gen", 
      "NCO / Periodic Waveform Generator", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb2hpi", 
      "WB Interface for TI 5x DSP (WB2HPI)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb4pb", 
      "Software Aided Wishbone Extension for Xilinx (R) PicoBlaze (TM)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_3p_spram_wrapper", 
      "sp_ram to 3p_ram WISHBONE Wrapper", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_async_mem_bridge", 
      "wb_async_mem_bridge", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_conbus", 
      "WISHBONE Conbus IP Core", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_conmax", 
      "WISHBONE Conmax IP Core", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_dma", 
      "WISHBONE DMA/Bridge IP Core", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_fifo", 
      "Generic FIFO", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_flash", 
      "Wishbone FLASH Interface for Parallel FLASH", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_lcd", 
      "WB LCD Character Display Controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_lpc", 
      "Wishbone LPC Host and Peripheral Bridge", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_mcs51", 
      "8051 Slave to Wishbone Master Interface", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_prefetch_spram", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_sim_models", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_size_bridge", 
      "wb_size_bridge", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_tk", 
      "WishboneTK toolkit", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_to_amba", 
      "wb_to_amba", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_uart", 
      "wb_uart", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_verilog", 
      "No description", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_vga", 
      "Wishbone Monitor Controller", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wb_z80", 
      "Wishbone High Performance Z80", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wbif_68k", 
      "DragonBall/68K Wishbone interface", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wdsp", 
      "DSP WishBone Compatible Cores", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wisbone_2_ahb", 
      "Wishbone to AHB Bridge", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wishbone_bfm", 
      "Wishbone BFM", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wishbone_out_port", 
      "wishbone out port from b3 spec", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wishbone_spi_flash_interface", 
      "Wishbone Interface for SPI FLASH", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/workwithfiles", 
      "FROM and TO files", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/wrimm", 
      "Wishbone Register Bank Intercon Multi-master Multi-slave", 
      "bsd-3-clause", 
      "VHDL", 
      1, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/ws2812", 
      "WS2812 RGB LED string driver", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/xgate", 
      "xgate", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/xge_mac", 
      "Ethernet 10GE MAC", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/xilinx_virtex_fp_library", 
      "Xilinx Virtex FLoating Point", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/xtea", 
      "XTEA Crypto Core", 
      "lgpl-2.1", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/xteacore", 
      "XTEA Core", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/y80e", 
      "Y80e - Z80/Z180 compatible processor extended by eZ80 instructions", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/yac", 
      "YAC - Yet Another CORDIC Core", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/yacc", 
      "YACC-Yet Another CPU CPU", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/yadmc", 
      "Asynchronous WISHBONE-compatible SDRAM controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/yavga", 
      "Yet Another VGA", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/z80soc", 
      "Z80 System on Chip", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/zbt_sram_controller", 
      "ZBT SRAM Controller", 
      "other", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/zpu", 
      "ZPU - the worlds smallest 32 bit CPU with GCC toolchain", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "freecores/zx_ula", 
      "ULA chip for ZX Spectrum", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/07/17", 
      "", 
      ""
    ], 
    [
      "frobino/avalon_mm_master_templates", 
      "avalon memory mapped master templates, based on a old post, refined and ported to QSYS", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/06/28", 
      "", 
      ""
    ], 
    [
      "frobino/axi_custom_ip_tb", 
      "A testbench for an axi lite custom IP", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2014/12/18", 
      "", 
      ""
    ], 
    [
      "frobino/ghdl_tutorial", 
      "Different examples showing how to use ghdl", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/09/03", 
      "", 
      ""
    ], 
    [
      "frobino/hdl_documentation", 
      "Different techniques to document hdl code", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/10", 
      "", 
      ""
    ], 
    [
      "frobino/leon3_qsys_IP", 
      "Include Leon3 processor as IP in Altera Qsys", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/11/10", 
      "", 
      ""
    ], 
    [
      "fujy/2D-Image-Filtering-on-FPGA", 
      "", 
      "mit", 
      "VHDL", 
      0, 
      5, 
      "2016/02/28", 
      "", 
      ""
    ], 
    [
      "funchal/frogvivor", 
      "A frogger-clone, in hardware :) for the Papilio One FPGA", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/02/08", 
      "", 
      ""
    ], 
    [
      "funningboy/ZynqBTC", 
      "A Bitcoin miner for the Zynq chip utilizing the Zedboard.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/05/24", 
      "", 
      ""
    ], 
    [
      "funningboy/uvm_axi", 
      "uvm AXI BFM(bus functional model)", 
      "", 
      "Verilog", 
      24, 
      14, 
      "2013/06/23", 
      "t", 
      ""
    ], 
    [
      "furrtek/Farsight", 
      "Furrtek AntiRetro System, oldschool open-source JAMMA board with dedicated VDP.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2015/02/08", 
      "", 
      ""
    ], 
    [
      "fvila/noc-ni", 
      "Network Interface for a NoC implemented in VHDL", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2009/06/01", 
      "", 
      ""
    ], 
    [
      "fyquah95/FPGA-passive-autofocus", 
      "A FPGA-implementation of Passive Autofocus", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2015/05/18", 
      "", 
      ""
    ], 
    [
      "g4ugm/BabyBaby", 
      "VHDL Implementation of the Manchester Small Scale experiminetal Computer.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/10/05", 
      "", 
      ""
    ], 
    [
      "gabrielteles/PocketMips", 
      "Trabalho de implementa\u00e7\u00e3o arquitetura mips", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2010/06/07", 
      "", 
      ""
    ], 
    [
      "gajjanag/6111_Project", 
      "MIT 6.111 (Digital Systems Laboratory) Project", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      2, 
      "2016/01/15", 
      "", 
      ""
    ], 
    [
      "gardners/ZPUino-HDL", 
      "ZPUino HDL implementation", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/06/28", 
      "", 
      ""
    ], 
    [
      "gardners/c65gs", 
      "FPGA-based C64 Accelerator / C65 like computer", 
      "", 
      "Verilog", 
      23, 
      80, 
      "2016/08/17", 
      "if", 
      ""
    ], 
    [
      "gardners/gs4502b", 
      "Experimental pipelined 4502 CPU design", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2016/04/23", 
      "", 
      ""
    ], 
    [
      "gema-arta/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2013/06/03", 
      "", 
      ""
    ], 
    [
      "georprob/mips_r2000", 
      "", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2014/10/20", 
      "", 
      ""
    ], 
    [
      "ghraelo/D4", 
      "D4 project", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "ghraelo/led_controller", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/09/20", 
      "", 
      ""
    ], 
    [
      "gilith/timelock", 
      "Specialized hardware to open the crypto timelock puzzle", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/06/07", 
      "", 
      ""
    ], 
    [
      "gitter-badger/FPGA_Minesweeper", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/05/09", 
      "", 
      ""
    ], 
    [
      "gnychis/gnuradio_tools", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/03/03", 
      "", 
      ""
    ], 
    [
      "gnychis/usrp2-cs", 
      "carrier_sense_module", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/04/07", 
      "", 
      ""
    ], 
    [
      "go2starr/552-project", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/05/11", 
      "", 
      ""
    ], 
    [
      "golvok/ECE241-Final_Project", 
      "Our ECE241 Final Project", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/01/18", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/FPGA-LCD-Driver", 
      "FPGA LVDS LCD driver", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/04/07", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/Numato_simple_HDMI", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/04", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/Numato_simple_VGA_pong", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/06", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/OLS-HDMI_Output", 
      "HDMI output on Open Bench Logic Analyser", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/06/13", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/OV7670", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/04/24", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/ac97_lab4", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/07/21", 
      "", 
      ""
    ], 
    [
      "goran-mahovlic/f32c_extras", 
      "f32c binaries, some arduino examples", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/08/13", 
      "", 
      ""
    ], 
    [
      "gplhegde/Audio_equilizer_zedboard", 
      "This is a small application which takes audio input from audio jack, computes its spectrum, applies some noise cancellation techniques and displays the spectrum on OLED display of ZedBoard. Spectrum computation(FFT) is done in Hardware and Software", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2015/03/30", 
      "", 
      ""
    ], 
    [
      "grafdan/Mandelbrot-Set-in-Verilog", 
      "FPGA Project for Xilinx Spartan3 Starter Boards to print the Mandelbrot Set using the VGA-Output", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2011/07/14", 
      "", 
      ""
    ], 
    [
      "grafdan/Queens-Problem-in-Verilog", 
      "FPGA Project for Xilinx Spartan3 Starter Boards", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/07/14", 
      "", 
      ""
    ], 
    [
      "grafi-tt/Maizul", 
      "cpuex core", 
      "bsd-2-clause", 
      "VHDL", 
      0, 
      4, 
      "2014/04/11", 
      "", 
      ""
    ], 
    [
      "gralco/FPGA-Elevator-Project", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      2, 
      "2016/05/22", 
      "", 
      ""
    ], 
    [
      "grant1994/ECPE-174-Group-Project", 
      "A memory card game that is programmable to a FGPA board (designed for Cyclone IV). ", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2014/12/08", 
      "", 
      ""
    ], 
    [
      "grantae/mips32r1_core", 
      "A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/07/29", 
      "", 
      ""
    ], 
    [
      "grantae/mips32r1_soc_nano", 
      "A MIPS32 System-on-Chip for the DE0-Nano FPGA", 
      "", 
      "Verilog", 
      4, 
      1, 
      "2014/09/01", 
      "", 
      ""
    ], 
    [
      "grantae/mips32r1_xum", 
      "A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. (Old University of Utah XUM archive)", 
      "", 
      "Verilog", 
      24, 
      23, 
      "2015/07/29", 
      "i", 
      ""
    ], 
    [
      "grantae/uart", 
      "A UART written in Verilog (115200/8N1)", 
      "mit", 
      "Verilog", 
      0, 
      1, 
      "2015/06/12", 
      "", 
      ""
    ], 
    [
      "grindars/bfcore", 
      "Simple Brainfuck core in Verilog", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2011/12/14", 
      "", 
      ""
    ], 
    [
      "grindars/rtl-emulator", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/02/13", 
      "", 
      ""
    ], 
    [
      "groenenboomj/381lab", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/04/26", 
      "", 
      ""
    ], 
    [
      "grwlf/vsim", 
      "VHDL simulator in Haskell", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      7, 
      "2013/10/29", 
      "", 
      ""
    ], 
    [
      "gsch/DDR2_Controller", 
      "DDR2 memory controller written in Verilog", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/02/28", 
      "", 
      ""
    ], 
    [
      "gtaylormb/fpga_utility", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/06/17", 
      "", 
      ""
    ], 
    [
      "gtaylormb/opl3_fpga", 
      "Reverse engineered SystemVerilog RTL version of the Yamaha OPL3 (YMF262) FM Synthesizer", 
      "lgpl-3.0", 
      "VHDL", 
      10, 
      81, 
      "2016/06/11", 
      "itf", 
      ""
    ], 
    [
      "guitargeek/PolJonasSnake", 
      "Snake Game for the Basys2 Board by Digilent with a Spartan3E FPGA by Xilinx - written in Verilog", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/04/13", 
      "", 
      ""
    ], 
    [
      "gustavoguz/proj-mips", 
      "Automatically exported from code.google.com/p/proj-mips", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/03/13", 
      "", 
      ""
    ], 
    [
      "gxliu/Image_Re_Sample_AXI", 
      "Sample image recognition IPCore for FPGA with AXI-BUS.", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2014/09/24", 
      "", 
      ""
    ], 
    [
      "gxliu/OpenRISC-RTL", 
      "openrisc RTL verilog code", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/10/30", 
      "", 
      ""
    ], 
    [
      "gxliu/daisho", 
      "SuperSpeed USB 3.0 FPGA platform", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/01/27", 
      "", 
      ""
    ], 
    [
      "gxliu/de2i-150", 
      "project of altera de2i-150", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/01/28", 
      "", 
      ""
    ], 
    [
      "gxliu/orpsocv2-simulation", 
      "This working directory is to simulate the or1200 core with CypherDB architecture", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/01/23", 
      "", 
      ""
    ], 
    [
      "gzachos/parallella-examples", 
      "Community created parallella projects", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "hamsternz/Artix-7-HDMI-processing", 
      "Receiving and processing 1080p HDMI audio and video on the Artix 7 FPGA", 
      "", 
      "VHDL", 
      8, 
      25, 
      "2016/07/22", 
      "itf", 
      ""
    ], 
    [
      "hamsternz/ArtyEtherentTX", 
      "Sending raw data from the Digilent Arty FPGA board", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/06/08", 
      "", 
      ""
    ], 
    [
      "hamsternz/FPGA_DisplayPort", 
      "An implementation of DisplayPort protocol for FPGAs", 
      "mit", 
      "VHDL", 
      13, 
      81, 
      "2016/05/19", 
      "itf", 
      ""
    ], 
    [
      "hamsternz/FPGA_GigabitTx", 
      "Sending UDP packets out over a Gigabit PHY with an FPGA.", 
      "", 
      "VHDL", 
      1, 
      4, 
      "2016/05/12", 
      "", 
      ""
    ], 
    [
      "hamsternz/FPGA_Mandelbrot", 
      "A real-time Mandelbrot fractal viewer for FPGAs ", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "hamsternz/FPGA_Webserver", 
      "A work-in-progress for what is to be a software-free web server for static content.", 
      "mit", 
      "VHDL", 
      14, 
      639, 
      "2016/06/30", 
      "it", 
      ""
    ], 
    [
      "hamsternz/HDMI2USB-numato-opsis-sample-code", 
      "Example code for the Numato Opsis board, the first HDMI2USB production board.", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/12/29", 
      "", 
      ""
    ], 
    [
      "hamsternz/hdmi2usb_designs", 
      "Various HDL designs for the Numato Labs/Timvideos HDMI2USB FPGA board", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/09/02", 
      "", 
      ""
    ], 
    [
      "hanshuebner/pengo-papiliopro", 
      "FPGA based Pengo emulator", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/05/12", 
      "", 
      ""
    ], 
    [
      "hanshuebner/rekonstrukt", 
      "FPGA based Forth development environment / Forth based FPGA development environment", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2013/01/10", 
      "", 
      ""
    ], 
    [
      "hanshuebner/secd", 
      "SECD microprocessor reimplementation in VHDL", 
      "", 
      "VHDL", 
      1, 
      12, 
      "2012/09/11", 
      "it", 
      ""
    ], 
    [
      "happyg1t/Icarus", 
      "DUAL Spartan6 Development Platform", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/01/22", 
      "", 
      ""
    ], 
    [
      "hastern/CPU23", 
      "an esoteric 23-bit processing unit ", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2016/03/14", 
      "", 
      ""
    ], 
    [
      "haunma/pandadaq", 
      "Pandaboard FPGA and data-acquisition expansion:  Hardware and FPGA sources", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2012/04/13", 
      "", 
      ""
    ], 
    [
      "hchunhui/mips-cpu", 
      "MIPS Like CPU (Five Stage Pipeline)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/07/08", 
      "", 
      ""
    ], 
    [
      "hchunhui/ucpu", 
      "CPU With Microprogram Controller", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/07/08", 
      "", 
      ""
    ], 
    [
      "hdweiss/vhdl-microprocessor", 
      "Pipelined microprocessor written in VHDL, along with assembler for custom instruction set. (2011)", 
      "", 
      "VHDL", 
      3, 
      2, 
      "2012/10/28", 
      "", 
      ""
    ], 
    [
      "heeckhau/libv", 
      "Useful set of library functions for VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/08/09", 
      "", 
      ""
    ], 
    [
      "hemmingway/FPGA-Imaging-Library", 
      "An open source library for image processing on FPGA.", 
      "lgpl-2.1", 
      "Verilog", 
      0, 
      1, 
      "2015/06/03", 
      "", 
      ""
    ], 
    [
      "henrychoi/realtime", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/06/03", 
      "", 
      ""
    ], 
    [
      "henryeherman/Arduino-Soft-Core", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/07/17", 
      "", 
      ""
    ], 
    [
      "henryeherman/Platypus", 
      "Top Secret", 
      "", 
      "Verilog", 
      3, 
      4, 
      "2013/02/27", 
      "", 
      ""
    ], 
    [
      "heshamelmatary/Buffer", 
      "This is just a buffer to move some personal stuff around. Ignore it as it most likely wouldn't make any sense to you.", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/02/27", 
      "", 
      ""
    ], 
    [
      "heshamelmatary/project-edge", 
      "This is a complete SoC design built around MIP core that's supporting MIPS-1 ISA. It has been completey designed from scratch by me part of my graduation project and has an opencore web-page.", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/10/14", 
      "", 
      ""
    ], 
    [
      "heshamelmatary/wb_riscvscale", 
      "This is a wishbone compliant RISCV Vscale core intended to run part of FuseSoC project with other (open)cores. ", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/11/12", 
      "", 
      ""
    ], 
    [
      "hoangt/multiported-ram", 
      "Automatically exported from code.google.com/p/multiported-ram", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/03/30", 
      "", 
      ""
    ], 
    [
      "hoglet67/AcornSystemFpga", 
      "Acorn System 3/5 FPGA Clone", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/08/08", 
      "", 
      ""
    ], 
    [
      "hoglet67/AtomBusMon", 
      "This project is an open-source In-Circuit Emulator for the 6502, 65C02, Z80, 6809 and 6809E 8-bit processors.  See: ", 
      "gpl-3.0", 
      "VHDL", 
      2, 
      5, 
      "2016/09/09", 
      "", 
      ""
    ], 
    [
      "hoglet67/AtomFpga", 
      "Dave's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk", 
      "apache-2.0", 
      "VHDL", 
      2, 
      7, 
      "2016/10/16", 
      "", 
      ""
    ], 
    [
      "hoglet67/AtomGodilVideo", 
      "New Video Adapter for Acorn Atom implemented in a GODIL FPGA", 
      "apache-2.0", 
      "VHDL", 
      1, 
      3, 
      "2016/07/06", 
      "", 
      ""
    ], 
    [
      "hoglet67/AtomKeyMatrix", 
      "New Atom Keyboard Matrix", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/03/15", 
      "", 
      ""
    ], 
    [
      "hoglet67/AtomRamRom", 
      "Phill's Atom RamRom board CPLD", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/01/18", 
      "", 
      ""
    ], 
    [
      "hoglet67/AtomVGAWing", 
      "Atom Y/Cr/Cb to VGA Video Converter", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2016/08/04", 
      "", 
      ""
    ], 
    [
      "hoglet67/BeebFpga", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/07/12", 
      "", 
      ""
    ], 
    [
      "hoglet67/CoPro6502", 
      "BBC Micro 6502/Z80/6809/x86 Co Processors for the Matchbox LX9 or GODIL GOP X3S200", 
      "gpl-3.0", 
      "VHDL", 
      2, 
      14, 
      "2016/08/19", 
      "it", 
      ""
    ], 
    [
      "hoglet67/ElectronFpga", 
      "", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2016/10/03", 
      "", 
      ""
    ], 
    [
      "hoglet67/Music5000", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/03/29", 
      "", 
      ""
    ], 
    [
      "hoglet67/TubeULA", 
      "BBC Micro Tube ULA Image Processing Code", 
      "apache-2.0", 
      "Verilog", 
      0, 
      3, 
      "2014/08/21", 
      "", 
      ""
    ], 
    [
      "hoglet67/verilog-6502", 
      "A Verilog HDL model of the MOS 6502 CPU", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/08/01", 
      "", 
      ""
    ], 
    [
      "honnet/LM32_FPU", 
      "A system verilog floating point unit for the Latice Micro soft processor (LM32)", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2015/07/29", 
      "", 
      ""
    ], 
    [
      "hossamfadeel/Verilog-Based-NoC-Simulator", 
      "Verilog-Based-NoC-Simulator", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      3, 
      "2016/05/04", 
      "", 
      ""
    ], 
    [
      "hossamfadeel/ece5970fpgaocnsim", 
      "Automatically exported from code.google.com/p/ece5970fpgaocnsim", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/19", 
      "", 
      ""
    ], 
    [
      "hossamfadeel/eecs-4340-knock", 
      "Automatically exported from code.google.com/p/eecs-4340-knock", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/03/19", 
      "", 
      ""
    ], 
    [
      "howerj/forth-cpu", 
      "A Forth CPU, based on the J1, written in VHDL", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2016/05/22", 
      "", 
      ""
    ], 
    [
      "hubmartin/FPGA-LVDS-LCD-Hack", 
      "Basic code that displays simple shapes generated from Lattice FPGA directly to LVDS display", 
      "mit", 
      "VHDL", 
      1, 
      8, 
      "2015/06/16", 
      "", 
      ""
    ], 
    [
      "huitseeker/nbe", 
      "Normalization by evaluation in Coq", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/12/26", 
      "", 
      ""
    ], 
    [
      "huitseeker/thesis-spikes", 
      "Some Ssreflect demos and code snippets mentioned in my manuscript", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2011/09/06", 
      "", 
      ""
    ], 
    [
      "huleg/UART", 
      "Simple UART implementation in VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/09/10", 
      "", 
      ""
    ], 
    [
      "huleg/neural-net-fpga", 
      "FPGA implementation of a neural net for tracking objects in a camera.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/05/04", 
      "", 
      ""
    ], 
    [
      "hutch31/Balsa-AES-Core", 
      "Asynchronous AES core written using the Balsa hardware description language", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2011/02/18", 
      "", 
      ""
    ], 
    [
      "hutch31/XumTesting", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/11/15", 
      "", 
      ""
    ], 
    [
      "hutch31/sdlib", 
      "srdy-drdy library", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/04/12", 
      "", 
      ""
    ], 
    [
      "hutch31/tv80", 
      "Shadow of OpenCores TV80 microprocessor", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2012/10/18", 
      "", 
      ""
    ], 
    [
      "i-sz/click_element", 
      "Implementation of data-driven asynchronous circuits using click elements", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/08/05", 
      "", 
      ""
    ], 
    [
      "i-sz/fft-hw-accelerator", 
      "FFT HW accelerator for the T-CREST multi-core platform", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/12/02", 
      "", 
      ""
    ], 
    [
      "iDFLO/ece337project", 
      "Spring 2014 ECE 337 project", 
      "", 
      "SystemVerilog", 
      1, 
      3, 
      "2014/05/07", 
      "", 
      ""
    ], 
    [
      "iabdalkader/zpu-lattice", 
      "ZPU Core for Lattice ICE40HX8K", 
      "other", 
      "VHDL", 
      1, 
      2, 
      "2014/04/26", 
      "", 
      ""
    ], 
    [
      "iamandi/EE278_projects", 
      "Various ee278 projects especially designed for Zybo Board", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/04/07", 
      "", 
      ""
    ], 
    [
      "icarosj/capi-streaming-framework", 
      "(VHDL-2002) AFU framework for streaming applications with CAPI.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/10/15", 
      "", 
      ""
    ], 
    [
      "icopavan/crush", 
      "Cognitive Radio Universal Software Hardware", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/09/30", 
      "", 
      ""
    ], 
    [
      "ict-flavia/wireless-mac-processor", 
      "", 
      "", 
      "VHDL", 
      7, 
      9, 
      "2016/09/07", 
      "", 
      ""
    ], 
    [
      "idanw/Verilog-Pac-Man", 
      "Verilog implementation of Pac-Man made for a class's final project", 
      "", 
      "Verilog", 
      6, 
      7, 
      "2012/03/07", 
      "", 
      ""
    ], 
    [
      "idanw/atlys_modules", 
      "Various Modules / Test for the Digilent Atlys FPGA Board", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2012/06/14", 
      "", 
      ""
    ], 
    [
      "ikorb/ZPUFlex", 
      "A highly-configurable and compact variant of the ZPU processor core", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/06/19", 
      "", 
      ""
    ], 
    [
      "ikorb/gcvideo", 
      "GameCube Digital AV converter", 
      "", 
      "VHDL", 
      21, 
      124, 
      "2016/09/20", 
      "if", 
      ""
    ], 
    [
      "ikwzm/ATLAS_PUMP", 
      "Altera DE0-Nano-SoC Sample Project with PUMP_AXI4 and LED_AXI", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/09/20", 
      "", 
      ""
    ], 
    [
      "ikwzm/Dummy_Plug", 
      "Dummy Plug is a simple bus functional model library written by VHDL only. ", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2016/03/15", 
      "", 
      ""
    ], 
    [
      "ikwzm/FIFO_with_done", 
      "FIFO with done VHDL RTL Model (PipeWork example) ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/22", 
      "", 
      ""
    ], 
    [
      "ikwzm/Generic_Priority_Encoder", 
      "Generic Priority Encoder written in VHDL(RTL) for FPGA.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/07/14", 
      "", 
      ""
    ], 
    [
      "ikwzm/LED_AXI", 
      "LED Controller with AXI Slave I/F", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/24", 
      "", 
      ""
    ], 
    [
      "ikwzm/Least_Recently_Used_Selector", 
      "Least Recently Used Selector(LRU) ", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/02/05", 
      "", 
      ""
    ], 
    [
      "ikwzm/MMU_AXI", 
      "MMU(Memory Management Unit) and ATS(Address Translation Service) for AXI Master to Host Memory.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/07", 
      "", 
      ""
    ], 
    [
      "ikwzm/MT32_Rand_Gen", 
      "Mersenne Twister Pseudo Random Number Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/04/15", 
      "", 
      ""
    ], 
    [
      "ikwzm/PTTY_AXI", 
      "Pseudo TeleTYpe writer for FPGA.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/04/24", 
      "", 
      ""
    ], 
    [
      "ikwzm/PUMP_AXI4", 
      "Simple AXI4 Master Read and Write DMA module. Use PipeWork Components.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/09/20", 
      "", 
      ""
    ], 
    [
      "ikwzm/PipeWork", 
      "Pipework components is VHDL library for NoC(Network on Chip). ", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/06/18", 
      "", 
      ""
    ], 
    [
      "ikwzm/PipeWorkTest", 
      "Pipework components is VHDL library for NoC(Network on Chip).  ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/13", 
      "", 
      ""
    ], 
    [
      "ikwzm/SECURE_HASH", 
      "SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2013/02/12", 
      "", 
      ""
    ], 
    [
      "ikwzm/XSadd_Rand_Gen", 
      "XORSHIFT-ADD(XSadd) Pseudo Random Number Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/30", 
      "", 
      ""
    ], 
    [
      "ikwzm/axi_slave_bfm_test", 
      "TestBench for axi_slave_BFM", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/05/04", 
      "", 
      ""
    ], 
    [
      "ikwzm/bitonic_sorter", 
      "Bitonic Sorter Network written in VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/27", 
      "", 
      ""
    ], 
    [
      "ikwzm/msgpack-vhdl", 
      "MessagePack  implementation for VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/07/29", 
      "", 
      ""
    ], 
    [
      "ikwzm/msgpack-vhdl-test", 
      "Test environment for msgpack-vhdl.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/07/29", 
      "", 
      ""
    ], 
    [
      "ikwzm/vivado_sim_crash_sample_1", 
      "Xilinx Vivado Simulator Crash Sample 1", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/04/19", 
      "", 
      ""
    ], 
    [
      "ikwzm/xilinx_axi_interconnect_test", 
      "Xilinx AXI Interconnect Test Project", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/01/08", 
      "", 
      ""
    ], 
    [
      "ikwzm/xilinx_axi_interconnect_test_2", 
      "Xilinx AXI Interconnect Test Project(2)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/05", 
      "", 
      ""
    ], 
    [
      "impedimentToProgress/A2", 
      "", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/09/05", 
      "", 
      ""
    ], 
    [
      "impedimentToProgress/ProbableCause", 
      "Artifacts relevant to the Probable Cause paper from ISCA 2015", 
      "mit", 
      "Verilog", 
      1, 
      0, 
      "2015/06/24", 
      "", 
      ""
    ], 
    [
      "impedimentToProgress/SPECS", 
      "", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/03/23", 
      "", 
      ""
    ], 
    [
      "imphil/syn", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/09/04", 
      "", 
      ""
    ], 
    [
      "imr/Mandelbrot-VHDL", 
      "Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.", 
      "bsd-3-clause", 
      "VHDL", 
      1, 
      3, 
      "2013/05/02", 
      "", 
      ""
    ], 
    [
      "imr/Stack-Machine", 
      "Simple stack based microprocessor", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2011/04/21", 
      "", 
      ""
    ], 
    [
      "ineganov/bare_system", 
      "Bare MCPU system for DE0-Nano", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      1, 
      "2012/09/14", 
      "", 
      ""
    ], 
    [
      "ineganov/cpu_3", 
      "a simple testbench", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/10/23", 
      "", 
      ""
    ], 
    [
      "ineganov/cpu_4", 
      "Enhanced 5-stage CPU core with several HW implementations", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2013/09/22", 
      "", 
      ""
    ], 
    [
      "ineganov/flight_control", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      1, 
      "2012/10/24", 
      "", 
      ""
    ], 
    [
      "ineganov/sdram_controller", 
      "A simplistic SDRAM-controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/07/26", 
      "", 
      ""
    ], 
    [
      "inforichland/freezing-spice", 
      "A pipelined RISCV implementation in VHDL", 
      "bsd-3-clause", 
      "VHDL", 
      8, 
      71, 
      "2016/04/08", 
      "it", 
      ""
    ], 
    [
      "inforichland/yafc", 
      "Yet Another Forth Core...", 
      "", 
      "VHDL", 
      3, 
      67, 
      "2014/08/28", 
      "itf", 
      ""
    ], 
    [
      "inmcm/HDL_Ciphers", 
      "Automatically exported from code.google.com/p/inmcm-hdl", 
      "other", 
      "VHDL", 
      2, 
      2, 
      "2015/08/22", 
      "", 
      ""
    ], 
    [
      "inmcm/Simon_Speck_Ciphers", 
      "Implementations of the Simon and Speck Block Ciphers", 
      "mit", 
      "VHDL", 
      5, 
      20, 
      "2016/09/04", 
      "it", 
      ""
    ], 
    [
      "inmcm/Zynq_Custom_Core_Templates", 
      "Sample HDL Code that Interfaces to the Zynq AXI Bus", 
      "mit", 
      "VHDL", 
      2, 
      1, 
      "2016/04/29", 
      "", 
      ""
    ], 
    [
      "insop/NetFPGA", 
      "NetFPGA 1G project with \"my MAC and IP Anti-Spoof block\"", 
      "other", 
      "Verilog", 
      12, 
      5, 
      "2012/08/09", 
      "", 
      ""
    ], 
    [
      "int13jji/StickIt", 
      "StickIt! board and modules that support the XuLA FPGA board.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/11/13", 
      "", 
      ""
    ], 
    [
      "ismaia/or1k-extra", 
      "", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/10/21", 
      "", 
      ""
    ], 
    [
      "ismaia/orpsoc-cores", 
      "Core description files for ORPSoCv3", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/10/21", 
      "", 
      ""
    ], 
    [
      "ismaia/uart_jtag", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/10/18", 
      "", 
      ""
    ], 
    [
      "isuru-c-p/DCPU16-VHDL", 
      "An implementation of the DCPU-16 from 0x10c in VHDL.", 
      "", 
      "VHDL", 
      1, 
      11, 
      "2012/04/23", 
      "itf", 
      ""
    ], 
    [
      "iykon/co4618", 
      "This repo is for the 4618 group nember to share code.", 
      "", 
      "Verilog", 
      3, 
      4, 
      "2015/04/19", 
      "", 
      ""
    ], 
    [
      "jacgoudsmit/P8X32A_Emulation", 
      "Abandoned; please Unstar this and go to the P1V repo.", 
      "gpl-3.0", 
      "Verilog", 
      3, 
      9, 
      "2015/08/19", 
      "", 
      ""
    ], 
    [
      "jack-h/herafengine", 
      "HERA F-Engine on SNAP", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/10/08", 
      "", 
      ""
    ], 
    [
      "jack-h/mlib_devel", 
      "", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2016/10/12", 
      "", 
      ""
    ], 
    [
      "jackyangNJ/SimMIPS", 
      "a MIPS-based embedded system on FPGA", 
      "", 
      "Verilog", 
      2, 
      5, 
      "2015/10/13", 
      "", 
      ""
    ], 
    [
      "jahanzeb/HDMI2USB_History", 
      "HDMI capture", 
      "", 
      "VHDL", 
      3, 
      3, 
      "2013/07/08", 
      "", 
      ""
    ], 
    [
      "jakubcabal/mig_ddr3_wrapper_virtex6", 
      "MIG DDR3 Wrapper for FPGA Virtex 6", 
      "mit", 
      "VHDL", 
      0, 
      2, 
      "2016/06/03", 
      "", 
      ""
    ], 
    [
      "jakubcabal/mndo-project", 
      "\u0160koln\u00ed projekt do p\u0159edm\u011btu MNDO na FEKT VUT Brno", 
      "mit", 
      "VHDL", 
      1, 
      0, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "jakubcabal/nrf24l01_fpga", 
      "nRF24L01+ controller for FPGA written in VHDL", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2016/07/16", 
      "", 
      ""
    ], 
    [
      "jakubcabal/pipemania-fpga-game", 
      "Pipe Mania - Game for FPGA written in VHDL", 
      "mit", 
      "VHDL", 
      0, 
      1, 
      "2016/09/17", 
      "", 
      ""
    ], 
    [
      "jakubcabal/spi_master_fpga", 
      "SPI master controller for FPGA written in VHDL", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2016/07/16", 
      "", 
      ""
    ], 
    [
      "jakubcabal/uart_for_fpga", 
      "Simple UART controller for FPGA  written in VHDL", 
      "mit", 
      "VHDL", 
      0, 
      4, 
      "2016/08/06", 
      "", 
      ""
    ], 
    [
      "james-sakalaukus/prettyVerilog", 
      "C++ Program to Make Crappy Verilog look pretty; targeted at Xilinx examples", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2015/04/11", 
      "", 
      ""
    ], 
    [
      "jameshegarty/rigel", 
      "Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FPGAs, and also can compile to fast x86 test code using Terra.", 
      "", 
      "Verilog", 
      0, 
      6, 
      "2016/09/24", 
      "", 
      ""
    ], 
    [
      "jamesrivas/FPGA_Stereo_Depth_Map", 
      "", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2014/01/14", 
      "", 
      ""
    ], 
    [
      "jamieiles/oldland-cpu", 
      "Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools", 
      "", 
      "Verilog", 
      6, 
      53, 
      "2016/02/19", 
      "itf", 
      ""
    ], 
    [
      "jamieiles/oldland-sdram", 
      "SDR SDRAM controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/29", 
      "", 
      ""
    ], 
    [
      "jamieiles/uart", 
      "Verilog UART", 
      "", 
      "Verilog", 
      6, 
      4, 
      "2013/06/04", 
      "", 
      ""
    ], 
    [
      "jandecaluwe/myhdl-examples", 
      "", 
      "mit", 
      "VHDL", 
      2, 
      8, 
      "2014/06/08", 
      "", 
      ""
    ], 
    [
      "jaruiz/ION", 
      "MIPS-I compatible CPU", 
      "lgpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2015/06/11", 
      "", 
      ""
    ], 
    [
      "jaruiz/light52", 
      "Yet another free 8051 FPGA core", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2015/07/27", 
      "", 
      ""
    ], 
    [
      "jaruiz/vhdl_samples", 
      "VHDL code samples", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/06/07", 
      "", 
      ""
    ], 
    [
      "jasonabele/ettus-fpga", 
      "GitHub mirror of Ettus USRP FPGA development", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/06/09", 
      "", 
      ""
    ], 
    [
      "jasonabele/ettus-uhd", 
      "GitHub mirror of Ettus UHD api development", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2012/03/28", 
      "", 
      ""
    ], 
    [
      "jasondemps/FPGA-CPU", 
      "A synthesizable ARM Thumb instruction set implementation for FPGAs", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/01/15", 
      "", 
      ""
    ], 
    [
      "jasondemps/RISCV-CPU", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/20", 
      "", 
      ""
    ], 
    [
      "jasondemps/Superscalar", 
      "A Superscalar CPU implementation using RISC-V", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2016/01/20", 
      "", 
      ""
    ], 
    [
      "jasondemps/lambda-squared", 
      "A Lisp interpreter written in SystemVerilog. Someday it might be synthesizable.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/12/15", 
      "", 
      ""
    ], 
    [
      "jaspreetsingh009/ADC_LCD_FPGA", 
      "ADC & LCD Interfacing using Verilog & VHDL", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2014/10/18", 
      "", 
      ""
    ], 
    [
      "jaspreetsingh009/UART_FPGA", 
      "UART module implemented on an FPGA using VHDL", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/10/18", 
      "", 
      ""
    ], 
    [
      "jaspreetsingh009/fpga_data_logger", 
      "FPGA based data logger (LCD, ADC, UART & I2C) ", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2014/04/05", 
      "", 
      ""
    ], 
    [
      "javigon/ZynqBTC", 
      "A Bitcoin miner for the Zynq chip utilizing the Zedboard.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2013/05/24", 
      "", 
      ""
    ], 
    [
      "jblang/light8080", 
      "Lightweight 8080 compatible core", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2015/03/24", 
      "", 
      ""
    ], 
    [
      "jblang/numatolib", 
      "Demo Library for Numato FPGA Boards", 
      "", 
      "Verilog", 
      3, 
      5, 
      "2015/03/04", 
      "", 
      ""
    ], 
    [
      "jbornschein/farbborg", 
      "FPGA based Farb Borg", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/04/10", 
      "", 
      ""
    ], 
    [
      "jbornschein/soc-lm32", 
      "Open source/hardware SoC plattform based on the lattice mico 32 softcore", 
      "", 
      "Verilog", 
      1, 
      9, 
      "2010/04/10", 
      "", 
      ""
    ], 
    [
      "jbush001/FPGAWhack", 
      "Video Effects on VGA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/09/18", 
      "", 
      ""
    ], 
    [
      "jbush001/RISC-Processor", 
      "Simple 32-bit RISC processor", 
      "", 
      "Verilog", 
      6, 
      4, 
      "2015/02/01", 
      "", 
      ""
    ], 
    [
      "jbush001/RotorCPU", 
      "Embedded multi-core processor", 
      "", 
      "Verilog", 
      11, 
      32, 
      "2015/08/25", 
      "itf", 
      ""
    ], 
    [
      "jcalisson/VHDL-Projects", 
      "In this repository I'll will add all my little VHDL projects.", 
      "mit", 
      "VHDL", 
      0, 
      8, 
      "2015/12/15", 
      "", 
      ""
    ], 
    [
      "jcoc611/IE12", 
      "A oh-so-terrible browser implemented in Verilog", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2016/06/23", 
      "", 
      ""
    ], 
    [
      "jcranch/Foundations", 
      "Development of the univalent foundations of mathematics in Coq", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/09/08", 
      "", 
      ""
    ], 
    [
      "jcranch/HoTT", 
      "Homotopy type theory", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/12/15", 
      "", 
      ""
    ], 
    [
      "jcranch/Homotopy", 
      "Homotopy theory in Coq.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/03/26", 
      "", 
      ""
    ], 
    [
      "jdeblese/VLF", 
      "Experiments with VLF", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/09/22", 
      "", 
      ""
    ], 
    [
      "jdeblese/clocksync", 
      "Basic, self-contained example of synchronizing two clocks", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2014/02/15", 
      "", 
      ""
    ], 
    [
      "jdeblese/fpgavr", 
      "FPGA implementation of an Atmel AVR programmer speaking the STK500 protocol", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/03", 
      "", 
      ""
    ], 
    [
      "jdeblese/gbcpu", 
      "A CPU and peripherals implementing the Gameboy (TM) instruction set and functionality", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2013/04/25", 
      "", 
      ""
    ], 
    [
      "jdeblese/mwfc", 
      "Microwave Frequency Counter", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2014/09/15", 
      "", 
      ""
    ], 
    [
      "jdeblese/oledgpu", 
      "Driver and interface for a Digilent OLED pmod", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/18", 
      "", 
      ""
    ], 
    [
      "jdryg/tis100cpu", 
      "TIS-100 CPU in VHDL", 
      "mit", 
      "VHDL", 
      0, 
      2, 
      "2015/07/13", 
      "", 
      ""
    ], 
    [
      "jdwilsn2/ECE445", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/04/27", 
      "", 
      ""
    ], 
    [
      "jeras/Terasic_DE1", 
      "Demo designs for the Terasic DE1 board", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/06/26", 
      "", 
      ""
    ], 
    [
      "jeras/axi-bfm", 
      "Automatically exported from code.google.com/p/axi-bfm", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/07/06", 
      "", 
      ""
    ], 
    [
      "jeras/butterflylogic", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2013/09/10", 
      "", 
      ""
    ], 
    [
      "jeras/ecs8", 
      "projects related to the ECS8 board", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/05/18", 
      "", 
      ""
    ], 
    [
      "jeras/fpga-hdl", 
      "A set of small Verilog projects, to simulate and implement on FPGA development boards", 
      "", 
      "Verilog", 
      7, 
      10, 
      "2010/11/23", 
      "it", 
      ""
    ], 
    [
      "jeras/ivtest", 
      "Regression test suite for Icarus Verilog.", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2012/12/19", 
      "", 
      ""
    ], 
    [
      "jeras/riscv_asm_sv", 
      "RISC-V assembler/dis-assembler written in SystemVerilog", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2014/09/27", 
      "", 
      ""
    ], 
    [
      "jeras/rp8", 
      "RISC processor 8bit (AVR ISA), RTL based on 'navre'", 
      "", 
      "SystemVerilog", 
      0, 
      5, 
      "2015/03/01", 
      "", 
      ""
    ], 
    [
      "jeras/rv32_1stage_sv", 
      "improvized rv32_1stage translation from Chisel to SystemVerilog", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/09/22", 
      "", 
      ""
    ], 
    [
      "jeras/soc-kit", 
      "System on Chip toolkit (Verilog 2001)", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2010/06/05", 
      "", 
      ""
    ], 
    [
      "jeras/sockit_cdc", 
      "clock domain crossing FIFO", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/01/09", 
      "", 
      ""
    ], 
    [
      "jeras/sockit_spi", 
      "SocKit SPI (3-wire, dual, quad) master", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2011/10/31", 
      "", 
      ""
    ], 
    [
      "jeras/verilog_coding_style", 
      "Verilog coding style examples", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/07/11", 
      "", 
      ""
    ], 
    [
      "jeras/waveform_examples", 
      "A set of examples to be used by GTKWave for experimenting with SystemVerilog data types", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/07/27", 
      "", 
      ""
    ], 
    [
      "jeras/zbus", 
      "symmetric low resource bus", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/09/16", 
      "", 
      ""
    ], 
    [
      "jeremycw/tetris-verilog", 
      "Verilog Tetris", 
      "mit", 
      "Verilog", 
      0, 
      4, 
      "2014/12/25", 
      "", 
      ""
    ], 
    [
      "jerry-D/SYMPL-GP-GPU-Compute-Engines", 
      "Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for IEEE754-2008 compliant, 32-bit single-precision floating-point accelerated applications.", 
      "other", 
      "Verilog", 
      2, 
      8, 
      "2016/05/02", 
      "", 
      ""
    ], 
    [
      "jessewalton/USF-Computer-System-Design", 
      "Project files from the Computer System Design class at the University of South Florida which focused on design for the Atlys Spartan-6 FPGA developer board. Xilinx ISE WebPACK was used to implement system design using Verilog HDL and PicoBlaze microarchitecture.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/01/25", 
      "", 
      ""
    ], 
    [
      "jesstherobot/Sycamore_FPGA", 
      "Integration of FPGA with CPU.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/10/19", 
      "", 
      ""
    ], 
    [
      "jesstherobot/llbitcoin", 
      "FPGA implementation of bitcoin algorithm", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/04/20", 
      "", 
      ""
    ], 
    [
      "jevinskie/aes-over-pcie", 
      "A VHDL implementation of 128 bit AES encryption with a PCIe interface.", 
      "bsd-3-clause", 
      "VHDL", 
      3, 
      2, 
      "2015/05/23", 
      "", 
      ""
    ], 
    [
      "jevinskie/mips--", 
      "A dual core MIPS subset CPU written in behavioral, synthesizable VHDL", 
      "", 
      "VHDL", 
      1, 
      5, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "jhol/butterflylogic", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      4, 
      "2013/05/26", 
      "", 
      ""
    ], 
    [
      "jhol/demon-core-import", 
      "Import of the demon core from SVN http://gadgetforge.gadgetfactory.net/svn/butterflylogic/trunk/Verilog_Core/", 
      "gpl-2.0", 
      "Verilog", 
      2, 
      4, 
      "2013/04/26", 
      "", 
      ""
    ], 
    [
      "jhol/hunter-fan-controller", 
      "An Lattice iCE40 FPGA based controller for ceiling fans by the Hunter Fan Company", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2016/06/26", 
      "", 
      ""
    ], 
    [
      "jiangxilong/prattfellows-nostradamus", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/05/09", 
      "", 
      ""
    ], 
    [
      "jianweichuah/supermario", 
      "Super Mario Bros. video game with a reverse psychology twist written in Verilog and runs on Altera DE2 board.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/11/20", 
      "", 
      ""
    ], 
    [
      "jimmystelzer/8086compipelineemvhdl", 
      "Implementa\u00e7\u00e3o do processador 8086 em VHDL para MIPS.", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2009/07/02", 
      "", 
      ""
    ], 
    [
      "jinyier/PCHIP_PCC", 
      "EE_CS", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2012/02/23", 
      "", 
      ""
    ], 
    [
      "jmahler/EECE-144-labs", 
      "Lab reports for the class Logic Design Fundamentals (EECE 144) written in LaTeX", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2011/12/07", 
      "", 
      ""
    ], 
    [
      "jmahler/mips-cpu", 
      "MIPS CPU implemented in Verilog", 
      "gpl-3.0", 
      "Verilog", 
      43, 
      84, 
      "2016/01/21", 
      "it", 
      ""
    ], 
    [
      "jmesmon/wimax_ofdm", 
      "Partial Verilog implimentation of a WiMAX OFDM Phy", 
      "", 
      "Verilog", 
      3, 
      5, 
      "2012/05/28", 
      "", 
      ""
    ], 
    [
      "jncraton/MIPS-Lite", 
      "A pipelined MIPS-Lite CPU implementation", 
      "", 
      "VHDL", 
      4, 
      9, 
      "2009/12/15", 
      "", 
      ""
    ], 
    [
      "joelolofsson/DAT096", 
      "", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2014/05/23", 
      "", 
      ""
    ], 
    [
      "joewing/altair680", 
      "Altair 680 Implementation", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/06/01", 
      "", 
      ""
    ], 
    [
      "joewing/blaze", 
      "MicroBlaze clone", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/06/12", 
      "", 
      ""
    ], 
    [
      "joewing/s370", 
      "", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/01/05", 
      "", 
      ""
    ], 
    [
      "johan92/altera_opencl_sandbox", 
      "", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/03/19", 
      "", 
      ""
    ], 
    [
      "johan92/fpga-hash-table", 
      "Simple hash table on Verilog (SystemVerilog)", 
      "mit", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/04/03", 
      "", 
      ""
    ], 
    [
      "johan92/fpga-multiflow-pkt-gen", 
      "Try to implement multiflow packet generator with various rate settings", 
      "mit", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/08/16", 
      "", 
      ""
    ], 
    [
      "johan92/fpga-quadtree", 
      "", 
      "mit", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/09/24", 
      "", 
      ""
    ], 
    [
      "johan92/fpga-risc-16", 
      "Making RISC-16 for academic purposes", 
      "mit", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/06/22", 
      "", 
      ""
    ], 
    [
      "johan92/fpga-shared-memory", 
      "Verilog (SystemVerilog) implementation of shared memory for multiport systems", 
      "mit", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/04/09", 
      "", 
      ""
    ], 
    [
      "johan92/fpga-sort-engine", 
      "Simple sort engine on Verilog. ", 
      "gpl-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/06/13", 
      "", 
      ""
    ], 
    [
      "johan92/yafpgatetris", 
      "Yet Another Tetris on FPGA Implementation", 
      "mit", 
      "Verilog", 
      6, 
      9, 
      "2015/08/27", 
      "", 
      ""
    ], 
    [
      "johker/ese_vhdl_teclado", 
      "Proyecto VHDL & HW/SW CoDesign: Teclado musical ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/22", 
      "", 
      ""
    ], 
    [
      "johker/fpga_partial_reconfiguration", 
      "Quartus II Cyclone V Partial Reconfiguration", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2015/06/16", 
      "", 
      ""
    ], 
    [
      "john-connor/fpga", 
      "Field-programmable gate array", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2015/06/18", 
      "", 
      ""
    ], 
    [
      "johnisenglish/ZPUino-HDL", 
      "ZPUino HDL implementation", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/05/28", 
      "", 
      ""
    ], 
    [
      "joksan/JPU16", 
      "A relatively simple but effective soft core processor", 
      "other", 
      "VHDL", 
      0, 
      2, 
      "2012/08/04", 
      "", 
      ""
    ], 
    [
      "jonathanmay/verilog-core", 
      "Basic transputer-like core in Verilog", 
      "", 
      "Verilog", 
      3, 
      4, 
      "2011/04/26", 
      "", 
      ""
    ], 
    [
      "jonlwowski012/OV7670_NEXYS4_Verilog", 
      "This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog", 
      "apache-2.0", 
      "Verilog", 
      0, 
      2, 
      "2016/08/22", 
      "", 
      ""
    ], 
    [
      "jonpry/leros", 
      "A Tiny Processor Core", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2013/04/03", 
      "", 
      ""
    ], 
    [
      "jonpry/octagon", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/07/25", 
      "", 
      ""
    ], 
    [
      "josesalazar/caja-fuerte", 
      "caja", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2012/11/29", 
      "", 
      ""
    ], 
    [
      "jpatel71/ece411mp3", 
      "piplenined mp3 implementation", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2010/11/19", 
      "", 
      ""
    ], 
    [
      "jpendlum/crash", 
      "Cognitive Radio Accelerated with Software and Hardware", 
      "gpl-3.0", 
      "VHDL", 
      5, 
      2, 
      "2014/05/06", 
      "", 
      ""
    ], 
    [
      "jpendlum/crush", 
      "Cognitive Radio Universal Software Hardware", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2013/09/30", 
      "", 
      ""
    ], 
    [
      "jpendlum/zynq-acp", 
      "Xilinx Zynq FPGA design for GNU Radio's GSoC 2013 Zynq project", 
      "", 
      "VHDL", 
      2, 
      7, 
      "2013/11/08", 
      "", 
      ""
    ], 
    [
      "jpiat/hard-cv", 
      "A repository of IPs for hardware computer vision (FPGA)", 
      "", 
      "VHDL", 
      23, 
      45, 
      "2015/10/21", 
      "it", 
      ""
    ], 
    [
      "jpiat/logi-mt9v034", 
      "", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2015/08/19", 
      "", 
      ""
    ], 
    [
      "jpwright/ece5760", 
      "labs for ECE 5760", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/12/18", 
      "", 
      ""
    ], 
    [
      "jpwright/fpganes", 
      "FPGA-based AI for Super Mario Bros. Designed for an Altera DE2", 
      "", 
      "Verilog", 
      7, 
      14, 
      "2013/05/13", 
      "i", 
      ""
    ], 
    [
      "jrward/qdbreakout", 
      "Quick and dirty Breakout game written in Verilog.", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      2, 
      "2014/12/26", 
      "", 
      ""
    ], 
    [
      "jtristan/CompCert-Extensions", 
      "Release of code written to experiment with formally verified translation validators for Compcert.", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2011/07/14", 
      "", 
      ""
    ], 
    [
      "jtristan/CompCert-Toolkit", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      1, 
      "2011/07/21", 
      "", 
      ""
    ], 
    [
      "jtristan/Safecode-SVA-Formalism", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/07/18", 
      "", 
      ""
    ], 
    [
      "julbouln/dvi_lvds", 
      "DVI to LVDS Verilog converter", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/09/03", 
      "", 
      ""
    ], 
    [
      "julbouln/riscvsoc", 
      "Mini RISC-V SOC", 
      "", 
      "Verilog", 
      3, 
      0, 
      "2015/11/13", 
      "", 
      ""
    ], 
    [
      "juliusbaxter/mor1kx", 
      "mor1kx", 
      "mpl-2.0", 
      "Verilog", 
      0, 
      3, 
      "2012/12/10", 
      "", 
      ""
    ], 
    [
      "juliusbaxter/mor1kx-dev-env", 
      "Development and verification environment for the mor1kx core", 
      "", 
      "Verilog", 
      5, 
      4, 
      "2014/12/29", 
      "", 
      ""
    ], 
    [
      "jundcore/Pong", 
      "Pong for Spartan3 FPGA-Board written in VHDL", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2009/07/27", 
      "", 
      ""
    ], 
    [
      "justin-nguyen-1996/Digital-Logic-Design", 
      "VHDL code for designing digital systems and digital logic using the BASYS 3 Artix-7 FPGA", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/05/16", 
      "", 
      ""
    ], 
    [
      "justintconroy/ECE-411--Team-Bender-LC3B-Processor", 
      "5-stage pipelined LC3B architecture microprocessor. For educational purposes only.", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2010/10/22", 
      "", 
      ""
    ], 
    [
      "justintconroy/ece385-lightcycles", 
      "Automatically exported from code.google.com/p/ece385-lightcycles", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/03/17", 
      "", 
      ""
    ], 
    [
      "jviki/counter-example", 
      "Example project with a counter and a test", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/09", 
      "", 
      ""
    ], 
    [
      "jviki/mem_swapping", 
      "VHDL simulation component. Provides a dual port memory that can swap its contents to disk. It is useful for using huge memory sizes in simulations.", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2012/10/09", 
      "", 
      ""
    ], 
    [
      "jviki/rgbproc-repository", 
      "EDK repository that provides units for image manipulation in FPGA", 
      "gpl-2.0", 
      "VHDL", 
      1, 
      2, 
      "2013/05/10", 
      "", 
      ""
    ], 
    [
      "ka6sox/bcc_software", 
      "", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2013/06/13", 
      "", 
      ""
    ], 
    [
      "kaktyzzz/jpegencode", 
      "Encoder JPEG on FPGA (verilog)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/02/09", 
      "", 
      ""
    ], 
    [
      "kala855/siriusSparcV8", 
      "Esta es una peque\u00f1a implementaci\u00f3n de un procesador SparcV8 sobre una FPGA utilizando VHDL como lenguaje de descripci\u00f3n de Hardware", 
      "", 
      "VHDL", 
      11, 
      2, 
      "2016/10/07", 
      "", 
      ""
    ], 
    [
      "kalmi/fpga-cam-spartan6-mt9v034", 
      "", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/05/04", 
      "", 
      ""
    ], 
    [
      "kammoh/fault-pli", 
      "fault hw", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/11/24", 
      "", 
      ""
    ], 
    [
      "kanto-player/kanto", 
      "Kanto Audio Player", 
      "", 
      "VHDL", 
      1, 
      6, 
      "2013/05/17", 
      "", 
      ""
    ], 
    [
      "kapare-rogue/ELE340", 
      "Conception des syst\u00e8mes ordin\u00e9s", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/03/12", 
      "", 
      ""
    ], 
    [
      "kapare/ELE340", 
      "Conception des syst\u00e8mes ordin\u00e9s", 
      "", 
      "VHDL", 
      4, 
      4, 
      "2012/04/10", 
      "", 
      ""
    ], 
    [
      "kazunori279/CPU32", 
      "Tiny MIPS for Terasic DE0", 
      "", 
      "Verilog", 
      3, 
      9, 
      "2014/02/08", 
      "", 
      ""
    ], 
    [
      "kazunori279/hdllesson", 
      "HDL Lesson", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/03/09", 
      "", 
      ""
    ], 
    [
      "kelvinyu/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2011/08/15", 
      "", 
      ""
    ], 
    [
      "kennethlyn/fpga-image-example", 
      "This repo provides scripts to build the FPGA image for the Dyplo example app", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      0, 
      "2015/07/10", 
      "", 
      ""
    ], 
    [
      "kevinpt/vertcl", 
      "VHDL Tcl interpreter", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/08/24", 
      "", 
      ""
    ], 
    [
      "kevinpt/vhdl-extras", 
      "Flexible VHDL library", 
      "", 
      "VHDL", 
      1, 
      10, 
      "2015/09/20", 
      "it", 
      ""
    ], 
    [
      "kik/CoqExec", 
      "Coq Extraction Library", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/07/02", 
      "", 
      ""
    ], 
    [
      "kik/Four-Color-Theorem-Maintenance", 
      "Fixed FCT proof for latest coq and ssreflect", 
      "", 
      "Verilog", 
      1, 
      6, 
      "2011/06/15", 
      "", 
      ""
    ], 
    [
      "kik/ICFPC2011", 
      "ICFPC2011", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/06/21", 
      "", 
      ""
    ], 
    [
      "kik/VSTTE2012", 
      "VSTTE2012 competition", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/11/10", 
      "", 
      ""
    ], 
    [
      "kimushu/m2v_dec_impl", 
      "MPEG2 Decoder (HDL implementation)", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2012/11/24", 
      "", 
      ""
    ], 
    [
      "kimushu/peridot", 
      "'PERIDOT' - Simple & Compact FPGA board", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/09/16", 
      "", 
      ""
    ], 
    [
      "kimushu/rubic-fpga", 
      "mruby for FPGA", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2014/08/24", 
      "", 
      ""
    ], 
    [
      "kipr/kovan-fpga", 
      "FPGA code for Kovan platform", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/02/16", 
      "", 
      ""
    ], 
    [
      "kkudrolli/FPGA-Typewriter", 
      "The source code for an FPGA typewriter. Made during Build18 2016 at Carnegie Mellon University.", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/01/14", 
      "", 
      ""
    ], 
    [
      "kkudrolli/Matrix-Multiplier", 
      "A matrix multiplier system that multiplies a 64 byte x 64 byte matrix by a 64 byte by 1 byte vector in hardware. This was placed and routed onto an Altera FPGA.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/01/12", 
      "", 
      ""
    ], 
    [
      "kkudrolli/Team-SDK-545", 
      "An FPGA design project by Kais Kudrolli, Sohil Shah, and DongJoon Park for 18-545 at Carnegie Mellon University.", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/12/15", 
      "", 
      ""
    ], 
    [
      "kkudrolli/Testbench", 
      "A System Verilog testbench used to find faults in a black box calculator design.", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/01/12", 
      "", 
      ""
    ], 
    [
      "kkudrolli/USB-Host", 
      "Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus.", 
      "", 
      "SystemVerilog", 
      1, 
      1, 
      "2015/01/13", 
      "", 
      ""
    ], 
    [
      "kmod/processor", 
      "a simple processor built on a nexys 3", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2013/07/21", 
      "", 
      ""
    ], 
    [
      "konda989/FPGA-Calculator", 
      "implement a siple Caldulator on an Altera Stratix EP1S25F672C6", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2010/06/10", 
      "", 
      ""
    ], 
    [
      "konkers/knes", 
      "FPGA based NES implementation", 
      "apache-2.0", 
      "Verilog", 
      1, 
      5, 
      "2014/08/14", 
      "", 
      ""
    ], 
    [
      "konne88/Brainfuck-Processor", 
      "A simple brainfuck processor implemented in VHDL.", 
      "", 
      "VHDL", 
      0, 
      6, 
      "2010/12/08", 
      "", 
      ""
    ], 
    [
      "kosak/PapilioPro-AnimatedShapes", 
      "Driving the VGA protocol, displaying some animated shapes on an FPGA", 
      "", 
      "VHDL", 
      1, 
      4, 
      "2014/04/08", 
      "", 
      ""
    ], 
    [
      "kouamano/MPI-test", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/07/22", 
      "", 
      ""
    ], 
    [
      "kouamano/SOC", 
      "k-means", 
      "", 
      "SystemVerilog", 
      1, 
      2, 
      "2015/10/07", 
      "", 
      ""
    ], 
    [
      "krabo0om/pauloBlaze", 
      "A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.", 
      "apache-2.0", 
      "VHDL", 
      3, 
      3, 
      "2016/08/05", 
      "", 
      ""
    ], 
    [
      "kraigher/axi_bfm", 
      "Model of AXI interface towards shared memory", 
      "mpl-2.0", 
      "VHDL", 
      0, 
      5, 
      "2015/11/26", 
      "", 
      ""
    ], 
    [
      "kraigher/ghdl", 
      "VHDL 2008/93/87 simulator", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/02/03", 
      "", 
      ""
    ], 
    [
      "kramble/FPGA-Litecoin-Miner", 
      "A litecoin scrypt miner implemented with FPGA on-chip memory. ", 
      "gpl-3.0", 
      "Verilog", 
      62, 
      130, 
      "2014/09/22", 
      "if", 
      ""
    ], 
    [
      "kristianpaul/j1soc", 
      "j1soc", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/31", 
      "", 
      ""
    ], 
    [
      "kristianpaul/milkyminer", 
      "fpgaminer core xilinx fpgas port to M1 board", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2012/04/01", 
      "", 
      ""
    ], 
    [
      "kristianpaul/milkymist", 
      "The world's leading open source SoC with graphics acceleration", 
      "lgpl-3.0", 
      "Verilog", 
      2, 
      5, 
      "2012/03/20", 
      "", 
      ""
    ], 
    [
      "kristianpaul/tdc-core", 
      "tdc core from ohwr with an small milkymist soc", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/01/12", 
      "", 
      ""
    ], 
    [
      "krtkl/snickerdoodle-examples", 
      "Example projects for snickerdoodle", 
      "", 
      "VHDL", 
      0, 
      9, 
      "2016/06/26", 
      "", 
      ""
    ], 
    [
      "ksksue/Android-FPGA-FIFO-Transfer", 
      "Android-FPGA FIFO Transfer", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2012/05/08", 
      "", 
      ""
    ], 
    [
      "ksksue/Android2FPGAMemoryMap", 
      "connects Android to FPGA's memory map over USB.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/07/09", 
      "", 
      ""
    ], 
    [
      "ksksue/HelloLED-QsysJtagDebugOnDE0", 
      "Hello LED by Qsys Jtag Debug with System Console tcl code on DE0(Altera Cyclone III FPGA)", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2011/12/09", 
      "", 
      ""
    ], 
    [
      "ksksue/moemoe", 
      "moemoe tsun dere", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2013/12/04", 
      "", 
      ""
    ], 
    [
      "ksnieck/fpgasynth", 
      "VHDL for an FPGA based MIDI music synthesizer", 
      "", 
      "VHDL", 
      1, 
      6, 
      "2012/09/11", 
      "", 
      ""
    ], 
    [
      "ksnieck/spi_master", 
      "Publishing modifications to an LGPL licensed verilog SPI Master controller", 
      "lgpl-2.1", 
      "Verilog", 
      0, 
      0, 
      "2014/01/07", 
      "", 
      ""
    ], 
    [
      "ktemkin/ISESymbolLibrary", 
      "A symbol library containing a variety of logic components in the format presented by most logic texts.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/01/13", 
      "", 
      ""
    ], 
    [
      "ktemkin/SoftAVR", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2014/05/22", 
      "", 
      ""
    ], 
    [
      "ktemkin/VHDL-light-sensors", 
      "Simple hardware stubs for light sensors used by JD students.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/05/21", 
      "", 
      ""
    ], 
    [
      "ktemkin/fpga-avr-programmer", 
      "AVR910 (and avrdude) compatible set of programmers implemented on an FPGA", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/06/22", 
      "", 
      ""
    ], 
    [
      "ktemkin/ise-robot-components", 
      "A set of pre-made ISE schematic components to be used with the Binghamton University Instructional Robotics Platform.", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/08/13", 
      "", 
      ""
    ], 
    [
      "ktemkin/nec-to-ps2", 
      "A VHDL-based receiver for NEC-encoded IR remotes; and a piece of hardware to convert NEC values to PS/2. Intended to allow easy conversion from PS/2-based \"remote control\" projects to IR remote control; used in one of the university courses the author teaches.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/11/27", 
      "", 
      ""
    ], 
    [
      "ktemkin/sump-ila", 
      "SUMP-based Internal Logic Analyzer (ILA) for ISE schematic designs; intended for use in Digital Logic classes.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/08/07", 
      "", 
      ""
    ], 
    [
      "kzzch/nand2tetris-vhdl", 
      "nand2tetris files converted to VHDL so I can simulate them on an FPGA", 
      "", 
      "Verilog", 
      1, 
      5, 
      "2014/04/30", 
      "", 
      ""
    ], 
    [
      "lab11/fast-square", 
      "UWB Localization system based on squarewave subcarrier modulation", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2015/11/10", 
      "", 
      ""
    ], 
    [
      "laszuba/Pulsar_SDR", 
      "Altera Cyclone FPGA Code to implement a Software Defined Radio", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2013/06/21", 
      "", 
      ""
    ], 
    [
      "laurivosandi/hdl", 
      "Collection of hardware description languages writings and code snippets", 
      "mit", 
      "VHDL", 
      2, 
      3, 
      "2015/01/29", 
      "", 
      ""
    ], 
    [
      "laurivosandi/vhdl-exercise", 
      "A little exercise for VHDL newbies", 
      "mit", 
      "VHDL", 
      3, 
      1, 
      "2015/11/09", 
      "", 
      ""
    ], 
    [
      "leaflabs/basic-hdl-template", 
      "A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain)", 
      "other", 
      "Verilog", 
      3, 
      5, 
      "2014/05/02", 
      "", 
      ""
    ], 
    [
      "leaflabs/hdl", 
      "For HDL files, FPGA cores etc.", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2012/04/09", 
      "", 
      ""
    ], 
    [
      "leaflabs/rhd2000_dm", 
      "Verilog Data Model for simulation of Intan RHD2000 Series Electrophysiology Interface Chips", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/01/16", 
      "", 
      ""
    ], 
    [
      "leaflabs/willow-hdl", 
      "HDL for the Willow electrophysiology system.", 
      "mit", 
      "Verilog", 
      1, 
      2, 
      "2016/03/01", 
      "", 
      ""
    ], 
    [
      "leandrosoares6/VHDL-Mips-Pipeline-Microprocessor", 
      "VHDL-Mips-Pipeline-Microprocessor", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/05/02", 
      "", 
      ""
    ], 
    [
      "leffuy/Old-Hackers-Unite", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/05/06", 
      "", 
      ""
    ], 
    [
      "lelialinden/csc258", 
      "Computer Organization - Winter 2013", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/03/11", 
      "", 
      ""
    ], 
    [
      "lerwys/BPM_acquisition", 
      "Simple BPM acquisition system", 
      "", 
      "VHDL", 
      4, 
      0, 
      "2012/12/18", 
      "", 
      ""
    ], 
    [
      "lerwys/BPM_project", 
      "BPM_project", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2012/11/07", 
      "", 
      ""
    ], 
    [
      "lerwys/GitTest", 
      "GitTest", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/24", 
      "", 
      ""
    ], 
    [
      "lerwys/bpm-sw-old-backup", 
      "Main repository for the BPM firmware and software", 
      "lgpl-3.0", 
      "VHDL", 
      3, 
      2, 
      "2014/06/25", 
      "", 
      ""
    ], 
    [
      "lerwys/fmc-adc-hdl", 
      "FMC ADC Firmware", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/08/01", 
      "", 
      ""
    ], 
    [
      "lerwys/testing-bpm-sw", 
      "testing-bpm-sw", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2014/06/25", 
      "", 
      ""
    ], 
    [
      "lfantoniosi/rgb2vga", 
      "Analog RGB 15Khz to VGA 31Khz in FGPA", 
      "", 
      "VHDL", 
      4, 
      8, 
      "2016/01/25", 
      "", 
      ""
    ], 
    [
      "linuxbest/Cosmos_OpenSSD", 
      "", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2015/12/28", 
      "", 
      ""
    ], 
    [
      "linuxbest/acpt", 
      "Accelerator Coherency Port Test", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/04/04", 
      "", 
      ""
    ], 
    [
      "linuxbest/ahci", 
      "ahci base sata controller", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2013/02/13", 
      "", 
      ""
    ], 
    [
      "linuxbest/ahci_mpi", 
      "an sata controller using smallest resource.", 
      "", 
      "Verilog", 
      3, 
      5, 
      "2014/02/05", 
      "", 
      ""
    ], 
    [
      "linuxbest/k7_netfpga", 
      "K7 Base Netfpga board Project", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2015/03/10", 
      "", 
      ""
    ], 
    [
      "linuxbest/lzs", 
      "an open source lzs hardware & software ", 
      "gpl-2.0", 
      "Verilog", 
      2, 
      2, 
      "2013/02/13", 
      "", 
      ""
    ], 
    [
      "linuxbest/ml605_pcie", 
      "ml605 and k7netfpga edk project.", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/12/06", 
      "", 
      ""
    ], 
    [
      "linuxbest/opci", 
      "open core pci bridge ", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2013/02/13", 
      "", 
      ""
    ], 
    [
      "lisper/arcade-centipede", 
      "FPGA centipede arcade game in verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "lisper/arcade-foodfight", 
      "FPGA foodfight arcade game in verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "lisper/arcade-robotron", 
      "FPGA robotron arcade game game in verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "lisper/cpus-caddr", 
      "FPGA based MIT CADR lisp machine - rewritten in modern verilog - boots and runs", 
      "", 
      "Verilog", 
      1, 
      5, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "lisper/cpus-cadr", 
      "MIT CADR original verilog and simulator", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "lisper/cpus-pdp8", 
      "FPGA based PDP-8/i clone in verilog.  Includes several TSS/8 sources and utiltities to build from source", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "live5156go51/Digital-frequency-counter", 
      "Digital frequency counter and Accuracy 100hz   Xilinx EXCD-1 spartan3e  xc3s500e", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2010/09/23", 
      "", 
      ""
    ], 
    [
      "live5156go51/FPGA------DDS-digital-signal-generator", 
      "Target Device: xc3s500e-4pq208      Xilinx Spartan 3E        EXCD-1\u5f00\u53d1\u677f", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2011/09/19", 
      "", 
      ""
    ], 
    [
      "ljepson74/gitplay", 
      "playing with git", 
      "", 
      "SystemVerilog", 
      2, 
      1, 
      "2014/11/05", 
      "", 
      ""
    ], 
    [
      "ljepson74/svsc", 
      "SystemVerilog and UVM examples", 
      "", 
      "SystemVerilog", 
      1, 
      4, 
      "2014/10/01", 
      "", 
      ""
    ], 
    [
      "ljlin/MIPS48PipelineCPU", 
      "\u51af\u7231\u6c11\u8001\u5e08\u300a\u8ba1\u7b97\u673a\u7ec4\u6210\u539f\u7406A\u300b\u8bfe\u7a0b\u8bbe\u8ba1", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2015/07/07", 
      "", 
      ""
    ], 
    [
      "lnls-dig/bpm-gw", 
      "Repository containing the gateware for the Beam Position Monitor project", 
      "lgpl-3.0", 
      "VHDL", 
      1, 
      1, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "lnls-dig/dsp-cores", 
      "Repository containing the DSP for BPM position measurement", 
      "lgpl-3.0", 
      "VHDL", 
      3, 
      2, 
      "2016/09/27", 
      "", 
      ""
    ], 
    [
      "lnls-dig/general-cores", 
      "general-cores", 
      "", 
      "VHDL", 
      5, 
      4, 
      "2016/10/07", 
      "", 
      ""
    ], 
    [
      "loganwilliams/augmented-reality-on-fpga", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2011/12/13", 
      "", 
      ""
    ], 
    [
      "lomax/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2013/06/03", 
      "", 
      ""
    ], 
    [
      "losteiner/lsd_cv", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/04/10", 
      "", 
      ""
    ], 
    [
      "lowRISC/fpga-zynq", 
      "", 
      "other", 
      "Verilog", 
      0, 
      3, 
      "2015/05/05", 
      "", 
      ""
    ], 
    [
      "lowRISC/lowrisc-chip", 
      "The root repo for lowRISC project and FPGA demos.", 
      "other", 
      "SystemVerilog", 
      19, 
      62, 
      "2016/10/11", 
      "itf", 
      ""
    ], 
    [
      "lowRISC/socip", 
      "Collection of IP cores usable to lowRISC SoC", 
      "", 
      "SystemVerilog", 
      3, 
      1, 
      "2016/08/03", 
      "", 
      ""
    ], 
    [
      "luadch/translations", 
      "Additional Translations for Luadch", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/02/25", 
      "", 
      ""
    ], 
    [
      "lucasp0927/dclab", 
      "2010 summer dclab", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/07/20", 
      "", 
      ""
    ], 
    [
      "luciferkonn/detectfoot_linux", 
      "This project is the low version about the hardware software co-design of our FPGA + Android Project", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/09/21", 
      "", 
      ""
    ], 
    [
      "lukehsiao/FPGA_Flappy_Bird", 
      "A simple hardware-implementation of the viral game \"Flappy Bird\" built for use on the Digilent NEXYS 2 Development Board (XC3S500E-FG320)", 
      "mit", 
      "VHDL", 
      2, 
      2, 
      "2016/07/02", 
      "", 
      ""
    ], 
    [
      "lulf/microcpu", 
      "Soft core simple cpu", 
      "", 
      "VHDL", 
      0, 
      5, 
      "2011/02/26", 
      "", 
      ""
    ], 
    [
      "lushl9301/CE3001-Project", 
      "cpu", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/11/21", 
      "", 
      ""
    ], 
    [
      "lushl9301/verilog", 
      "", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2013/11/17", 
      "", 
      ""
    ], 
    [
      "luuvish/amba3-vip", 
      "amba3 apb/axi vip", 
      "mit", 
      "SystemVerilog", 
      2, 
      2, 
      "2015/02/24", 
      "", 
      ""
    ], 
    [
      "luuvish/system-verilog-patterns", 
      "SystemVerilog Design Patterns", 
      "", 
      "SystemVerilog", 
      0, 
      6, 
      "2015/03/11", 
      "", 
      ""
    ], 
    [
      "lxp32/lxp32-cpu", 
      "A lightweight, open source 32-bit CPU core optimized for FPGA implementation", 
      "mit", 
      "VHDL", 
      1, 
      2, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "lzw545/opengg", 
      "OpenGL-like graphics pipeline on a Xilinx FPGA", 
      "", 
      "Verilog", 
      2, 
      7, 
      "2010/12/14", 
      "", 
      ""
    ], 
    [
      "m-labs/bscan_spi_kc705", 
      "Gateware to allow JTAG serial flash programming on KC705 with xc3sprog", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/22", 
      "", 
      ""
    ], 
    [
      "m-labs/fjmem-m1", 
      "FJMEM core for flashing Mixxeo and Milkymist One", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      4, 
      "2013/11/30", 
      "", 
      ""
    ], 
    [
      "m-labs/lm32", 
      "LatticeMico32 soft processor", 
      "other", 
      "Verilog", 
      19, 
      42, 
      "2014/10/10", 
      "it", 
      ""
    ], 
    [
      "m-labs/milkymist", 
      "ac97", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "asfifo", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "bt656cap", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "conbus", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "csrbrg", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "dmx", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "fmlarb", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "fmlbrg", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "fmlmeter", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "hpdmc_ddr32", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "lm32 - LatticeMico32", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "memcard", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "memtest", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "minimac2", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "monitor", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "norflash16", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "pfpu", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "rc5", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "softusb", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "sysctl", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "tmu2", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "uart", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "vgafb", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      "f"
    ], 
    [
      "m-labs/milkymist", 
      "SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU", 
      "lgpl-3.0", 
      "Verilog", 
      25, 
      92, 
      "2014/02/18", 
      "itf", 
      ""
    ], 
    [
      "m-labs/tdc-core", 
      "A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/02/01", 
      "", 
      ""
    ], 
    [
      "m1a1x1/Bloom_pattern_search", 
      "Pattern searche based on Bloom algorithm.", 
      "", 
      "SystemVerilog", 
      1, 
      2, 
      "2015/07/20", 
      "", 
      ""
    ], 
    [
      "m1a1x1/Round_robin_arb", 
      "\u0410\u043b\u0433\u043e\u0440\u0438\u0442\u043c \u0440\u0430\u0432\u043d\u043e\u043c\u0435\u0440\u043d\u043e\u0433\u043e \u0432\u044b\u0431\u043e\u0440\u0430 \u0437\u0430\u043f\u0440\u043e\u0441\u043e\u0432", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/02/08", 
      "", 
      ""
    ], 
    [
      "m1a1x1/fpga_alarm_clock", 
      "Implementing alarm clocks on DE0-nano with custom VGA and GUI program for setting time and alarms", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/03/09", 
      "", 
      ""
    ], 
    [
      "m1a1x1/fpga_desktop_sound_visualizer", 
      "Implementing sound visualizer on FPGA with Terasic DE0-Nano", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/12/07", 
      "", 
      ""
    ], 
    [
      "m1a1x1/fpga_synthesizer", 
      "DE1-SoC project", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/02/08", 
      "", 
      ""
    ], 
    [
      "m8pple/eie1_fpga_lab", 
      "Spring term two-week FPGA lab for EIE students", 
      "", 
      "Verilog", 
      11, 
      5, 
      "2016/02/19", 
      "", 
      ""
    ], 
    [
      "macaufreitas/micro-risc", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/06/25", 
      "", 
      ""
    ], 
    [
      "maciek-slon/PW", 
      "Some academic projects", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2010/06/01", 
      "", 
      ""
    ], 
    [
      "macka87/haven", 
      "Hardware-Accelerated Verification ENvironment", 
      "", 
      "VHDL", 
      5, 
      1, 
      "2014/06/17", 
      "", 
      ""
    ], 
    [
      "madcowswe/ODriveFPGA", 
      "High performance motor control", 
      "mit", 
      "VHDL", 
      1, 
      3, 
      "2016/05/31", 
      "", 
      ""
    ], 
    [
      "madcowswe/VHDL", 
      "Oskar and Ryans VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/03/27", 
      "", 
      ""
    ], 
    [
      "madhavPdesai/ahir", 
      "Algorithm to hardware compilation tools (e.g. C to VHDL).", 
      "other", 
      "VHDL", 
      6, 
      7, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "madias/calculator", 
      "calculator for fpga with vga display", 
      "", 
      "VHDL", 
      0, 
      5, 
      "2010/05/19", 
      "", 
      ""
    ], 
    [
      "madias/foo", 
      "altered debounce vhdl demo", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2010/05/20", 
      "", 
      ""
    ], 
    [
      "madias/foo_d", 
      "foo with the debouncing demo project", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2010/05/18", 
      "", 
      ""
    ], 
    [
      "magnifikus/TMC5130FPGA", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/12/07", 
      "", 
      ""
    ], 
    [
      "maidenone/ORGFXSoC", 
      "An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)", 
      "", 
      "Verilog", 
      11, 
      37, 
      "2012/06/07", 
      "itf", 
      ""
    ], 
    [
      "maikmerten/riscv-tomthumb", 
      "A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2016/10/11", 
      "", 
      ""
    ], 
    [
      "makestuff/blinky", 
      "HWA:Simple blinky LED application", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/comm-fpga", 
      "HWL:The FPGALink interface to the outside world", 
      "gpl-3.0", 
      "VHDL", 
      2, 
      1, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/dvr-connectors", 
      "HWL:A bunch of connectors following the data-valid-ready convention", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      1, 
      "2015/12/21", 
      "", 
      ""
    ], 
    [
      "makestuff/fx2fpga", 
      "HW:PCB & VHDL to interface an FX2LP chip to a Digilent S3BOARD.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2010/08/14", 
      "", 
      ""
    ], 
    [
      "makestuff/get-me-started-with", 
      "META: Somewhere to put my very simple \"get me started with X\" examples", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2015/08/19", 
      "", 
      ""
    ], 
    [
      "makestuff/logic-sampler", 
      "HW:Simple high-speed logic sampler/analyser", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/mem-ctrl", 
      "HWL:A simple SDRAM controller", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/mem-pipe", 
      "HWL:A data-valid-ready front-end for the SDRAM controller", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/readback", 
      "HWA:Simple host FIFO interface to SDRAM controller", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/s3b_sdram", 
      "HW: A little SDRAM daughterboard for the Digilent S3BOARD", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2012/06/25", 
      "", 
      ""
    ], 
    [
      "makestuff/s3board-demo", 
      "HWA: Digilent's demo design for their S3BOARD", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/10/24", 
      "", 
      ""
    ], 
    [
      "makestuff/seven-seg", 
      "HWL:Driver for the four-digit seven-segment displays found on many FPGA devkits", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      1, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/sim-utils", 
      "HWL:A collection of utilities to aid with HDL functional testing", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/spi-master", 
      "HWL:A simple SPI-like serial I/O controller", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/spi-talk", 
      "HWA:Using spi-master module to talk to SD cards & SPI flash", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/swled", 
      "HWA:A couple of simple HDL applications involving switches & LEDs", 
      "gpl-3.0", 
      "VHDL", 
      2, 
      0, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "makestuff/vga_test", 
      "HWA:VGA test-card", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      0, 
      "2013/05/09", 
      "", 
      ""
    ], 
    [
      "makestuff/vhdl", 
      "HW:Scratchpad for VHDL experiments", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2013/05/07", 
      "", 
      ""
    ], 
    [
      "mammenx/synesthesia", 
      "Synesthesia - Experiments Wth Light & Sound on the DE1", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/01/31", 
      "", 
      ""
    ], 
    [
      "mammenx/synesthesia_moksha", 
      "An attempt to revive Synesthesia on C5G Kit", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2016/03/26", 
      "", 
      ""
    ], 
    [
      "mammenx/synesthesia_zen", 
      "Next Gen version of Synesthesia", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/10/12", 
      "", 
      ""
    ], 
    [
      "mandl/Apple_II_vhdl", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/09", 
      "", 
      ""
    ], 
    [
      "mantzouj/361_project", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/11/15", 
      "", 
      ""
    ], 
    [
      "mantzouj/Final_Project", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/03/16", 
      "", 
      ""
    ], 
    [
      "mantzouj/battleships", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/06/07", 
      "", 
      ""
    ], 
    [
      "manucorporat/manu-pu-v1", 
      "Single Cycle Harvard CPU, verilog + assembler", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/05/15", 
      "", 
      ""
    ], 
    [
      "maoaiz/Mips-Monociclo", 
      "Proyecto del Procesador MIPS (Monociclo)", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2012/07/26", 
      "", 
      ""
    ], 
    [
      "maoaiz/caja-fuerte", 
      "caja fuerte desarrollada en vhdl ", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/07/24", 
      "", 
      ""
    ], 
    [
      "marceloboeira/vhdl-examples", 
      "Unisinos class of Electronics Engineering", 
      "mit", 
      "VHDL", 
      1, 
      3, 
      "2015/06/01", 
      "", 
      ""
    ], 
    [
      "marmolejo/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      30, 
      116, 
      "2013/11/17", 
      "itf", 
      ""
    ], 
    [
      "marsohod4you/Amber-Marsohod2", 
      "Port of Amber ARM Core project to Marsohod2 platform", 
      "", 
      "Verilog", 
      5, 
      5, 
      "2014/03/26", 
      "", 
      ""
    ], 
    [
      "marsohod4you/FPGA_AM_transmitter", 
      "Implementation of AM (amplitute modulation) radio transmitter in FPGA Altera Cyclone III.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/05/16", 
      "", 
      ""
    ], 
    [
      "marsohod4you/FPGA_FM_transmitter", 
      "Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/05/16", 
      "", 
      ""
    ], 
    [
      "marsohod4you/FPGA_SDR", 
      "Software Defined Radio receiver in Marsohod2 Altera Cyclone III board", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/05/03", 
      "", 
      ""
    ], 
    [
      "marsohod4you/FPGA_game_life", 
      "Implementation of well known old game LIFE in FPGA Altera MAX10. FPGA Board marsohod3.", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/04/28", 
      "", 
      ""
    ], 
    [
      "marsohod4you/UsbHwThinClient4Vm", 
      "Attempt to attach display/mouse/keyboard to VMWAVE virtual machine. HW device for this: Altera MAX10 FPGA dev kit \"marsohod3\"", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/02/22", 
      "", 
      ""
    ], 
    [
      "martinayotte/MyAmberOnMiniSpartan6", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "martinayotte/MyOldLandCPUonMiniSpartan6", 
      "My implementation of OldLandCPU on MiniSpartan6", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/05/29", 
      "", 
      ""
    ], 
    [
      "martinayotte/MyStormOnMiniSpartan6", 
      "MyStormOnMiniSpartan6", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/02/24", 
      "", 
      ""
    ], 
    [
      "martinjthompson/VHDL-compare", 
      "For comparing a variety of VHDL methods", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/03/22", 
      "", 
      ""
    ], 
    [
      "martinjthompson/VHDL_variables_and_signals", 
      "Comparison of a \"variable\" and a \"signal\" way of doing things", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/05/25", 
      "", 
      ""
    ], 
    [
      "martinjthompson/image_processing_examples", 
      "Examples of image processing", 
      "", 
      "VHDL", 
      5, 
      6, 
      "2011/01/18", 
      "", 
      ""
    ], 
    [
      "martinjthompson/libv", 
      "Useful set of library functions for VHDL", 
      "", 
      "VHDL", 
      13, 
      40, 
      "2013/11/24", 
      "it", 
      ""
    ], 
    [
      "masc-ucsc/cmpe220fall16", 
      "Public repository of the UCSC CMPE220 class project", 
      "apache-2.0", 
      "Verilog", 
      0, 
      3, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "mathiashelsen/ARMvsFPGA", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/04/15", 
      "", 
      ""
    ], 
    [
      "mathiashelsen/FPGA_ADC", 
      "Implementing the digital part of an ADC on and FPGA (SAR, DeltaSigma)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/02/14", 
      "", 
      ""
    ], 
    [
      "mathiashelsen/TestVHDL", 
      "A place to put my VHDL code", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/05/28", 
      "", 
      ""
    ], 
    [
      "mathski/FPGA_Object_Tracking", 
      "ECE563 Final Project - FPGA based camera tracking", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/12/17", 
      "", 
      ""
    ], 
    [
      "matrix-io/matrix-creator-fpga", 
      "Reference HDL code for the MATRIX Creator's Spartan 6 FPGA", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2016/07/15", 
      "", 
      ""
    ], 
    [
      "mattam82/Coq--RTL", 
      "A formalization of \u03bbRTL in Coq", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/08/12", 
      "", 
      ""
    ], 
    [
      "mattam82/math-classes", 
      "", 
      "other", 
      "Verilog", 
      0, 
      2, 
      "2016/05/20", 
      "", 
      ""
    ], 
    [
      "matthewbridges/dugong", 
      "A VHDL Architecture for Digital Radio prototyping on the RHINO Platform", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2016/09/15", 
      "", 
      ""
    ], 
    [
      "mattstock/bexkat1", 
      "A experimental CPU design", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/10/09", 
      "", 
      ""
    ], 
    [
      "mattyhall/North-South-Divide", 
      "A programme to calculate where the North-South divide is based on various data. Made for YRS2013", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      2, 
      "2013/09/10", 
      "", 
      ""
    ], 
    [
      "mazrouei/SimpleSwitch_SystemVerilog_Verification", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/09/22", 
      "", 
      ""
    ], 
    [
      "mbattig/pedal", 
      "FPGA Based Guitar Pedal", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/09/07", 
      "", 
      ""
    ], 
    [
      "mbgh/aes128-hdl", 
      "A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.", 
      "gpl-2.0", 
      "SystemVerilog", 
      2, 
      2, 
      "2014/11/17", 
      "", 
      ""
    ], 
    [
      "mbrobbel/capi-streaming-framework", 
      "AFU framework for streaming applications with CAPI.", 
      "bsd-2-clause", 
      "VHDL", 
      4, 
      8, 
      "2016/07/14", 
      "", 
      ""
    ], 
    [
      "mczerski/SD-card-controller", 
      "WISHBONE SD Card Controller IP Core", 
      "", 
      "Verilog", 
      3, 
      9, 
      "2016/09/05", 
      "", 
      ""
    ], 
    [
      "mczerski/orpsoc-de0_nano", 
      "ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board", 
      "", 
      "Verilog", 
      7, 
      3, 
      "2013/09/26", 
      "", 
      ""
    ], 
    [
      "mda-ut/SONAR", 
      "A temporary repository for the SONAR code.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/11/04", 
      "", 
      ""
    ], 
    [
      "mda-ut/SubZero", 
      "University of Toronto Mechatronics Design Association's Software for our submarine SubZero", 
      "mit", 
      "Verilog", 
      28, 
      3, 
      "2015/11/02", 
      "", 
      ""
    ], 
    [
      "mda-ut/Tempest", 
      "(Deprecated as of May 8, 2016) University of Toronto Mechatronics Design Association's Software for our 2015-2016 submarine Tempest", 
      "mit", 
      "Verilog", 
      5, 
      0, 
      "2016/04/10", 
      "", 
      ""
    ], 
    [
      "megsaysrawr/CompArchFA15", 
      "The base repository for Olin's ENGR3410 Computer Architecture assignments", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/11/16", 
      "", 
      ""
    ], 
    [
      "megsaysrawr/CryptArch", 
      "Final project for Computer Architecture class Fall 2015 about cryptography.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/12/15", 
      "", 
      ""
    ], 
    [
      "melt-umn/python-silver-grammar", 
      "Silver implementation for Python", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/05/16", 
      "", 
      ""
    ], 
    [
      "melt-umn/silver", 
      "An attribute grammar-based meta-programming language for composable language extensions", 
      "lgpl-3.0", 
      "SystemVerilog", 
      2, 
      8, 
      "2016/10/11", 
      "", 
      ""
    ], 
    [
      "mepard/N210CeVI", 
      "100 Msps support for Ettus USRP N210", 
      "", 
      "Verilog", 
      3, 
      5, 
      "2012/04/06", 
      "", 
      ""
    ], 
    [
      "mfischer/fpgadev-zynq", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2013/06/21", 
      "", 
      ""
    ], 
    [
      "mfischer/zynq-acp", 
      "", 
      "", 
      "VHDL", 
      6, 
      3, 
      "2013/06/25", 
      "", 
      ""
    ], 
    [
      "mherlev/MemoryTree", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/09/05", 
      "", 
      ""
    ], 
    [
      "mhollands/6.111-final-project", 
      "6.111-final-project", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/12/09", 
      "", 
      ""
    ], 
    [
      "michaelbolt/OSPI-16x", 
      "The Open Source 16-bit Processor Initiative is a collaborative effort aiming to design a working VHDL model of a processor for people who want to learn to understand them.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/02/28", 
      "", 
      ""
    ], 
    [
      "michaelgwelch/coq", 
      "Solutions for the book Software Foundations by Benjamin C. Pierce", 
      "", 
      "Verilog", 
      4, 
      4, 
      "2011/09/22", 
      "", 
      ""
    ], 
    [
      "mikeshulman/Homotopy", 
      "Homotopy type theory", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/03/26", 
      "", 
      ""
    ], 
    [
      "mikestir/fpga-bbc", 
      "Acorn BBC Micro on an Altera DE1 FPGA board", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2016/01/13", 
      "", 
      ""
    ], 
    [
      "mikestir/fpga-spectrum", 
      "Sinclair ZX Spectrum 48k and 128k on an Altera DE1 FPGA board", 
      "", 
      "VHDL", 
      3, 
      6, 
      "2016/01/13", 
      "", 
      ""
    ], 
    [
      "mindrobots/P8X32A_Emulation", 
      "Parallax Inc. Propeller micro-controller HDL.", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      2, 
      "2015/07/31", 
      "", 
      ""
    ], 
    [
      "minhhn2910/FPGA-RISC-MCU", 
      "Simple RISC MCU written on Verilog and Compiler for that MCU.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/04/14", 
      "", 
      ""
    ], 
    [
      "minimig-dev/minimig-de1", 
      "Minimig for the DE1 board", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/11/27", 
      "", 
      ""
    ], 
    [
      "minimig-dev/minimig-mist", 
      "Minimig for the MiST board", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2015/05/09", 
      "", 
      ""
    ], 
    [
      "mist-devel/mist-board", 
      "Core sources and tools for the MIST board", 
      "", 
      "VHDL", 
      20, 
      114, 
      "2016/10/12", 
      "itf", 
      ""
    ], 
    [
      "mithro/HDMI2USB-misoc-firmware", 
      "A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.", 
      "other", 
      "VHDL", 
      1, 
      2, 
      "2016/08/18", 
      "", 
      ""
    ], 
    [
      "mithro/fpga-sram-bootstrap", 
      "Automatically exported from code.google.com/p/fpga-sram-bootstrap", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/27", 
      "", 
      ""
    ], 
    [
      "mithro/soft-utmi", 
      "A \"soft\" (VHDL) implementation of the UTMI+ PHYs specification using the SERDES found in Xilinx Spartan-6.", 
      "apache-2.0", 
      "VHDL", 
      1, 
      0, 
      "2014/11/04", 
      "", 
      ""
    ], 
    [
      "mithro/vhdl-triple-buffer", 
      "Triple Buffer Implementation in VHDL", 
      "apache-2.0", 
      "VHDL", 
      0, 
      0, 
      "2014/07/06", 
      "", 
      ""
    ], 
    [
      "mjbrown/umn_simaudio", 
      "Univ. of MN Simultaneous Audio Recording Interface Software and Firmware", 
      "", 
      "VHDL", 
      4, 
      5, 
      "2012/06/16", 
      "", 
      ""
    ], 
    [
      "mjlyons/vSPI", 
      "Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah USB/SPI adapter", 
      "", 
      "Verilog", 
      1, 
      7, 
      "2012/04/13", 
      "", 
      ""
    ], 
    [
      "mjstanis/iot_shield", 
      "IoT Shield for the Intel Galileo Development Board", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2015/05/05", 
      "", 
      ""
    ], 
    [
      "mkatsimpris/test_jpeg", 
      "This is a myhdl test environment for the open-cores jpeg_encoder.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/08/17", 
      "", 
      ""
    ], 
    [
      "mogorman/mojo-make", 
      "Build system for the mojo fpga using xise tools", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2013/05/15", 
      "", 
      ""
    ], 
    [
      "mohit3112/logi-hard", 
      "All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2014/05/27", 
      "", 
      ""
    ], 
    [
      "mossmann/unambiguous-encapsulation", 
      "experiments relating to the encapsulation of data within other data", 
      "gpl-2.0", 
      "Verilog", 
      5, 
      5, 
      "2014/11/03", 
      "", 
      ""
    ], 
    [
      "mpekatsoula/Acl_pong", 
      "In the context of this project we implemented the classic pong game using a Spartan 6 FPGA, and two 3-axis accelerometers.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/06/21", 
      "", 
      ""
    ], 
    [
      "mriscoc/SBA", 
      "Simple Bus Architecture", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/07/13", 
      "", 
      ""
    ], 
    [
      "mriscoc/SBA-Library", 
      "SBA IP Cores  http://sba.accesus.com", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/09/23", 
      "", 
      ""
    ], 
    [
      "msis/metaCompo", 
      "A metamodel for FSM components that helps generating models and source-code for many architectures", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/02/11", 
      "", 
      ""
    ], 
    [
      "mstrader/mlib_devel", 
      "", 
      "", 
      "VHDL", 
      2, 
      5, 
      "2016/05/20", 
      "", 
      ""
    ], 
    [
      "mstram/M65C02A", 
      "Microprogrammed 65C02 Processor Core (Verilog)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/11/14", 
      "", 
      ""
    ], 
    [
      "mstram/MAM65C02-Processor-Core", 
      "Microprogrammed 65C02-compatible Processor Core for FPGAs (Verilog-2001)", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/05/15", 
      "", 
      ""
    ], 
    [
      "mtrberzi/ym2608", 
      "VHDL clone of YM2608 (OPNA) sound chip", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2014/08/07", 
      "", 
      ""
    ], 
    [
      "mtreseler/libv", 
      "Useful set of library functions for VHDL", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/08/22", 
      "", 
      ""
    ], 
    [
      "mu-chaco/ReWire", 
      "Experimental compiler for a subset of Haskell to VHDL", 
      "", 
      "VHDL", 
      3, 
      6, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "muzafferkal/axi-bfm", 
      "AXI3 Bus Functional Models (Master & Slave) ", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      4, 
      "2015/09/13", 
      "", 
      ""
    ], 
    [
      "muzafferkal/shortreal", 
      "simple shortreal to bits (and vice versa) conversion functions", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/09/13", 
      "", 
      ""
    ], 
    [
      "mvvproject/DE1-SoC-Board", 
      "Configurations", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/09/07", 
      "", 
      ""
    ], 
    [
      "mvvproject/ReVerSE-U16", 
      "Development Kit", 
      "", 
      "VHDL", 
      5, 
      7, 
      "2016/10/11", 
      "", 
      ""
    ], 
    [
      "mvvproject/ReVerSE-U8", 
      "Development Kit", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2015/10/04", 
      "", 
      ""
    ], 
    [
      "mvvproject/ReVerSE-U9", 
      "Development Kit", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/01/14", 
      "", 
      ""
    ], 
    [
      "myriadrf/LimeSDR-PCIe_GW", 
      "Altera Cyclone IV FPGA project for the PCIe LimeSDR board ", 
      "apache-2.0", 
      "Verilog", 
      3, 
      2, 
      "2016/06/30", 
      "", 
      ""
    ], 
    [
      "myriadrf/LimeSDR-USB_GW", 
      "Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board", 
      "", 
      "Verilog", 
      9, 
      8, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "myriadrf/STREAM", 
      "FPGA development platform for high-performance RF and digital design", 
      "", 
      "VHDL", 
      5, 
      13, 
      "2015/12/03", 
      "itf", 
      ""
    ], 
    [
      "mzakharo/usb-de2-fpga", 
      "Hardware interface for USB controller on DE2 FPGA Platform", 
      "gpl-3.0", 
      "Verilog", 
      4, 
      12, 
      "2012/12/02", 
      "itf", 
      ""
    ], 
    [
      "mzp/GC", 
      "Proof of Garbage Collector", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/05/05", 
      "", 
      ""
    ], 
    [
      "mzp/applpi", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/08/07", 
      "", 
      ""
    ], 
    [
      "mzp/cpdt", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/05/23", 
      "", 
      ""
    ], 
    [
      "mzp/lambda", 
      "simple typed lambda calculus on Coq", 
      "", 
      "Verilog", 
      0, 
      5, 
      "2010/01/27", 
      "", 
      ""
    ], 
    [
      "nagoya313/YutorinaCPU", 
      "\u81ea\u4f5cCPU\u3089\u3057\u3044", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/07/24", 
      "", 
      ""
    ], 
    [
      "naobuki/coded_aperture_vhdl", 
      "vhdl code for simulating/synthesizing an FPGA backend of a coded aperture", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/02/01", 
      "", 
      ""
    ], 
    [
      "narekisaghulyan/backup_project", 
      "", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2013/05/03", 
      "", 
      ""
    ], 
    [
      "narekisaghulyan/cross_correlation", 
      "cross_correlation and testbench", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2013/04/25", 
      "", 
      ""
    ], 
    [
      "narekisaghulyan/i2sBarGraph", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/05/03", 
      "", 
      ""
    ], 
    [
      "narekisaghulyan/localizer", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/05/02", 
      "", 
      ""
    ], 
    [
      "narekisaghulyan/microblaze_fft", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/04/15", 
      "", 
      ""
    ], 
    [
      "narekisaghulyan/microblaze_gcd", 
      "", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2013/04/04", 
      "", 
      ""
    ], 
    [
      "natsfr/md5-hbf_dual-core", 
      "md5 hardware bruteforcer IP core", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2010/08/01", 
      "", 
      ""
    ], 
    [
      "navisngh11/Pipelined-RISC15-Processor", 
      "Verilog implementation of 16-bit pipelined RISC15 processor design", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2015/11/06", 
      "", 
      ""
    ], 
    [
      "ncortot/fpga-led-matrix", 
      "HDMI decoder and LED matrix controller on a Spartan-6 FPGA", 
      "", 
      "VHDL", 
      0, 
      5, 
      "2015/02/15", 
      "", 
      ""
    ], 
    [
      "nealcrook/multicomp6809", 
      "Software and modifications for Grant Searle's multicomp FPGA design, mostly focussed towards the 6809 variant: Forth (CamelForth), FLEX, CUBIX, NITROS9 and the exec09 emulator.", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2016/09/28", 
      "", 
      ""
    ], 
    [
      "neidwdp/verilog-mode", 
      "Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/09/21", 
      "", 
      ""
    ], 
    [
      "neogeodev/NeoGeoFPGA-sim", 
      "Simulation only cartridge NeoGeo hardware definition", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      13, 
      "2016/10/16", 
      "it", 
      ""
    ], 
    [
      "nesl/ice40_examples", 
      "Public examples of ICE40 HX8K examples using Icestorm", 
      "gpl-3.0", 
      "Verilog", 
      3, 
      5, 
      "2016/08/17", 
      "", 
      ""
    ], 
    [
      "nesl/memprothw", 
      "memprothw", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/08/19", 
      "", 
      ""
    ], 
    [
      "nfarring/cores", 
      "Library of hardware modules for FPGAs", 
      "bsd-2-clause", 
      "Verilog", 
      1, 
      3, 
      "2012/01/10", 
      "", 
      ""
    ], 
    [
      "ngzhang/Icarus", 
      "DUAL Spartan6 Development Platform", 
      "other", 
      "Verilog", 
      33, 
      61, 
      "2013/01/22", 
      "if", 
      ""
    ], 
    [
      "nhandyal/Verilog-Spectrum-Analyzer", 
      "FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2012/07/19", 
      "", 
      ""
    ], 
    [
      "nhanvtran/IPBusDataSource", 
      "", 
      "", 
      "VHDL", 
      5, 
      0, 
      "2015/04/03", 
      "", 
      ""
    ], 
    [
      "nhanvtran/TrackTrigger", 
      "Code for VIPRAM development", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/02/05", 
      "", 
      ""
    ], 
    [
      "nhanvtran/VipramMezzFirmware", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2015/08/06", 
      "", 
      ""
    ], 
    [
      "nickdesaulniers/Omicron", 
      "a general purpose, pipelined CPU", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      2, 
      "2015/09/30", 
      "", 
      ""
    ], 
    [
      "nickrobinson/G729_CODE", 
      "G.729 Encoder", 
      "", 
      "Verilog", 
      7, 
      11, 
      "2012/02/02", 
      "it", 
      ""
    ], 
    [
      "nickwhite917/MIPS-Processer-ALU", 
      "MIPS ALU", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2015/05/08", 
      "", 
      ""
    ], 
    [
      "nikkatsa7/Petalinux-on-Zedboard-camera-streaming", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/07/30", 
      "", 
      ""
    ], 
    [
      "nikkatsa7/SpaceInvadersFpgaGame", 
      "", 
      "", 
      "Verilog", 
      1, 
      7, 
      "2016/05/21", 
      "", 
      ""
    ], 
    [
      "nikkatsa7/petalinux_gray_polling", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/26", 
      "", 
      ""
    ], 
    [
      "nist-ionstorage/digital-servo", 
      "NIST digital servo: an FPGA based fast digital feedback controller", 
      "other", 
      "Verilog", 
      2, 
      10, 
      "2016/08/23", 
      "if", 
      ""
    ], 
    [
      "nkkav/bstest-s3esk", 
      "A buttons, switches and LEDs tester for the Xilinx Spartan-3E starter kit board.", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      0, 
      "2016/08/09", 
      "", 
      ""
    ], 
    [
      "nkkav/color_maker-s3esk", 
      "A simple VGA output tester for the Xilinx Spartan-3E starter kit board.", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      1, 
      "2016/08/09", 
      "", 
      ""
    ], 
    [
      "nkkav/complexpack", 
      "complexpack is a complex arithmetic package written in VHDL.", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2016/07/23", 
      "", 
      ""
    ], 
    [
      "nkkav/elemapprox", 
      "Approximating and plotting elementary functions as ASCII or bitmap for ANSI C, Verilog and VHDL", 
      "bsd-3-clause", 
      "VHDL", 
      1, 
      0, 
      "2016/09/06", 
      "", 
      ""
    ], 
    [
      "nkkav/fixed_extensions", 
      "VHDL fixed-point arithmetic extensions package", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      3, 
      "2014/09/26", 
      "", 
      ""
    ], 
    [
      "nkkav/kvcordic", 
      "Multi-function, universal, fixed-point CORDIC", 
      "other", 
      "VHDL", 
      0, 
      3, 
      "2015/12/31", 
      "", 
      ""
    ], 
    [
      "nkkav/mu0", 
      "HDL models and programming tools for the educational MU0 processor", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      2, 
      "2015/12/25", 
      "", 
      ""
    ], 
    [
      "nkkav/ratpack", 
      "VHDL rational arithmetic package", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      3, 
      "2016/07/23", 
      "", 
      ""
    ], 
    [
      "nkkav/yosys-examples", 
      "Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/02/28", 
      "", 
      ""
    ], 
    [
      "noqsi/coded_aperture_vhdl", 
      "vhdl code for simulating/synthesizing an FPGA backend of a coded aperture", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/03/05", 
      "", 
      ""
    ], 
    [
      "norx/norx-hw", 
      "Reference implementation (hardware)", 
      "apache-2.0", 
      "VHDL", 
      1, 
      3, 
      "2016/04/21", 
      "", 
      ""
    ], 
    [
      "nosnhojn/agile-codev-platform", 
      "", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2015/03/06", 
      "", 
      ""
    ], 
    [
      "nosnhojn/freecellera-uvm", 
      "Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2015/04/09", 
      "", 
      ""
    ], 
    [
      "nosnhojn/miniTB", 
      "miniTB provides a friendly environment for RTL designers to smoke test their code", 
      "apache-2.0", 
      "Verilog", 
      1, 
      4, 
      "2013/10/30", 
      "", 
      ""
    ], 
    [
      "nosnhojn/svunit-code", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      5, 
      14, 
      "2016/10/13", 
      "", 
      ""
    ], 
    [
      "nosnhojn/uvm-utest", 
      "", 
      "", 
      "SystemVerilog", 
      1, 
      9, 
      "2015/06/30", 
      "", 
      ""
    ], 
    [
      "notul-atul/SimpleRISC-VHDL", 
      "Implementation of Simple RISC Processor in VHDL", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2014/02/18", 
      "", 
      ""
    ], 
    [
      "nrndda/OISC", 
      "One Instruction Set Computer (Move)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/01", 
      "", 
      ""
    ], 
    [
      "nrndda/verilog", 
      "Different blocks written in HDL Verilog", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2016/09/12", 
      "", 
      ""
    ], 
    [
      "oblalex/0xFFFFua", 
      "16-bit RISC softprocessor for Xilinx Spartan-3E FPGA and SoC for testing it on Spartan-3E Starter Kit", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/02/11", 
      "", 
      ""
    ], 
    [
      "oddball707/MIPS_Proc", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/06/12", 
      "", 
      ""
    ], 
    [
      "odge/al-jabr", 
      "Algebraic Algorithms", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2010/04/23", 
      "", 
      ""
    ], 
    [
      "odge/standard-library", 
      "my attempts to make a standard library for Coq", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/03/27", 
      "", 
      ""
    ], 
    [
      "oetr/FPGA-I2C-Slave", 
      "A simple I2C slave in VHDL", 
      "mit", 
      "VHDL", 
      5, 
      8, 
      "2016/08/26", 
      "", 
      ""
    ], 
    [
      "oetr/FPGA-Union-Find", 
      "Union-find in VHDL", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/07/12", 
      "", 
      ""
    ], 
    [
      "olemagr/mkons", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/02/17", 
      "", 
      ""
    ], 
    [
      "olenhad/aes", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/04/13", 
      "", 
      ""
    ], 
    [
      "olenhad/mipsy", 
      "A pipelined implementation of a MIPS Processor.", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2014/02/27", 
      "", 
      ""
    ], 
    [
      "olenhad/upper-lower", 
      "vhdl practice", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/09/21", 
      "", 
      ""
    ], 
    [
      "olofk/de0_nano_ipxact", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/14", 
      "", 
      ""
    ], 
    [
      "olofk/fifo", 
      "Generic FIFO implementation with optional FWFT", 
      "", 
      "Verilog", 
      2, 
      5, 
      "2016/09/28", 
      "", 
      ""
    ], 
    [
      "olofk/fusesoc_vunit_demo", 
      "Demo project for FuseSoC + VUnit integration", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2016/01/04", 
      "", 
      ""
    ], 
    [
      "olofk/i2c", 
      "I2C controller core", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2016/02/28", 
      "", 
      ""
    ], 
    [
      "olofk/jtag_vpi", 
      "TCP/IP controlled VPI JTAG Interface.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/12/19", 
      "", 
      ""
    ], 
    [
      "olofk/libaxis", 
      "Library of RTL components for AXI Stream infrastructure", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/21", 
      "", 
      ""
    ], 
    [
      "olofk/libstorage", 
      "Library of RTL components for data storage", 
      "isc", 
      "VHDL", 
      0, 
      1, 
      "2016/03/21", 
      "", 
      ""
    ], 
    [
      "olofk/lx9_microboard", 
      "FuseSoC port for LX9 Microboard", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2014/09/19", 
      "", 
      ""
    ], 
    [
      "olofk/oh", 
      "An Open Hardware Library", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2015/10/16", 
      "", 
      ""
    ], 
    [
      "olofk/simple_spi", 
      "SPI core", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2015/12/18", 
      "", 
      ""
    ], 
    [
      "olofk/stream_utils", 
      "Utility functions for data streams", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/28", 
      "", 
      ""
    ], 
    [
      "olofk/verilog-arbiter", 
      "A look ahead, round-robing parametrized arbiter written in Verilog.", 
      "mit", 
      "Verilog", 
      1, 
      1, 
      "2014/10/20", 
      "", 
      ""
    ], 
    [
      "olofk/wb_bfm", 
      "Wishbone Bus Functional Model", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/09/14", 
      "", 
      ""
    ], 
    [
      "olofk/wb_intercon", 
      "Wishbone interconnect utilities", 
      "lgpl-3.0", 
      "Verilog", 
      1, 
      0, 
      "2016/09/28", 
      "", 
      ""
    ], 
    [
      "olofk/wb_streamer", 
      "Wishbone component for converting data streams to wishbone transactions", 
      "lgpl-3.0", 
      "Verilog", 
      2, 
      1, 
      "2016/10/03", 
      "", 
      ""
    ], 
    [
      "omega-photonics/dragon-firmware", 
      "KNJN Dragon firmware", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/12/17", 
      "", 
      ""
    ], 
    [
      "onchipuis/mriscv_vivado", 
      "A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2016/10/10", 
      "", 
      ""
    ], 
    [
      "onchipuis/mriscvcore", 
      "A 32-bit RISC-V processor for mriscv project", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/10/08", 
      "", 
      ""
    ], 
    [
      "ondrik/haven", 
      "Hardware-Accelerated Verification ENvironment", 
      "", 
      "VHDL", 
      7, 
      2, 
      "2012/07/26", 
      "", 
      ""
    ], 
    [
      "open-ephys/next-gen-system", 
      "work in progress repository for next generation acquisition and closed-loop feedback system", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "open-ephys/rhythm", 
      "Intan Technologies Rhythm Verilog HDL code", 
      "", 
      "Verilog", 
      11, 
      2, 
      "2016/02/18", 
      "", 
      ""
    ], 
    [
      "openrisc/mor1kx", 
      "mor1kx - an OpenRISC 1000 processor IP core", 
      "mpl-2.0", 
      "Verilog", 
      54, 
      106, 
      "2016/10/14", 
      "it", 
      ""
    ], 
    [
      "openrisc/or1200", 
      "OpenRISC 1200 implementation", 
      "", 
      "Verilog", 
      17, 
      22, 
      "2015/11/11", 
      "it", 
      ""
    ], 
    [
      "openrisc/orpsoc-cores", 
      "Core description files for FuseSoC", 
      "", 
      "Verilog", 
      58, 
      57, 
      "2016/09/12", 
      "itf", 
      ""
    ], 
    [
      "optixx/AX8", 
      "The AVR softcore from opencores.org with a makefile and some useable demo code", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2010/02/23", 
      "", 
      ""
    ], 
    [
      "optixx/digilent-nexys2-sram", 
      "digilent-nexys2 sram controller", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/01/26", 
      "", 
      ""
    ], 
    [
      "optixx/lm32", 
      "Digilent Nexys2 port of the soc-lm32", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/12/28", 
      "", 
      ""
    ], 
    [
      "optixx/milkymist-nexys2", 
      "Open Hardware SoC platform for video performance artists", 
      "lgpl-3.0", 
      "Verilog", 
      1, 
      2, 
      "2010/01/24", 
      "", 
      ""
    ], 
    [
      "optixx/pacman", 
      "Pacman in VHDL for the Digilent Nexys2", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2010/12/23", 
      "", 
      ""
    ], 
    [
      "optixx/pong", 
      "pong on a spartan3e ", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/03/02", 
      "", 
      ""
    ], 
    [
      "os-cillation/easyfpga-soc", 
      "HDL sources for the easyFPGA SDK", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2015/02/17", 
      "", 
      ""
    ], 
    [
      "osafune/CQEXT_cineraria", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/09/26", 
      "", 
      ""
    ], 
    [
      "osafune/CQEXT_melodychime", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/03/14", 
      "", 
      ""
    ], 
    [
      "osafune/armrobot", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/09/23", 
      "", 
      ""
    ], 
    [
      "osafune/cerasite_loadinit_sample", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/28", 
      "", 
      ""
    ], 
    [
      "osafune/cineraria_LMi", 
      "DE0\u7528 NiosII\u30d7\u30e9\u30c3\u30c8\u30d5\u30a9\u30fc\u30e0", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2012/05/26", 
      "", 
      ""
    ], 
    [
      "osafune/custom_instr_rand", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/05/13", 
      "", 
      ""
    ], 
    [
      "osafune/kyanite", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/06/02", 
      "", 
      ""
    ], 
    [
      "osafune/max10_config_updater", 
      "MAX10 Serial config updater", 
      "other", 
      "Verilog", 
      0, 
      0, 
      "2016/01/26", 
      "", 
      ""
    ], 
    [
      "osafune/max10_famimachime", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/10/20", 
      "", 
      ""
    ], 
    [
      "osafune/peridot_peripherals", 
      "", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/08/04", 
      "", 
      ""
    ], 
    [
      "osafune/sha256_core", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/01/18", 
      "", 
      ""
    ], 
    [
      "osafune/starrose", 
      "a polygon engine sample for Qsys. ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/29", 
      "", 
      ""
    ], 
    [
      "osafune/vga_component", 
      "AvalonMM\u7528 VGA\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2013/07/10", 
      "", 
      ""
    ], 
    [
      "oshepherd/O8", 
      "An 8-bit CPU in Verilog, for fun.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/08/15", 
      "", 
      ""
    ], 
    [
      "pConst/basic_verilog", 
      "Some basic must-have verilog modules", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/08/07", 
      "", 
      ""
    ], 
    [
      "pConst/mipsfpga-plus", 
      "MIPSfpga+ allows loading programs via UART and has a switchable clock", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/01/19", 
      "", 
      ""
    ], 
    [
      "pabennett/ethernet_mac", 
      "A VHDL implementation of an Ethernet MAC", 
      "", 
      "VHDL", 
      3, 
      5, 
      "2012/08/13", 
      "", 
      ""
    ], 
    [
      "pabennett/uart", 
      "A VHDL UART for communicating over a serial link with an FPGA", 
      "other", 
      "VHDL", 
      19, 
      20, 
      "2016/03/01", 
      "it", 
      ""
    ], 
    [
      "pandora2000/piropiro", 
      "", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/03/06", 
      "", 
      ""
    ], 
    [
      "pansygrass/ecc", 
      "Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2015/04/29", 
      "", 
      ""
    ], 
    [
      "parallaxinc/Propeller_1_Design", 
      "Propeller 1 design and example files to be run on FPGA boards.", 
      "", 
      "Verilog", 
      5, 
      7, 
      "2016/08/11", 
      "", 
      ""
    ], 
    [
      "parallella/oh", 
      "accelerator  - Accelerator tutorial", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "f"
    ], 
    [
      "parallella/oh", 
      "axi  - AXI master and slave interfaces", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "f"
    ], 
    [
      "parallella/oh", 
      "chip  - Chip design reference flow", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "s"
    ], 
    [
      "parallella/oh", 
      "common  - Library of basic components", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "s"
    ], 
    [
      "parallella/oh", 
      "edma  - DMA engine", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/oh", 
      "elink  - Point to point LVDS link", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "s"
    ], 
    [
      "parallella/oh", 
      "emailbox  - Mailbox with interrupt output", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "f"
    ], 
    [
      "parallella/oh", 
      "emesh  - Emesh interface circuits", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "s"
    ], 
    [
      "parallella/oh", 
      "emmu  - Memory translation unit", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "f"
    ], 
    [
      "parallella/oh", 
      "etrace  - Logic Analyzer", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/oh", 
      "gpio  - General Purpose IO", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/oh", 
      "mio  - Lightweight parallel link", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/oh", 
      "pic  - Interrupt controller", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "s"
    ], 
    [
      "parallella/oh", 
      "parallella  - Parallella FPGA logic", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      "f"
    ], 
    [
      "parallella/oh", 
      "risc-v  - RISC-V implementation", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/oh", 
      "spi  - SPI master/slave", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/oh", 
      "Silicon proven Verilog library for IC and FPGA designers", 
      "mit", 
      "Verilog", 
      46, 
      164, 
      "2016/09/26", 
      "itf", 
      ""
    ], 
    [
      "parallella/parallella-examples", 
      "Community created parallella projects", 
      "", 
      "VHDL", 
      97, 
      247, 
      "2016/10/10", 
      "f", 
      ""
    ], 
    [
      "parallella/parallella-hw", 
      "Parallella board design files", 
      "other", 
      "VHDL", 
      138, 
      297, 
      "2016/10/14", 
      "f", 
      ""
    ], 
    [
      "parallella/parallella-lcd-fpga", 
      "", 
      "bsd-3-clause", 
      "VHDL", 
      3, 
      5, 
      "2014/12/29", 
      "", 
      ""
    ], 
    [
      "parallella/parallella-riscv", 
      "RISC-V port to Parallella Board", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2016/08/22", 
      "", 
      ""
    ], 
    [
      "parthpower/aes-fpga", 
      "AES implementation on FPGA ", 
      "apache-2.0", 
      "VHDL", 
      1, 
      2, 
      "2016/04/17", 
      "", 
      ""
    ], 
    [
      "paulodfreitas/Y86Processor", 
      "A verilog implementation of a Y86 Processor, for Altera DE2 board.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2013/01/23", 
      "", 
      ""
    ], 
    [
      "pavels/Xilinx-SEU-Simulator", 
      "Set of scripts to simulate SEU faults in Xilinx FPGAs including Spartan3", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2010/11/01", 
      "", 
      ""
    ], 
    [
      "pbing/CORDIC", 
      "Synthesizeable CORDIC processor in SystemVerilog.", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/06/06", 
      "", 
      ""
    ], 
    [
      "pbing/FM_Radio", 
      "Simple mono FM Radio.", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/06/24", 
      "", 
      ""
    ], 
    [
      "pbing/USB", 
      "FPGA USB 1.1 Implementation", 
      "", 
      "SystemVerilog", 
      0, 
      4, 
      "2016/01/30", 
      "", 
      ""
    ], 
    [
      "pbing/dcf77_receiver", 
      "DCF77 Receiver with USB interface in written in SystemVerilog", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/02/27", 
      "", 
      ""
    ], 
    [
      "pbing/vscale_system", 
      "Simple vscale system.", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "pbing/zscale_system", 
      "Simple zscale system,", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "pc2/NetFPGA-10G-UPB-OpenFlow", 
      "An OpenFlow implementation for the NetFPGA-10G card", 
      "", 
      "Verilog", 
      4, 
      11, 
      "2015/02/18", 
      "itf", 
      ""
    ], 
    [
      "pcdeni/capi-streaming-framework", 
      "Medical image processing pipeline in Spark accelerated with FPGA through CAPI.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/01/09", 
      "", 
      ""
    ], 
    [
      "pedrofausto/EMC08", 
      "8 bit Microcontroller developed at CI Brasil", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2014/11/24", 
      "", 
      ""
    ], 
    [
      "peepo/scanline-stereo-vision-vhdl", 
      "Automatically exported from code.google.com/p/scanline-stereo-vision-vhdl", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/03/18", 
      "", 
      ""
    ], 
    [
      "peepo/verilog_tutorials_BB", 
      "verilog tutorials for iCE40HX8K Breakout Board", 
      "", 
      "Verilog", 
      2, 
      7, 
      "2016/03/02", 
      "", 
      ""
    ], 
    [
      "peepo/wishbone-tutor", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/11", 
      "", 
      ""
    ], 
    [
      "pemb/aes-ctr-xillybus", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/28", 
      "", 
      ""
    ], 
    [
      "pemb/siphash", 
      "A VHDL implementation of SipHash", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2015/02/19", 
      "", 
      ""
    ], 
    [
      "penguin359/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2013/06/03", 
      "", 
      ""
    ], 
    [
      "penguin359/pdp8", 
      "PDP-8/E Minicomputer written in VHDL", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/06/16", 
      "", 
      ""
    ], 
    [
      "peterlefanulumsdaine/Homotopy", 
      "Homotopy theory in Coq.", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2011/12/05", 
      "", 
      ""
    ], 
    [
      "peterlefanulumsdaine/Oberwolfach-explorations", 
      "collaboration on work in progress", 
      "", 
      "Verilog", 
      0, 
      9, 
      "2011/03/04", 
      "", 
      ""
    ], 
    [
      "peterpengwei/Microbench_HARP", 
      "A set of RTL designs that quantify the architectural parameters", 
      "apache-2.0", 
      "Verilog", 
      0, 
      2, 
      "2016/01/30", 
      "", 
      ""
    ], 
    [
      "peterpengwei/Microbenchmarks_QuickAssist", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2015/10/15", 
      "", 
      ""
    ], 
    [
      "peterpengwei/bwa-mem-sw", 
      "", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2015/07/01", 
      "", 
      ""
    ], 
    [
      "pezon/emorec", 
      "Facial Emotion Recognition", 
      "", 
      "VHDL", 
      6, 
      3, 
      "2011/04/26", 
      "", 
      ""
    ], 
    [
      "ph4tbe4r00/Safecode-SVA-Formalism", 
      "", 
      "mit", 
      "Verilog", 
      1, 
      2, 
      "2011/09/09", 
      "", 
      ""
    ], 
    [
      "philippefaes/VHDL-hierarchy-demo", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/03/05", 
      "", 
      ""
    ], 
    [
      "philippefaes/grlib", 
      "", 
      "", 
      "VHDL", 
      10, 
      11, 
      "2013/10/07", 
      "itf", 
      ""
    ], 
    [
      "philippefaes/sigasi_demo", 
      "", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/05/24", 
      "", 
      ""
    ], 
    [
      "philippefaes/sigasi_exercise_project_setup", 
      "Exercise to set up Sigasi projects", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/03/25", 
      "", 
      ""
    ], 
    [
      "philippefaes/sigasi_verilog_demo", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/04/12", 
      "", 
      ""
    ], 
    [
      "philippefaes/vhdl2008-tester", 
      "Scripts to test which features from VHDL 2008 are supported by your compiler.", 
      "", 
      "VHDL", 
      2, 
      5, 
      "2016/03/08", 
      "", 
      ""
    ], 
    [
      "phillipjohnston/1553-Firmware", 
      "Contains VHDL implementing an 8085, Holt HI-6130 1553 IC, and Memory.  Also includes firmware used to demo the system.", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2014/08/31", 
      "", 
      ""
    ], 
    [
      "philtomson/OSBridge_code", 
      "HDL code for OSBridge FPGA talk demos", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2011/06/19", 
      "", 
      ""
    ], 
    [
      "philtomson/fpga_pres", 
      "FPGA Presentation for Open Source Bridge 2010", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2011/06/21", 
      "", 
      ""
    ], 
    [
      "pilki/OCertif", 
      "Proving the OCaml standard library with CFML", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/04/21", 
      "", 
      ""
    ], 
    [
      "pilki/PilkiLib", 
      "My general purpose coq library", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/11/24", 
      "", 
      ""
    ], 
    [
      "pilki/cases", 
      "A bit more than the (S*)Case tactics in Coq", 
      "lgpl-2.1", 
      "Verilog", 
      0, 
      2, 
      "2011/11/20", 
      "", 
      ""
    ], 
    [
      "pirapira/CLTT", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/02/26", 
      "", 
      ""
    ], 
    [
      "pirapira/game", 
      "combinatorial game", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/12/17", 
      "", 
      ""
    ], 
    [
      "pirapira/llrbtree", 
      "Left-leaning red-black trees", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      1, 
      "2011/11/01", 
      "", 
      ""
    ], 
    [
      "pirapira/sql2lisp", 
      "", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2010/08/16", 
      "", 
      ""
    ], 
    [
      "pirapira/surreal", 
      "surreal numbers in Coq", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/12/05", 
      "", 
      ""
    ], 
    [
      "piratejon/vhdlrng", 
      "FPGA RNG", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2013/08/14", 
      "", 
      ""
    ], 
    [
      "pkerling/ethernet_mac", 
      "Tri-mode (10/100/1000) full-duplex FPGA ethernet MAC in VHDL", 
      "bsd-3-clause", 
      "VHDL", 
      1, 
      3, 
      "2015/09/18", 
      "", 
      ""
    ], 
    [
      "pkerling/ethernet_mac_test", 
      "Benchmark test design for the tri-mode Ethernet MAC", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      0, 
      "2015/08/30", 
      "", 
      ""
    ], 
    [
      "plops/led-strip", 
      "verilog code to control a ws2811 led strip using the ftdi morphic-II developement board (featuring ft2232h usb interface and cyclone II fpga)", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2013/08/19", 
      "", 
      ""
    ], 
    [
      "plops/vhdl-simulator-test", 
      "Try various free software vhdl simulators", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/08/01", 
      "", 
      ""
    ], 
    [
      "pmumby/hashvoodoo-fpga-bitcoin-miner", 
      "HashVoodoo FPGA Bitcoin Miner", 
      "other", 
      "VHDL", 
      8, 
      14, 
      "2012/10/25", 
      "i", 
      ""
    ], 
    [
      "pokitoz/EmbeddedSystems", 
      "Embedded Systems Projects", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/05/29", 
      "", 
      ""
    ], 
    [
      "pomponius/progetto-zamboni", 
      "lab6 progetto zamboni", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/05/05", 
      "", 
      ""
    ], 
    [
      "pothosware/pothos-fpga", 
      "Pothos FPGA computational offload and buffer integration support", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2015/06/12", 
      "", 
      ""
    ], 
    [
      "pothosware/pothos-zynq", 
      "DMA source and sink blocks for Xilinx Zynq FPGAs", 
      "other", 
      "VHDL", 
      3, 
      3, 
      "2016/10/04", 
      "", 
      ""
    ], 
    [
      "power-zhy/SystemOnFPGA", 
      "SOC system using verilog on FPGA devices.", 
      "", 
      "Verilog", 
      4, 
      5, 
      "2016/01/11", 
      "", 
      ""
    ], 
    [
      "ppedrot/sat-coq", 
      "A reflexive sat & tauto solver in Coq.", 
      "wtfpl", 
      "Verilog", 
      0, 
      3, 
      "2012/01/27", 
      "", 
      ""
    ], 
    [
      "prasadp4009/2-way-Set-Associative-Cache-Controller", 
      "Synthesizable and Parameterized Cache Controller in Verilog", 
      "other", 
      "Verilog", 
      0, 
      2, 
      "2016/03/17", 
      "", 
      ""
    ], 
    [
      "prasadp4009/Zimbo", 
      "16-bit CPU", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/13", 
      "", 
      ""
    ], 
    [
      "preusser/q27", 
      "27-Queens Puzzle: Massively Parellel Enumeration and Solution Counting", 
      "agpl-3.0", 
      "VHDL", 
      4, 
      15, 
      "2016/09/29", 
      "", 
      ""
    ], 
    [
      "progranism/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "gpl-3.0", 
      "VHDL", 
      243, 
      463, 
      "2013/07/18", 
      "itf", 
      ""
    ], 
    [
      "progranism/Open-Source-System-on-Chip-Experiment", 
      "Just experimenting with Open Source SoCs on my Altera dev kit.", 
      "", 
      "Verilog", 
      2, 
      5, 
      "2012/02/10", 
      "", 
      ""
    ], 
    [
      "proland/MIDI-Synthesizer", 
      "", 
      "", 
      "VHDL", 
      2, 
      5, 
      "2012/04/13", 
      "", 
      ""
    ], 
    [
      "proteus-cpi/LM32_Playground", 
      "My personal playground for the LM32 SoC on an FPGA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/09/10", 
      "", 
      ""
    ], 
    [
      "proteus-cpi/lm32", 
      "LatticeMico32 soft processor", 
      "other", 
      "Verilog", 
      0, 
      1, 
      "2013/08/09", 
      "", 
      ""
    ], 
    [
      "pulp-platform/adv_dbg_if", 
      "Advanced Debug Interface", 
      "", 
      "SystemVerilog", 
      2, 
      3, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb2per", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_event_unit", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_fll_if", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_gpio", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      1, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_i2c", 
      "", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_node", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_pulpino", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_spi_master", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      2, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_timer", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "pulp-platform/apb_uart", 
      "", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi2apb", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      1, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi_mem_if_DP", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/07/25", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi_node", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      3, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi_slice", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi_slice_dc", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi_spi_master", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      2, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/axi_spi_slave", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      2, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/core2axi", 
      "Core protocol to AXI bridge", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/05/23", 
      "", 
      ""
    ], 
    [
      "pulp-platform/jtag_dpi", 
      "JTAG DPI module for SystemVerilog RTL simulations", 
      "", 
      "SystemVerilog", 
      2, 
      1, 
      "2015/10/30", 
      "", 
      ""
    ], 
    [
      "pulp-platform/pulpino", 
      "An open-source microcontroller system based on RISC-V", 
      "apache-2.0", 
      "C", 
      51, 
      248, 
      "2016/10/08", 
      "itf", 
      ""
    ], 
    [
      "pulp-platform/riscv", 
      "", 
      "apache-2.0", 
      "SystemVerilog", 
      6, 
      21, 
      "2016/10/09", 
      "it", 
      ""
    ], 
    [
      "purdoo/DaltonizationASIC", 
      "Color-Correction ASIC Project", 
      "", 
      "SystemVerilog", 
      0, 
      2, 
      "2015/07/15", 
      "", 
      ""
    ], 
    [
      "pwsoft/fpga_examples", 
      "Example code in vhdl to help starting new projects using FPGA devices.", 
      "lgpl-2.1", 
      "VHDL", 
      3, 
      7, 
      "2016/04/13", 
      "", 
      ""
    ], 
    [
      "pwwu/FPGA", 
      "Verilog code about FPGA prototyping. The first project in it is the final project of the course \"Application of FPGA\" of Zhejiang University.", 
      "mit", 
      "Verilog", 
      0, 
      3, 
      "2015/06/22", 
      "", 
      ""
    ], 
    [
      "pyIonControl/IonControl-firmware", 
      "Sources of the firmware running on the Xilinx FPGA used in the IonControl project", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/08/02", 
      "", 
      ""
    ], 
    [
      "q3k/ledvideo", 
      "RGB LED IP Core", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2015/12/23", 
      "", 
      ""
    ], 
    [
      "q3k/q3kmips", 
      "A toy MIPS pipelined CPU in Verilog.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2015/01/08", 
      "", 
      ""
    ], 
    [
      "q3k/screencontroller", 
      "FPGA & RGB LED Matrix Stuff", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/09/20", 
      "", 
      ""
    ], 
    [
      "qermit/TMS", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/24", 
      "", 
      ""
    ], 
    [
      "qermit/WishboneAXI", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/07/07", 
      "", 
      ""
    ], 
    [
      "qermit/fmc-hdl", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/07/28", 
      "", 
      ""
    ], 
    [
      "qermit/general-cores", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/23", 
      "", 
      ""
    ], 
    [
      "qermit/hdl_i2c_multiplexer", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/12/02", 
      "", 
      ""
    ], 
    [
      "qermit/lobi-ip_cores", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/23", 
      "", 
      ""
    ], 
    [
      "qermit/tms-pcieddr", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/08/10", 
      "", 
      ""
    ], 
    [
      "qicny/or1200", 
      "OpenRISC 1200 implementation", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/02/27", 
      "", 
      ""
    ], 
    [
      "qlkzy/embs-practicals", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/02/25", 
      "", 
      ""
    ], 
    [
      "qlkzy/embs-summer", 
      "FPGA open assesment for EMBS", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/05/21", 
      "", 
      ""
    ], 
    [
      "qsjiang/ECE492Research", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/14", 
      "", 
      ""
    ], 
    [
      "qsjiang/LaserHarp", 
      "ECE492 Capstone Project", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/02/17", 
      "", 
      ""
    ], 
    [
      "qsjiang/gitignoreTest", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/02/09", 
      "", 
      ""
    ], 
    [
      "quarnster/Hyena", 
      "My bachelor thesis project; A tile-based triangle rasterizer in hardware. (2005)", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2012/02/04", 
      "", 
      ""
    ], 
    [
      "racerxdl/LVDS-7-to-1-Serializer", 
      "An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.", 
      "mit", 
      "Verilog", 
      1, 
      7, 
      "2013/11/23", 
      "", 
      ""
    ], 
    [
      "rajibray/frmp_router", 
      "Fast Reroute and Multipath Router based on NetFPGA", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2009/08/12", 
      "", 
      ""
    ], 
    [
      "rajshadow/4-way-set-associative-cache-verilog", 
      "Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2014/12/01", 
      "", 
      ""
    ], 
    [
      "ralisi/fpgagebastel", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/11", 
      "", 
      ""
    ], 
    [
      "ralisi/sdl_vhdl", 
      "just use SDL to display a simulated memory region which will be a framebuffer in a VHDL project.", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2011/12/13", 
      "", 
      ""
    ], 
    [
      "ransford/rfid-verilog", 
      "RFID tag and tester in Verilog", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/10/22", 
      "", 
      ""
    ], 
    [
      "raps500/AProp", 
      "A Verilog implementation of a Propeller", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2014/04/20", 
      "", 
      ""
    ], 
    [
      "raps500/Woodstock", 
      "HDL implementations of HP early calculator cores", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/09", 
      "", 
      ""
    ], 
    [
      "raps500/qrzCore", 
      "Verilog implementation of a stack machine", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/01/15", 
      "", 
      ""
    ], 
    [
      "rbarraud/parallella-lcd-fpga", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/12/29", 
      "", 
      ""
    ], 
    [
      "rbarzic/amba_components", 
      "Verilog modules that implements various AMBA related interface conversion", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2015/12/04", 
      "", 
      ""
    ], 
    [
      "rbarzic/apb-bridge", 
      "An APB bridge and mux generator based on the junctions/Poci chisel code", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/05/30", 
      "", 
      ""
    ], 
    [
      "rbarzic/arty-cm0-designstart", 
      "A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board", 
      "gpl-2.0", 
      "Verilog", 
      3, 
      0, 
      "2016/01/06", 
      "", 
      ""
    ], 
    [
      "rbarzic/async_logic", 
      "A collection of asynchronous logic circuits as found in the litterature", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2016/10/08", 
      "", 
      ""
    ], 
    [
      "rbarzic/dat0x5-thesis", 
      "Automatically exported from code.google.com/p/dat0x5-thesis", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/13", 
      "", 
      ""
    ], 
    [
      "rbarzic/edn_2015_01_12", 
      "A Verilog implementation of the gating circuit described in EDN : http://www.edn.com/design/systems-design/4438302/Circuit-gates-pulse-train-without-truncating", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2015/01/14", 
      "", 
      ""
    ], 
    [
      "rbarzic/ml-ahb-gen", 
      "A Verilog AMBA AHB Multilayer interconnect generator", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2016/06/29", 
      "", 
      ""
    ], 
    [
      "rbarzic/nanorv32", 
      "A small 32-bit implementation of the RISC-V architecture", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2016/04/21", 
      "", 
      ""
    ], 
    [
      "rbarzic/verilog_examples", 
      "A few verilog examples to help students to start playing with Verilog and the Icarus simulator", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/12/04", 
      "", 
      ""
    ], 
    [
      "rcls/cpldbdc", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/03/07", 
      "", 
      ""
    ], 
    [
      "rcls/sdr", 
      "A software-defined radio.", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      7, 
      "2013/04/20", 
      "", 
      ""
    ], 
    [
      "rcls/terpine", 
      "Good when mixed with codeine", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2012/11/13", 
      "", 
      ""
    ], 
    [
      "rdiez/ethernet_dpi", 
      "DPI module for Ethernet-based interaction with Verilator simulations", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2012/11/01", 
      "", 
      ""
    ], 
    [
      "rdiez/orbuild", 
      "OpenRISC build system", 
      "", 
      "Verilog", 
      3, 
      10, 
      "2012/11/23", 
      "", 
      ""
    ], 
    [
      "rdiez/uart_dpi", 
      "DPI module for UART-based console interaction with Verilator simulations", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2012/10/27", 
      "", 
      ""
    ], 
    [
      "rdsalemi/uvmprimer", 
      "Contains the code examples from The UVM Primer Book sorted by chapters.", 
      "apache-2.0", 
      "SystemVerilog", 
      30, 
      39, 
      "2014/10/13", 
      "t", 
      ""
    ], 
    [
      "rdustinb/GADev", 
      "Repository captures many of the FPGA Logic cores I have created", 
      "", 
      "SystemVerilog", 
      0, 
      3, 
      "2016/09/06", 
      "", 
      ""
    ], 
    [
      "renataghisloti/VHDL-Mips-Pipeline-Microprocessor", 
      "VHDL-Mips-Pipeline-Microprocessor", 
      "", 
      "VHDL", 
      5, 
      5, 
      "2012/05/02", 
      "", 
      ""
    ], 
    [
      "ress/VHDL-Pong", 
      "A Pong game written in VHDL using a Xilinx Spartan 3 board. VGA + PS/2 Keyboard + Sound support.", 
      "mit", 
      "VHDL", 
      6, 
      15, 
      "2015/11/07", 
      "if", 
      ""
    ], 
    [
      "rfmerrill/eecs150", 
      "My CS150 project", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2013/06/06", 
      "", 
      ""
    ], 
    [
      "rfotino/consolite-hardware", 
      "A hardware implementation of the Consolite game console written in Verilog.", 
      "mit", 
      "Verilog", 
      0, 
      5, 
      "2016/06/09", 
      "", 
      ""
    ], 
    [
      "rfotino/verilog-tetris", 
      "A Verilog implementation of the popular video game Tetris.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/10/28", 
      "", 
      ""
    ], 
    [
      "rgsilva/ddk-fpga", 
      "FPGA HDL Sources.", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/04/05", 
      "", 
      ""
    ], 
    [
      "ribalda/openmsp430-lx9micro", 
      "Openmsp430 implementation for Avnet LX9 Microboard", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2011/07/25", 
      "", 
      ""
    ], 
    [
      "ricardo-jasinski/vhdl-csv-file-reader", 
      "VHDL package for reading formatted data from comma-separated-values (CSV) files", 
      "unlicense", 
      "VHDL", 
      0, 
      5, 
      "2013/09/10", 
      "", 
      ""
    ], 
    [
      "ricardo-jasinski/vhdl-game-engine", 
      "A game engine implemented purely in hardware using the VHDL language", 
      "unlicense", 
      "VHDL", 
      1, 
      3, 
      "2014/07/27", 
      "", 
      ""
    ], 
    [
      "richallanb/9Bit-Pipelined-CPU", 
      "A Pipelined 9-Bit CPU Simulation in System Verilog.", 
      "", 
      "SystemVerilog", 
      2, 
      1, 
      "2014/09/23", 
      "", 
      ""
    ], 
    [
      "richallanb/ECE-111-Spring-2014-Winning-RLE-Compression-in-Verilog", 
      "Winning RLE Compression Design in Verilog UCSD ECE 111 Spring 2014", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/09/02", 
      "", 
      ""
    ], 
    [
      "richallanb/Fast-Fibonacci-in-Verilog", 
      "Fast Fibonacci in Verilog ECE 111 Spring 2014", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/09/02", 
      "", 
      ""
    ], 
    [
      "richard42/CoCo3FPGA", 
      "FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.", 
      "bsd-3-clause", 
      "Verilog", 
      1, 
      2, 
      "2015/12/10", 
      "", 
      ""
    ], 
    [
      "rickyzhang-cn/digital_piano", 
      "A simple digital piano based on digilent's basys2 board,written with verilog ", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2013/08/05", 
      "", 
      ""
    ], 
    [
      "ridecore/ridecore", 
      "RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.", 
      "bsd-3-clause", 
      "Verilog", 
      6, 
      38, 
      "2016/04/05", 
      "it", 
      ""
    ], 
    [
      "rifotu/alpha-software", 
      "Axiom Alpha prototype software (FPGA, Linux, etc.)", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/04/01", 
      "", 
      ""
    ], 
    [
      "rifotu/s6iserdes", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/04/16", 
      "", 
      ""
    ], 
    [
      "rifotu/tmds_decoder", 
      "trials for hdmi decoder ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/06/15", 
      "", 
      ""
    ], 
    [
      "rifotu/tmds_trials", 
      "testing for pipelined encoder designs", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/04/28", 
      "", 
      ""
    ], 
    [
      "riverarodrigoa/netfpga-firewal-ddos", 
      "Implementaci\u00f3n de un cortafuegos que detecte y brinde una respuesta preventiva contra ataques de denegaci\u00f3n de servicio HTTP GET y HTTP POST", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      2, 
      "2014/07/25", 
      "", 
      ""
    ], 
    [
      "rj-jesus/InfraRed-LED-Controller", 
      "InfraRed decoder written in VHDL + Pulse width modulation on Green LEDs", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2015/06/29", 
      "", 
      ""
    ], 
    [
      "rjaviervega/UCLA-CS", 
      " UCLA - 2005 - CS Classes Projects", 
      "", 
      "VHDL", 
      3, 
      3, 
      "2016/01/31", 
      "", 
      ""
    ], 
    [
      "rjeady/clarvi", 
      "A simple RISC-V implementation", 
      "", 
      "SystemVerilog", 
      0, 
      4, 
      "2016/09/05", 
      "", 
      ""
    ], 
    [
      "rkirti/EagleEye", 
      "Combinational ATPG tool  designed as a part of Digital Systems Testing Course", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/02/07", 
      "", 
      ""
    ], 
    [
      "rkrajnc/PlusToo", 
      "PlusToo from http://www.bigmessowires.com/plus-too/", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2013/05/02", 
      "", 
      ""
    ], 
    [
      "rkrajnc/amber", 
      "amber core from opencores.org", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2013/02/20", 
      "", 
      ""
    ], 
    [
      "rkrajnc/minimig-de1", 
      "Minimig for the DE1 board", 
      "gpl-3.0", 
      "Verilog", 
      14, 
      27, 
      "2015/04/12", 
      "itf", 
      ""
    ], 
    [
      "rkrajnc/minimig-mist", 
      "Minimig for the MiST board", 
      "gpl-3.0", 
      "Verilog", 
      7, 
      24, 
      "2016/06/02", 
      "itf", 
      ""
    ], 
    [
      "rkrajnc/minimig_tc64", 
      "MiniMig for TurboChameleon64", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/01/28", 
      "", 
      ""
    ], 
    [
      "rkrajnc/minsoc", 
      "minsoc from opencores.net", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2013/02/19", 
      "", 
      ""
    ], 
    [
      "rkrajnc/mist", 
      "A copy of the Mist repository from https://code.google.com/p/mist-board/", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/06/22", 
      "", 
      ""
    ], 
    [
      "rkrajnc/or1200-qmem", 
      "OR1200 - Openrisc 1200 soft-core CPU from opencores.org with added external QMEM bus.", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2011/08/05", 
      "", 
      ""
    ], 
    [
      "rkrajnc/orpsocv2", 
      "orpsocv2 from opencores.org", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/02/20", 
      "", 
      ""
    ], 
    [
      "rkrajnc/qsoc", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/08/08", 
      "", 
      ""
    ], 
    [
      "rkrajnc/z3sdram", 
      "Automatically exported from code.google.com/p/z3sdram", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/10/18", 
      "", 
      ""
    ], 
    [
      "rnz/verilog-sha256", 
      "Implementation of the SHA256 Algorithm in Verilog", 
      "", 
      "Verilog", 
      10, 
      10, 
      "2012/01/02", 
      "i", 
      ""
    ], 
    [
      "robbertkrebbers/corn", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      20, 
      5, 
      "2012/02/03", 
      "", 
      ""
    ], 
    [
      "robbietoo/FPGA-Imaging-Library", 
      "An open source library for image processing on FPGA.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/06/16", 
      "", 
      ""
    ], 
    [
      "robincoxe/usrp1_openbts", 
      "Altera Quartus Project for OpenBTS USRP1 Cyclone FPGA bitstream ", 
      "", 
      "Verilog", 
      4, 
      5, 
      "2012/03/15", 
      "", 
      ""
    ], 
    [
      "robinsonb5/CtrlModuleTutorial", 
      "A project demonstrating how to add a control CPU and On-screen Display to an FPGA core.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/04/05", 
      "", 
      ""
    ], 
    [
      "robinsonb5/FPGAPCE", 
      "PC-Engine / Turbografx-16 clone running on an Altera DE1 board.", 
      "", 
      "VHDL", 
      1, 
      4, 
      "2015/09/12", 
      "", 
      ""
    ], 
    [
      "robinsonb5/OneChipMSX", 
      "A port of the OneChipMSX project to the Turbo Chameleon 64 and in time, hopefully other boards, too.", 
      "", 
      "VHDL", 
      7, 
      4, 
      "2016/08/17", 
      "", 
      ""
    ], 
    [
      "robinsonb5/SDRAMTest", 
      "A ZPU-based test rig for the SDRAM on FPGA dev boards", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/12/20", 
      "", 
      ""
    ], 
    [
      "robinsonb5/SegaToCD32", 
      "A PSOC4-based project for interfacing 6-button Sega megadrive pads to the Amiga CD32", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2014/08/03", 
      "", 
      ""
    ], 
    [
      "robinsonb5/Vampire500", 
      "Experimental core for the Vampire 500 prototype Amiga accelerator project", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/04/12", 
      "", 
      ""
    ], 
    [
      "robinsonb5/Vampire600", 
      "Core for the Vampire 600 Amiga accelerator project", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/02/23", 
      "", 
      ""
    ], 
    [
      "robinsonb5/WS2812B", 
      "Driving a string of WS2812B LEDs using ZPUFlex", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/12/11", 
      "", 
      ""
    ], 
    [
      "robinsonb5/ZPUFlex", 
      "A highly-configurable and compact variant of the ZPU processor core", 
      "", 
      "VHDL", 
      2, 
      7, 
      "2015/09/12", 
      "", 
      ""
    ], 
    [
      "robinsonb5/minimig-de1", 
      "Minimig for the DE1 board", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/05/30", 
      "", 
      ""
    ], 
    [
      "robinsonb5/minimig_c3", 
      "Minimig ported to a generic Cyclone III board, with the intention of creating a multi-target repo", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/02/15", 
      "", 
      ""
    ], 
    [
      "robinsonb5/minimig_tc64", 
      "MiniMig for TurboChameleon64", 
      "", 
      "Verilog", 
      5, 
      10, 
      "2013/08/04", 
      "if", 
      ""
    ], 
    [
      "rohit91/HDMI2USB-vmodvga", 
      "VGA capture expansion board for HDMI2USB (or Digilent Atlys prototype board).", 
      "other", 
      "VHDL", 
      0, 
      3, 
      "2014/08/25", 
      "", 
      ""
    ], 
    [
      "rohit91/HDMI2USB-vmodvga-framebuffer", 
      "HDMI2USB-vmodvga-frambuffer: DDR2 based framebuffer design for HDMI2USB-vmodvga. [Experimental]", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/08/28", 
      "", 
      ""
    ], 
    [
      "rohit91/HDMI2USB-vmodvga-misoc", 
      "Misoc based firmware for HDMI2USB-vmodvga", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/01/12", 
      "", 
      ""
    ], 
    [
      "rohit91/HDMI_FIFO_Test", 
      "FIFO Based VGA Capture Implementation ", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/07/14", 
      "", 
      ""
    ], 
    [
      "rohit91/HDMI_Test_v06", 
      "vMod-VGA Development Test Codes", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/05", 
      "", 
      ""
    ], 
    [
      "rohit91/ftdi-async-fifo", 
      "FTDI FT2232H Asynchronous FIFO communication with FPGA over USB", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2016/08/29", 
      "", 
      ""
    ], 
    [
      "rohit91/vmodvga-testcodes", 
      "Test codes for vmod vga expansion board", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/08/25", 
      "", 
      ""
    ], 
    [
      "roman3017/MyAmberOnMiniSpartan6", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/03/16", 
      "", 
      ""
    ], 
    [
      "roman3017/ducking-octo-archer", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2014/02/23", 
      "", 
      ""
    ], 
    [
      "romovs/xula-lib-verilog", 
      "Collection of helper modules for XuLA-200 FPGA development board written in Verilog-2001.", 
      "gpl-2.0", 
      "Verilog", 
      1, 
      6, 
      "2013/09/05", 
      "", 
      ""
    ], 
    [
      "roy77/Cameralink-LPC-FMC-Module", 
      "", 
      "", 
      "VHDL", 
      1, 
      4, 
      "2015/05/24", 
      "", 
      ""
    ], 
    [
      "rseal/GnuRadar", 
      "Open-source software defined radar based on the USRP 1 hardware.", 
      "gpl-3.0", 
      "Verilog", 
      15, 
      21, 
      "2015/08/09", 
      "if", 
      ""
    ], 
    [
      "rsnikhil/Enigma_Cryptol_Bluespec_BSV", 
      "Modeling the WW2 Enigma crypto machine in Cryptol and Bluespec BSV", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2016/07/17", 
      "", 
      ""
    ], 
    [
      "rsnikhil/RISCV_Piccolo_v1", 
      "Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).", 
      "mit", 
      "Verilog", 
      0, 
      8, 
      "2016/07/10", 
      "", 
      ""
    ], 
    [
      "russdill/bch_verilog", 
      "Verilog based BCH encoder/decoder", 
      "bsd-2-clause", 
      "Verilog", 
      5, 
      9, 
      "2015/12/28", 
      "", 
      ""
    ], 
    [
      "russellhaering/472-mips-pipelined", 
      "Pipelining a MIPS processor in verilog", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2010/12/05", 
      "", 
      ""
    ], 
    [
      "russm/mojo-base", 
      "My version of the Embedded Micro base project for Mojo.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2013/06/04", 
      "", 
      ""
    ], 
    [
      "russm/sha1-verilog", 
      "", 
      "unlicense", 
      "Verilog", 
      0, 
      0, 
      "2016/03/02", 
      "", 
      ""
    ], 
    [
      "russm/sha2-verilog", 
      "SHA-2 hashers, in verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/02/04", 
      "", 
      ""
    ], 
    [
      "ryuz/jelly", 
      "", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "ryuz/zybo_dvi_tx", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/06/09", 
      "", 
      ""
    ], 
    [
      "s117/FastMultiplier", 
      "a fast multiplier implement using verilog", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/12/23", 
      "", 
      ""
    ], 
    [
      "sach/System-Verilog-Packet-Library", 
      "System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers", 
      "", 
      "Verilog", 
      6, 
      7, 
      "2013/08/24", 
      "", 
      ""
    ], 
    [
      "sachalegrand/Amazing-3211-Project", 
      "Processors are cool.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/06/01", 
      "", 
      ""
    ], 
    [
      "sachalegrand/design-a", 
      "let's rock", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2012/10/23", 
      "", 
      ""
    ], 
    [
      "sachalegrand/design-b", 
      "VHDL FTW", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/06/03", 
      "", 
      ""
    ], 
    [
      "salahuddinasjad/DFDS-3101", 
      "Digital Systems (HBV)", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/12/26", 
      "", 
      ""
    ], 
    [
      "salahuddinasjad/TDT4255", 
      "TDT4255 Computer Design (NTNU)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/08/06", 
      "", 
      ""
    ], 
    [
      "sam-falvo/polaris", 
      "RISC-V RV64IS-compatible processor for the Kestrel-3", 
      "mpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2016/10/17", 
      "", 
      ""
    ], 
    [
      "samp20/SuperHexagonFPGA", 
      "FPGA clone of the game Super Hexagon", 
      "", 
      "Verilog", 
      3, 
      6, 
      "2015/05/12", 
      "", 
      ""
    ], 
    [
      "samvartaka/simon_vhdl", 
      "VHDL implementations of various architectural designs of the SIMON 64/128 block cipher", 
      "gpl-2.0", 
      "VHDL", 
      2, 
      2, 
      "2015/07/24", 
      "", 
      ""
    ], 
    [
      "sangwoojun/bluedbm", 
      "BlueDBM hw/sw implementation using the bluespecpcie PCIe library", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2016/05/11", 
      "", 
      ""
    ], 
    [
      "sangwoojun/bluedbm_connectald", 
      "BlueDBM", 
      "", 
      "VHDL", 
      9, 
      5, 
      "2015/07/27", 
      "", 
      ""
    ], 
    [
      "sangwoojun/bluedbm_old", 
      "BlueDBM", 
      "", 
      "VHDL", 
      2, 
      0, 
      "2014/09/10", 
      "", 
      ""
    ], 
    [
      "sangwoojun/bluespecpcie", 
      "Bluespec PCIe library for VC707, including Bluespec interface, linux driver and userspace library", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/08/09", 
      "", 
      ""
    ], 
    [
      "sarchar/uart_de0_nano", 
      "UART serial interface on DE0-Nano", 
      "mit", 
      "Verilog", 
      2, 
      1, 
      "2015/05/24", 
      "", 
      ""
    ], 
    [
      "sarchar/vga_de0_nano", 
      "VGA adapter in Verilog for the DE0-Nano", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2015/06/01", 
      "", 
      ""
    ], 
    [
      "satriabismiansyah/donkey-pong", 
      "Automatically exported from code.google.com/p/donkey-pong", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/04/21", 
      "", 
      ""
    ], 
    [
      "sbates130272/libcapi", 
      "A library of things IBM CAPI related including common C and RTL code for AFUs.", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2015/07/10", 
      "", 
      ""
    ], 
    [
      "sbourdeauducq/dspunit", 
      "", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      4, 
      "2011/12/12", 
      "", 
      ""
    ], 
    [
      "sbourdeauducq/milkymist-ml401", 
      "Backport of Milkymist SoC to the Xilinx ML401 board (EXPERIMENTAL AND LARGELY UNMAINTAINED)", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2010/09/16", 
      "", 
      ""
    ], 
    [
      "sbourdeauducq/serdes-tdc", 
      "SERDES-based TDC core for Spartan-6", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2012/08/02", 
      "", 
      ""
    ], 
    [
      "sbussa/ADC5G", 
      "Testing ADC5g", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/12/05", 
      "", 
      ""
    ], 
    [
      "schoeberl/HPStandard", 
      "Yet Another MIPS Processor", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2013/01/24", 
      "", 
      ""
    ], 
    [
      "schoeberl/fpga-stuff", 
      "Small scribbles for FPGA that don't fit anywhere else", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/12", 
      "", 
      ""
    ], 
    [
      "schoeberl/lemberg", 
      "Lemberg is a time-predictable VLIW processor optimized for performance.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/03/09", 
      "", 
      ""
    ], 
    [
      "schoeberl/leros", 
      "A Tiny Processor Core", 
      "", 
      "VHDL", 
      6, 
      17, 
      "2012/11/08", 
      "itf", 
      ""
    ], 
    [
      "sebastiannu/fpga_monitor", 
      "FPGA signal viewer", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/09/15", 
      "", 
      ""
    ], 
    [
      "securelyfitz/WTFpga", 
      "2 hour crash course in FPGAs", 
      "gpl-2.0", 
      "Verilog", 
      2, 
      2, 
      "2014/07/08", 
      "", 
      ""
    ], 
    [
      "secworks/6502", 
      "Verilog implementation of a MOS6502 compatible CPU core.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/10/04", 
      "", 
      ""
    ], 
    [
      "secworks/ChaCha20-Poly1305", 
      "Hardware implementation of the ChaCha20-Poly1305 AEAD construction", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2016/10/13", 
      "", 
      ""
    ], 
    [
      "secworks/aes", 
      "Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports 128 and 256 bit keys.", 
      "bsd-2-clause", 
      "Verilog", 
      5, 
      8, 
      "2016/09/06", 
      "", 
      ""
    ], 
    [
      "secworks/avalanche_entropy", 
      "Entropy collector and provider for an external avalanche noise based entropy source.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/03/26", 
      "", 
      ""
    ], 
    [
      "secworks/blake2", 
      "Hardware implementation of the blake2 hash function", 
      "bsd-2-clause", 
      "Verilog", 
      4, 
      5, 
      "2016/05/12", 
      "", 
      ""
    ], 
    [
      "secworks/chacha", 
      "Verilog 2001 implementation of the ChaCha stream cipher.", 
      "bsd-2-clause", 
      "Verilog", 
      1, 
      7, 
      "2016/09/18", 
      "", 
      ""
    ], 
    [
      "secworks/coretest", 
      "Test structure for cores developed as part of the Cryptech Open HSM project", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2014/11/07", 
      "", 
      ""
    ], 
    [
      "secworks/coretest_bp_entropy", 
      "Coretest system for testing the FPGA based entropy source by Berndt Paysan.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/09/23", 
      "", 
      ""
    ], 
    [
      "secworks/coretest_test_core", 
      "The coretest module combined with the test_core as a test module.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/03/13", 
      "", 
      ""
    ], 
    [
      "secworks/ed25519", 
      "ed25519 public key signature implemented in Verilog.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      2, 
      "2014/03/05", 
      "", 
      ""
    ], 
    [
      "secworks/fltfpga", 
      "FairLight FPGA demo board based on TerasIC G5C", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/05/19", 
      "", 
      ""
    ], 
    [
      "secworks/fpga_entropy", 
      "Test implementation of FPGA-internal entropy source.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/09/19", 
      "", 
      ""
    ], 
    [
      "secworks/fpga_eth_filter", 
      "FPGA based Ethernet traffic filter and manipulator for the TerasIC ETHERNET-HSMC Card", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/11/02", 
      "", 
      ""
    ], 
    [
      "secworks/gcm", 
      "Galois Couter Mode implementation in Verilog.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/06/16", 
      "", 
      ""
    ], 
    [
      "secworks/hc", 
      "Hardware implementation of the HC stream cipher.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/03/01", 
      "", 
      ""
    ], 
    [
      "secworks/keywrap", 
      "RFC 3394 keywrap cipher mode implemented in Verilog 2001.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/04/30", 
      "", 
      ""
    ], 
    [
      "secworks/mkmif", 
      "interface to external master key memory.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/05/11", 
      "", 
      ""
    ], 
    [
      "secworks/modexp", 
      "Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.", 
      "bsd-2-clause", 
      "Verilog", 
      2, 
      2, 
      "2015/06/10", 
      "", 
      ""
    ], 
    [
      "secworks/online_tester", 
      "Online tester/monitor of random number generators. Based om AIS31 but modular.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/09/23", 
      "", 
      ""
    ], 
    [
      "secworks/rc4", 
      "An experimental RC4 hardware implementation with one cycle/iteration performance.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/09/17", 
      "", 
      ""
    ], 
    [
      "secworks/rosc_entropy", 
      "Entropy source based on jitter between multiple, digital ring oscillators.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2015/03/26", 
      "", 
      ""
    ], 
    [
      "secworks/salsa20", 
      "Sals20 Stream Cipher core in Verilog", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2014/06/25", 
      "", 
      ""
    ], 
    [
      "secworks/sha1", 
      "Verilog implementation of the SHA-1 cryptgraphic hash function", 
      "bsd-2-clause", 
      "Verilog", 
      2, 
      4, 
      "2016/06/03", 
      "", 
      ""
    ], 
    [
      "secworks/sha256", 
      "Hardware implementation of the SHA-256 cryptographic hash function", 
      "bsd-2-clause", 
      "Verilog", 
      4, 
      13, 
      "2016/09/15", 
      "it", 
      ""
    ], 
    [
      "secworks/sha3", 
      "FIPS 202 compliant SHA-3 core in Verilog", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2016/08/11", 
      "", 
      ""
    ], 
    [
      "secworks/sha512", 
      "Verilog implementation of the SHA-512 hash function.", 
      "bsd-2-clause", 
      "Verilog", 
      1, 
      0, 
      "2016/08/11", 
      "", 
      ""
    ], 
    [
      "secworks/siphash", 
      "Hardware implementation of the SipHash keyed hash function", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2016/05/27", 
      "", 
      ""
    ], 
    [
      "secworks/test_core", 
      "A very simple test core.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/03/08", 
      "", 
      ""
    ], 
    [
      "secworks/trng", 
      "True Random Number Generator core implemented in Verilog.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      2, 
      "2015/03/26", 
      "", 
      ""
    ], 
    [
      "secworks/uart", 
      "A Universal asynchronous receiver/transmitter (UART) implemented in Verilog.", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2014/11/07", 
      "", 
      ""
    ], 
    [
      "secworks/vga", 
      "vga", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2014/11/09", 
      "", 
      ""
    ], 
    [
      "secworks/vndecorrelator", 
      "A Verilog implementation of a von Neumann decorrelator", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      0, 
      "2014/09/04", 
      "", 
      ""
    ], 
    [
      "seldridge/verilog", 
      "Repository for basic (and not so basic) Verilog blocks with high re-use potential.", 
      "", 
      "Verilog", 
      13, 
      28, 
      "2015/12/17", 
      "it", 
      ""
    ], 
    [
      "sergeykhbr/riscv_vhdl", 
      "VHDL implementation of the RISC-V System-on-Chip based on bare \"Rocket Chip\".", 
      "bsd-2-clause", 
      "Verilog", 
      7, 
      26, 
      "2016/10/17", 
      "if", 
      ""
    ], 
    [
      "sevikkk/VP2motion", 
      "FPGA based motion controller for RepRap style 3D printers", 
      "", 
      "Verilog", 
      3, 
      5, 
      "2013/05/06", 
      "", 
      ""
    ], 
    [
      "sevikkk/fpgamotion2", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/06/15", 
      "", 
      ""
    ], 
    [
      "sevikkk/robopanda", 
      "Robopanda cartridge emulator and tools. FPGA based hardware emulator included.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/04/06", 
      "", 
      ""
    ], 
    [
      "sgstair/ledsign", 
      "A software/hardware stack to display information on a group of LED panels", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2016/05/25", 
      "", 
      ""
    ], 
    [
      "sgstair/logicanalyzer", 
      "FPGA-Based Logic Analyzer-ish device", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2014/06/01", 
      "", 
      ""
    ], 
    [
      "shaneleonard/neural-hardware", 
      "Verilog library for implementing neural networks.", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2014/08/19", 
      "", 
      ""
    ], 
    [
      "sharebrained/robotron-fpga", 
      "FPGA implementation of Robotron: 2084", 
      "", 
      "VHDL", 
      2, 
      13, 
      "2013/05/21", 
      "if", 
      ""
    ], 
    [
      "sheridp/OK_WB_Bridge", 
      "A bridge between the OpalKelly Pipe and a Wishbone bus", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2015/06/18", 
      "", 
      ""
    ], 
    [
      "shielou/Space-Invaders", 
      "Space Invaders based on code from http://www.fpgaarcade.com/spc_main.htm", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/05/22", 
      "", 
      ""
    ], 
    [
      "shimafujigit/SpaceWireCODECIP_100MHz", 
      "", 
      "", 
      "VHDL", 
      5, 
      6, 
      "2014/06/26", 
      "", 
      ""
    ], 
    [
      "shimafujigit/SpaceWireRMAPTargetIP", 
      "", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2014/06/30", 
      "", 
      ""
    ], 
    [
      "shimafujigit/SpaceWireRouterIP_6PortVersion", 
      "", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2014/06/27", 
      "", 
      ""
    ], 
    [
      "shivarajagopal/ece5760-final", 
      "An FPGA project to take an incoming NTSC signal and output its dominant color to an RGB LED. ", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/18", 
      "", 
      ""
    ], 
    [
      "shivarajagopal/ece5775-final", 
      "Voice Recognition using FPGA-Based Neural Networks", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2016/07/06", 
      "", 
      ""
    ], 
    [
      "shroomishness/Tomasulos-FPGA", 
      "A CPU implementation involving Tomasulo's algorithm for ENEL429 in VHDL.", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2012/10/10", 
      "", 
      ""
    ], 
    [
      "shuckc/verilog-utils", 
      "native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches", 
      "", 
      "Verilog", 
      6, 
      18, 
      "2014/11/24", 
      "it", 
      ""
    ], 
    [
      "siavooshpayandehazad/NoC_FPGA_Emulator", 
      "This project aims to provide an FPGA based NoC emulator to test and verify different mapping schedulings", 
      "gpl-2.0", 
      "VHDL", 
      4, 
      4, 
      "2016/04/14", 
      "", 
      ""
    ], 
    [
      "siavooshpayandehazad/TTU_CPU_Project", 
      "", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      1, 
      "2015/05/13", 
      "", 
      ""
    ], 
    [
      "sidharthms/asic-edge-detector", 
      "Canny Edge Detector in Verilog", 
      "", 
      "SystemVerilog", 
      1, 
      2, 
      "2014/05/08", 
      "", 
      ""
    ], 
    [
      "sidharthms/pipelined-processor", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2014/12/04", 
      "", 
      ""
    ], 
    [
      "sidjos/Cache_Design_Project", 
      "Simple Cache Design Implementation in VHDL", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2014/12/12", 
      "", 
      ""
    ], 
    [
      "sidjos/Single_Cycle_Datapath", 
      "Single Cycle Datapath Processor", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/11/24", 
      "", 
      ""
    ], 
    [
      "sidjos/VipramMezzFirmware", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/02/24", 
      "", 
      ""
    ], 
    [
      "sigasi/sigasi_demos", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/30", 
      "", 
      ""
    ], 
    [
      "sigasi/sigasi_premium_tutorial", 
      "", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2014/05/31", 
      "", 
      ""
    ], 
    [
      "sigasi/sigasi_training", 
      "Training material for Sigasi 3", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/04", 
      "", 
      ""
    ], 
    [
      "sigilance/paper-processor", 
      "Gate-level Verilog implementation of the \"paper processor\"", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2016/02/25", 
      "", 
      ""
    ], 
    [
      "sigilance/tera-computer", 
      "Behavioral-level Verilog computer implementation of TERA, The Eight-bit Register Architecture", 
      "mit", 
      "Verilog", 
      0, 
      0, 
      "2016/06/22", 
      "", 
      ""
    ], 
    [
      "silenthunter/ECE6100_Project4", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/04/20", 
      "", 
      ""
    ], 
    [
      "silverfoxy/MIPS-Verilog", 
      "MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.", 
      "mit", 
      "Verilog", 
      2, 
      6, 
      "2014/09/28", 
      "", 
      ""
    ], 
    [
      "silverjam/VHDL", 
      "VHDL Samples", 
      "", 
      "VHDL", 
      9, 
      16, 
      "2013/01/28", 
      "it", 
      ""
    ], 
    [
      "sinkswim/SoC_ipcore-stm", 
      "VHDL files of a SoC for testing a Xilinx IP core.", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/02", 
      "", 
      ""
    ], 
    [
      "sinkswim/vhdllib", 
      "My own VHDL components library.  Anything from a flip flop to an ALU.", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "sirchuckalot/orpsoc", 
      "ORPSoC fork (from git://openrisc.net/stefan/orpsoc)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/08/14", 
      "", 
      ""
    ], 
    [
      "sirchuckalot/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      4, 
      "2015/04/27", 
      "", 
      ""
    ], 
    [
      "sirchuckalot/zet-ng", 
      "Open source implementation of a x86 processor  http://zet.aluzina.org", 
      "gpl-3.0", 
      "Verilog", 
      3, 
      3, 
      "2014/03/17", 
      "", 
      ""
    ], 
    [
      "siriuxy/WashU-2_Processor--FPGA", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/09/30", 
      "", 
      ""
    ], 
    [
      "sjaeckel/axi-bfm", 
      "git clone of http://code.google.com/p/axi-bfm/", 
      "gpl-3.0", 
      "Verilog", 
      6, 
      4, 
      "2013/05/21", 
      "", 
      ""
    ], 
    [
      "ska-sa/roach1_hardware", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/02/10", 
      "", 
      ""
    ], 
    [
      "ska-sa/roach1_test_gateware", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/02/10", 
      "", 
      ""
    ], 
    [
      "ska-sa/roach2_cpld_gateware", 
      "ROACH2 gateware for the CPLD", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/10/26", 
      "", 
      ""
    ], 
    [
      "ska-sa/roach2_test_gateware", 
      "ROACH2 Virtex 6 test gateware ", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2012/09/12", 
      "", 
      ""
    ], 
    [
      "skibo/Pet2001_Arty", 
      "A Commodore PET in an Artix-7 FPGA.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/01/29", 
      "", 
      ""
    ], 
    [
      "skibo/Pet2001_Nexys3", 
      "A Commodore PET in an FPGA.", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/01/23", 
      "", 
      ""
    ], 
    [
      "sknat/Rubikscam", 
      "FPGA project of 3D display with camera control", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2013/12/17", 
      "", 
      ""
    ], 
    [
      "skordal/potato", 
      "A simple RISC-V processor for use in FPGA designs.", 
      "bsd-3-clause", 
      "VHDL", 
      6, 
      7, 
      "2016/10/16", 
      "", 
      ""
    ], 
    [
      "skordal/sha256", 
      "A simple SHA-256 implementation in VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/11/15", 
      "", 
      ""
    ], 
    [
      "skordal/tdt4900-master", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/06/10", 
      "", 
      ""
    ], 
    [
      "skristiansson/diila", 
      "A Device Independent Integrated Logic Analyzer", 
      "", 
      "Verilog", 
      2, 
      4, 
      "2015/10/23", 
      "", 
      ""
    ], 
    [
      "skristiansson/eco32f", 
      "Pipelined version of the eco32 CPU architecture implemented in verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/03/18", 
      "", 
      ""
    ], 
    [
      "skristiansson/i2s", 
      "i2s core, with support for both transmit and receive", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2014/09/28", 
      "", 
      ""
    ], 
    [
      "skristiansson/minimig-de1", 
      "Minimig for the DE1 board", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2015/04/22", 
      "", 
      ""
    ], 
    [
      "skristiansson/mor1kx-dev-env", 
      "Development and verification environment for the mor1kx core", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/08/30", 
      "", 
      ""
    ], 
    [
      "skristiansson/orpsoc-cores", 
      "Core description files for ORPSoCv3", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/09/28", 
      "", 
      ""
    ], 
    [
      "skristiansson/wb_sdram_ctrl", 
      "SDRAM controller with multiple wishbone slave ports", 
      "", 
      "Verilog", 
      4, 
      5, 
      "2016/09/15", 
      "", 
      ""
    ], 
    [
      "skumarasena/ThinkCompArch", 
      "A guide to Verilog, ModelSim, and MIPS commands for future Computer Architecture classes.", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/12/17", 
      "", 
      ""
    ], 
    [
      "sma-wideband/alma_pic", 
      "Design files for the ALMA phasing system on ROACH2", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2015/03/10", 
      "", 
      ""
    ], 
    [
      "sma-wideband/mlib_devel", 
      "", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2016/09/29", 
      "", 
      ""
    ], 
    [
      "solowandererY2K/FPGA-Quantum-Compiler", 
      "FPGA that compiles quantum gates.", 
      "mit", 
      "Verilog", 
      2, 
      2, 
      "2012/03/09", 
      "", 
      ""
    ], 
    [
      "somaproject/acqboard", 
      "Soma 8+2 Acquisition Module, hardware and software", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2010/02/19", 
      "", 
      ""
    ], 
    [
      "somaproject/adio", 
      "Soma Front-panel Analog-Digital input output", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2009/11/28", 
      "", 
      ""
    ], 
    [
      "somaproject/backplane", 
      "Soma Backplane Hardware", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2009/11/28", 
      "", 
      ""
    ], 
    [
      "somaproject/dspboard", 
      "Soma DSP Processing Board", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2010/03/08", 
      "", 
      ""
    ], 
    [
      "somaproject/eproc", 
      "FPGA-core event processor", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2009/06/25", 
      "", 
      ""
    ], 
    [
      "sonnyhcl/Analogue-and-Digital-Circuit-Experiment", 
      "include 4 labs of FPGA design in Analogue and Digital Circuit Experiment ,Fudan ME", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2015/11/25", 
      "", 
      ""
    ], 
    [
      "sora/ethernet-2013", 
      "blog files", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/03/16", 
      "", 
      ""
    ], 
    [
      "sora/ethout_tmp", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/01/22", 
      "", 
      ""
    ], 
    [
      "sora/ethpipe", 
      "EtherPIPE: an Ethernet character device for packet processing", 
      "", 
      "Verilog", 
      2, 
      10, 
      "2014/12/27", 
      "itf", 
      ""
    ], 
    [
      "sora/fpga-workshop-2012f", 
      "", 
      "", 
      "Verilog", 
      2, 
      0, 
      "2012/09/02", 
      "", 
      ""
    ], 
    [
      "sora/jenkins-hash", 
      "Jenkins hash function in Verilog-HDL", 
      "mit", 
      "Verilog", 
      1, 
      2, 
      "2012/04/17", 
      "", 
      ""
    ], 
    [
      "sora/kvs_hdl", 
      "A CPU-less Key-Value Store on FPGA", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/03/20", 
      "", 
      ""
    ], 
    [
      "sora/magukara", 
      "FPGA-based open-source network tester", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2012/09/12", 
      "", 
      ""
    ], 
    [
      "sora/ovs-hw", 
      "An open source hardware engine for Open vSwitch on FPGA", 
      "", 
      "Verilog", 
      3, 
      4, 
      "2012/12/08", 
      "", 
      ""
    ], 
    [
      "sora/snippets", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/03/25", 
      "", 
      ""
    ], 
    [
      "sora/sume-eth-timestamp", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/04/03", 
      "", 
      ""
    ], 
    [
      "sora/utlp", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/24", 
      "", 
      ""
    ], 
    [
      "soraiamenesesalarcao/emorec", 
      "Facial Emotion Recognition", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/04/26", 
      "", 
      ""
    ], 
    [
      "sorgelig/Apogee_MIST", 
      "Apogee BK-01 implementation for MiST board.", 
      "bsd-2-clause", 
      "Verilog", 
      1, 
      0, 
      "2016/05/05", 
      "", 
      ""
    ], 
    [
      "sorgelig/BK0011M_MIST", 
      "BK0011M (USSR retro home computer) core for MiST board", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/05/05", 
      "", 
      ""
    ], 
    [
      "sorgelig/Menu_MIST", 
      "Dummy FPGA core to display menu at startup", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/05/28", 
      "", 
      ""
    ], 
    [
      "sorgelig/SAMCoupe_MIST", 
      "SAM Coupe for MiST board", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      3, 
      "2016/07/05", 
      "", 
      ""
    ], 
    [
      "sorgelig/Specialist_MIST", 
      "Specialist/MX implementation for MiST board.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/05/06", 
      "", 
      ""
    ], 
    [
      "sorgelig/Vector06_MIST", 
      "Vector 06C implementation for MiST board.", 
      "bsd-2-clause", 
      "VHDL", 
      1, 
      2, 
      "2016/06/15", 
      "", 
      ""
    ], 
    [
      "sorgelig/ZX_Spectrum-128K_MIST", 
      "ZX Spectrum 128K for MIST Board", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      6, 
      "2016/07/22", 
      "", 
      ""
    ], 
    [
      "sowbug/Papilio-Arcade", 
      "A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/01/23", 
      "", 
      ""
    ], 
    [
      "sparkfun/FPGA_Tutorial", 
      "", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2014/02/04", 
      "", 
      ""
    ], 
    [
      "spesialstyrker/boula", 
      "FPGA PCI-e to OCP bridge", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      2, 
      "2014/06/16", 
      "", 
      ""
    ], 
    [
      "spesialstyrker/ece485-L2cache", 
      "Unified L2 cache project", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/12/13", 
      "", 
      ""
    ], 
    [
      "spinlockirqsave/atlys_tcp_socket", 
      "TCP connection implementation for Spartan 6", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/08/09", 
      "", 
      ""
    ], 
    [
      "spinlockirqsave/fpga", 
      "Xilinx Spartan6 LX45 device:XC6SLX45 package:CSG324 example projects written in VHDL using Xilinx ISE and Digilent Adept runtime+utils", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "spitters/new-alg-hierarchy", 
      "Bas's fork", 
      "other", 
      "Verilog", 
      8, 
      1, 
      "2010/12/14", 
      "", 
      ""
    ], 
    [
      "sprocket-fpga/BeMicroCVA9", 
      "Sample Project - Serial I/O Test", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/04/22", 
      "", 
      ""
    ], 
    [
      "sprocket-fpga/Decred_LX9", 
      "Decred FPGA Miner Demo For Spartan LX9 Chip", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/02/25", 
      "", 
      ""
    ], 
    [
      "spwilson2/WISC-15-proc", 
      "The UW Computer Architecture single-core 5 stage processor", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/03/19", 
      "", 
      ""
    ], 
    [
      "srijanshetty/8-bit-fpga-computer", 
      "A simple processor built as a project in my computer organization course", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2013/04/16", 
      "", 
      ""
    ], 
    [
      "srijanshetty/ALU", 
      "A simple ALU created in Verilog as a part of Project work in CS220: Computer Organization", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2013/03/23", 
      "", 
      ""
    ], 
    [
      "st0rm23/SystemOnFPGA", 
      "SOC system using verilog on FPGA devices.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/01/11", 
      "", 
      ""
    ], 
    [
      "staceycampbell/ldiv", 
      "Division in synthesizable Verilog 2005.", 
      "unlicense", 
      "Verilog", 
      0, 
      2, 
      "2015/09/02", 
      "", 
      ""
    ], 
    [
      "stacksmith/fpgasm-test", 
      "test circuits for fpgasm", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2012/09/20", 
      "", 
      ""
    ], 
    [
      "startupit69/HelloLCD1602", 
      "", 
      "mit", 
      "VHDL", 
      0, 
      0, 
      "2016/02/18", 
      "", 
      ""
    ], 
    [
      "startupit69/System-Verilog", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2015/10/07", 
      "", 
      ""
    ], 
    [
      "stass/md5_core", 
      "MD5 core in verilog", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2012/05/01", 
      "", 
      ""
    ], 
    [
      "stefano-garzarella/blockmon", 
      "A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/ ", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/06/12", 
      "", 
      ""
    ], 
    [
      "stephenhu3/vision-camera", 
      "Computer vision application for color blindness using D5M camera on Cyclone II FPGA", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/10/17", 
      "", 
      ""
    ], 
    [
      "steveicarus/ivtest", 
      "Regression test suite for Icarus Verilog.", 
      "gpl-2.0", 
      "Verilog", 
      9, 
      21, 
      "2016/10/14", 
      "", 
      ""
    ], 
    [
      "stevenlockhart/ProjectSynesthesia", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/06/04", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/ac97", 
      "opencores ac97 controller verilog core", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/04/09", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/adc_interface", 
      "Verilog ADC interface for adc128s022 found in De0 Nano", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/07/07", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/beeper", 
      "Verilog wave generator and pulse width modulator (PWM) for De0 Nano", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/10/09", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/digi-recorder", 
      "A digital recorder for fpga in verilog, tested on de0 nano.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/13", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/egg_timer", 
      "Verilog egg timer for De0 Nano", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/08/22", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/flipflop", 
      "Verilog flip flop project, basically hello world for De0 Nano", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/07/31", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/sdram-controller", 
      "Verilog SDRAM memory controller ", 
      "", 
      "Verilog", 
      3, 
      9, 
      "2016/09/13", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/uart", 
      "Verilog uart receiver and transmitter modules for De0 Nano", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/10/24", 
      "", 
      ""
    ], 
    [
      "stffrdhrn/wb_dma", 
      "Wishbone dma/bridge controller in verily", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/04/16", 
      "", 
      ""
    ], 
    [
      "stiggy87/ZynqBTC", 
      "A Bitcoin miner for the Zynq chip utilizing the Zedboard.", 
      "", 
      "VHDL", 
      12, 
      37, 
      "2015/07/07", 
      "if", 
      ""
    ], 
    [
      "strfry/apple2fpga", 
      "Porting the Apple2FPGA Project to the Papilio Pro", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/07/08", 
      "", 
      ""
    ], 
    [
      "strfry/nesfpga", 
      "A Simple FPGA Implementation of the Nintendo Entertainment System", 
      "", 
      "VHDL", 
      4, 
      6, 
      "2013/07/13", 
      "", 
      ""
    ], 
    [
      "strigeus/fpganes", 
      "NES in Verilog", 
      "gpl-3.0", 
      "Verilog", 
      20, 
      50, 
      "2014/01/03", 
      "if", 
      ""
    ], 
    [
      "strobmir/VGA-VHDL", 
      "VHDL projekt na VGA", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2010/11/29", 
      "", 
      ""
    ], 
    [
      "subutai-io/pars", 
      "", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2016/10/12", 
      "", 
      ""
    ], 
    [
      "sufengniu/FIX", 
      "FIX for (High Frequency Trading) HFT", 
      "", 
      "VHDL", 
      3, 
      3, 
      "2013/07/08", 
      "", 
      ""
    ], 
    [
      "sufengniu/QRD_RLS", 
      "QR decomposition", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/05/26", 
      "", 
      ""
    ], 
    [
      "sufengniu/dwt", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/05/01", 
      "", 
      ""
    ], 
    [
      "suntodai/Bouncing_Ball_Game_FPGA", 
      "A simple verilog_HDL descriped bouncing ball game ", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/03/08", 
      "", 
      ""
    ], 
    [
      "suntodai/FPGA_image_processing", 
      "Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image", 
      "", 
      "Verilog", 
      12, 
      7, 
      "2014/03/08", 
      "", 
      ""
    ], 
    [
      "swetland/cpu32", 
      "verilog tinkering", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/02/19", 
      "", 
      ""
    ], 
    [
      "swetland/j1", 
      "j1 fpga forth experiments", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/03/31", 
      "", 
      ""
    ], 
    [
      "swetland/zynq-i2ctest", 
      "simple xilinx zynq test project", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/04/27", 
      "", 
      ""
    ], 
    [
      "swetland/zynq-sandbox", 
      "a playground for xilinx zynq fpga experiments", 
      "", 
      "SystemVerilog", 
      4, 
      25, 
      "2014/12/17", 
      "if", 
      ""
    ], 
    [
      "swift-fox/MIPS", 
      "MIPS core designed in only 6 days", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2015/11/22", 
      "", 
      ""
    ], 
    [
      "swift-fox/risc-v", 
      "An easy implementation of RISC-V in Verilog.", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/02", 
      "", 
      ""
    ], 
    [
      "sybreon/dcpu16", 
      "Pipelined DCPU-16 Verilog Implementation", 
      "lgpl-3.0", 
      "Verilog", 
      6, 
      33, 
      "2012/05/30", 
      "it", 
      ""
    ], 
    [
      "sybreon/physhdl", 
      "A Physical Approach to Learning HDL", 
      "other", 
      "VHDL", 
      0, 
      2, 
      "2012/06/14", 
      "", 
      ""
    ], 
    [
      "szanni/aeshw", 
      "", 
      "bsd-2-clause", 
      "VHDL", 
      3, 
      4, 
      "2014/08/10", 
      "", 
      ""
    ], 
    [
      "t-crest/aegean", 
      "Configuration framework for the T-CREST platform (Aegean)", 
      "", 
      "VHDL", 
      3, 
      2, 
      "2016/05/08", 
      "", 
      ""
    ], 
    [
      "t-crest/argo", 
      "Argo is a time-division multiplexing network-on-chip.", 
      "", 
      "Verilog", 
      2, 
      4, 
      "2016/07/27", 
      "", 
      ""
    ], 
    [
      "t-crest/bluetree", 
      "Bluetree is the time-predictable memory NoC", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/10/08", 
      "", 
      ""
    ], 
    [
      "t-crest/motor-ctrl-app", 
      "A motor control application running in Patmos using the Altera Power Board", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/15", 
      "", 
      ""
    ], 
    [
      "t-crest/reconfig", 
      "Hardware and script files related to dynamic partial reconfiguration", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/09/20", 
      "", 
      ""
    ], 
    [
      "t-crest/s4noc", 
      "A Statically-scheduled TDM Network-on-Chip for Real-Time Systems", 
      "", 
      "VHDL", 
      2, 
      10, 
      "2016/09/22", 
      "if", 
      ""
    ], 
    [
      "t-crest/sdram", 
      "A simple and static SDRAM controller for time-predictable main memory access", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2013/03/19", 
      "", 
      ""
    ], 
    [
      "taichi-ishitani/sv_hackathon_2014", 
      "", 
      "mit", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/04/20", 
      "", 
      ""
    ], 
    [
      "takagi/cpu", 
      "An experimental CPU implementation for FPGA in verilog.", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2016/05/25", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/3D_Displayer_Controller", 
      "A controller for a 3d system, using FPGA(VHDL),  CY68013(C#, C), Bluetooth(C#, VHDL) .", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/01/09", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/FPGA-Imaging-Library", 
      "An open source library for image processing on FPGA.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/06/16", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/Video-and-Image-Processing-Design-Using-FPGAs", 
      "Video and Image Processing", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/12/12", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/fpga_fibre_scan", 
      "  \u672c\u4fe1\u53f7\u5904\u7406\u677f\u4e3b\u8981\u7531FPGA\u82af\u7247\u548cCYUSB3.0 \u82af\u7247\u7ec4\u6210,\u5176\u4e2dFPGA\u6a21\u5757\u4e3b\u8981\u5b8c\u6210\u4e0e\u76f8\u5173\u5916\u8bbe\u7684\u4ea4\u4e92\uff0cCYUSB3.0\u4e3b\u8981\u5b8c\u6210\u534f\u8bae\u6570\u636e\u7684\u4f20\u8f93\u3002      2.2.1  FPGA\u6a21\u5757         \u5904\u7406\u6d41\u7a0b\uff1a   1. \u94fe\u8def\u521d\u59cb\u5316\uff1a \u5728\u4e0a\u4f4d\u673a\u5b8c\u6210USB\u56fa\u4ef6\u7684\u4e0b\u8f7d\uff0c\u5e76\u8bfb\u53d6\u56fa\u4ef6\u7684\u4fe1\u606f\u72b6\u6001\u63cf\u8ff0\u540e\uff0c\u901a\u8fc7\u4e0a\u7535\u590d\u4f4d\u6216\u8005\u624b\u52a8\u590d\u4f4d\uff0c\u901a\u8fc7\u4e32\u53e3\u53d1\u90010X55\u7ed9\u4e0a\u4f4d\u673a\uff0c\u8868\u660e\u94fe\u8def\u6253\u901a\uff0c\u4e00\u6b21\u63e1\u624b\u6210\u529f\u3002 2. \u8d85\u58f0\u6ce2\u53d1\u5c04\u4e0eAD\u6570\u636e\u63a5\u6536\uff1a\u5728\u6536\u5230\u4e0a\u4f4d\u673a\u901a\u8fc7\u4e32\u53e3\u53d1\u9001\u76840X02\u6307\u4ee4\u540e\uff0c\u5f00\u542f\uff08START\uff09\uff0c\u53d1\u9001\u8d85\u58f0\u65b9\u6ce2\u4fe1\u53f7\uff0c\uff08\u6ce8\uff1a\u8be5START\u4fe1\u53f7\u5728\u5904\u7406\u8fc7\u7a0b\u88ab\u6539\u53d8\u6210\u5305\u7edc\u4fe1\u53f7\uff09\u56e0\u4e3a\u53ea\u662f\u5355\u9635\u5143\uff0c\u6240\u4ee5\u5c31\u6ca1\u6709\u63a5\u6536\u5ef6\u8fdf\u805a\u7126\u7684\u95ee\u9898\uff0c\u4f46\u6709\u76ae\u80a4\u8868\u76ae\u7684\u5ba2\u89c2\u5b9e\u9645\u548c\u5355\u9635\u5143\u56de\u6ce2\u7684\u65f6\u95f4\u6d88\u8017\uff0c\u6240\u4ee5\u5728\u7b49\u5230C_CORDIC_DELAY\uff081000\uff09\u540e\uff0c\u624d\u5f00\u59cbAD\u6570\u636e\u7684\u91c7\u96c6\u3002\uff08\u6ce8\uff1a\u5177\u4f53\u591a\u5c11\u539a\u5ea6\uff0c\u9700\u8981\u7ec6\u7b97\uff09\u3002\u6bcf\u6b21\u91c7\u96c64096\u4e2a\u6570\u636e\uff0c\u5f62\u6210\u4e00\u4e2a\u626b\u63cf\u7ebf\uff1b\u603b\u5171\u9700\u8981\u91c7\u96c6300\u6839\u626b\u63cf\u7ebf\uff0c\u82e5\u4e0d\u591f\uff0c\u5219\u9700\u91cd\u65b0\u53d1\u9001\u65b9\u6ce2\uff0c\u5e76\u63a5\u6536AD\u6570\u636e\u3002 3.  \u526a\u5207\u6ce2\u53d1\u9001\uff1a \u5728\u91c7\u96c6\u5230\u7b2c33\u6839\u626b\u63cf\u7ebf\u540e\uff0c\u5f00\u59cb\u526a\u5207\u6ce2\u7684\u53d1\u9001\uff0c\u7b80\u5355\u7684\u53d1\u900150HZ\u7684\u5355\u8f7d\u6ce2\u5c31\u53ef\u4ee5\uff0c\u6b64\u540e\u7684AD\u6570\u636e\u5c31\u542b\u6709\u526a\u5207\u6ce2\u7684\u4fe1\u606f\u3002 4.  \u63a7\u5236\u901a\u8def\u7684\u4fe1\u606f\uff1a  \u8fd9\u91cc\u901a\u8fc7CYUSB3.0\u7684\u4e32\u53e3\u6765\u4f20\u9001\u4e0a\u4f4d\u673a\u53d1\u9001\u7684\u63a7\u5236\u7aef\u53e3\u4fe1\u606f \uff0c\u5305\u62ec\u6570\u636e\u901a\u8def\u7684\u8bfb\u548c\u5199\u6307\u4ee4\uff08\u6ce8\uff1a\u8fd9\u91cc\u53ea\u9700\u8981\u901a\u8fc7BULK\u8bfb\u53d6\u6570\u636e\u901a\u8def\u7684\u6570\u636e\uff0c\u4e0d\u9700\u8981\u901a\u8fc7BULK\u5411\u6570\u636e\u901a\u8def\u5199\u6570\u636e\uff09\uff1b\u901a\u8fc7CYUSB3.0\u7684\u4e32\u53e3\u6765\u4f20\u9001\u4e0b\u4f4d\u673aFPGA\u7684\u72b6\u6001\u4fe1\u606f\u6307\u4ee4\u7ed9\u4e0a\u4f4d\u673a\u3002\uff08\u7531\u4e8e\u91c7\u7528\u7684\u662fURAT\uff0c\u6240\u4ee5\u6709FIFO\u7f13\u5b58\u548c\u6570\u636e\u53d1\u9001\u63a5\u6536\u72b6\u6001\u63a7\u5236\u64cd\u4f5c\uff09 5. \u6570\u636e\u901a\u8def\u7684\u4fe1\u606f\uff1a \u8fd9\u91cc\u901a\u8fc7\u4e0a\u4f4d\u673a\u7684\u8bfb\u5199\u6307\u4ee4\u6765\u5c06\u6570\u636e\u5b58\u50a8\u5230FIFO\u4e2d\uff0c\u8fd9\u91cc\u9ed8\u8ba4\u53d1\u9001\u7684\u662f0X00\u6307\u4ee4\uff0c\u4e00\u76f4\u8bfb\u53d6AD\u91c7\u96c6\u5230\u7684\u6570\u636e\u3002\u5e76\u4e14\u91c7\u7528\u7684\u662fBULK\u7684Xfer->read\u7684\u540c\u6b65\u4f20\u8f93\uff0c\u4e00\u76f4\u8981\u7b49\u5230\u6307\u5b9a\u6570\u76ee\u6570\u636e\uff084096*300\uff09\u91c7\u96c6\u5b8c\u624d\u7ed3\u675f\u91c7\u96c6\u3002     2.2.2   USB3.0\u6a21\u5757          1. \u8fd9\u91cc\u9996\u5148\u8981\u8fdb\u884c\u5b58\u50a8\u5212\u5206\u548c\u5bc4\u5b58\u5668\u6620\u5c04\uff0c\u4e00\u822c\u6c47\u7f16\u6216\u8005\u5176\u4ed6CMD\u683c\u5f0f\uff0c\u7136\u540e\u7f16\u5199BOOTLOAD\u6c47\u7f16\uff0c\u6700\u540e\u4e2d\u65ad\u8df3\u8f6c\u5904\u7406\uff08\u6c47\u7f16\uff09\u3002      2. \u8fd9\u91cc\u4e3b\u8981\u914d\u7f6eGPIF\u7684\u5f02\u6b65\u4e32\u53e3\u53c2\u6570\u548c\u8bfb\u5199\u64cd\u4f5c\u3002      3. \u8fd9\u91cc\u9700\u8981\u7ed9\u51faCTL\u7aef\u53e3\u548cBULK\u7aef\u53e3\u7684\u914d\u7f6e\u548c\u8bfb\u5199\u3002     2.3  \u4e0a\u4f4d\u673a\u8f6f\u4ef6      \u8fd9\u91cc\u4e3b\u8981\u5b8c\u6210\u7b97\u6cd5\u7684\u5904\u7406\u548c\u754c\u9762\u7684\u663e\u793a\u548c\u63a7\u5236\u3002 \u5173\u4e8e\u7b97\u6cd5\u90e8\u5206\u9700\u8981\u540e\u9762\u8865\u5145\uff0c\u76ee\u524d\u6ca1\u6709\u5b8c\u5168\u6d88\u5316\u3002       \u5904\u7406\u6d41\u7a0b\uff1a   1. \u521d\u59cb\u5316USB\uff0c\u7136\u540e\u4e0a\u4f4d\u673a\u901a\u8fc7\u63a7\u5236\u7aef\u70b9\u53d1\u9001\u5199\u547d\u4ee4\u63a7\u5236\u5b57\uff08\u4e0d\u52a0\u5e27\u5934\u547d\u4ee4\uff09\u4e0b\u4f4d\u673a\u672a\u5904\u7406\uff0c\u5f00\u542f\u76d1\u89c6\u5de5\u4f5c\u7ebf\u7a0b\u5faa\u73af\uff0c\u4e3b\u8981\u5185\u5bb9\u662f\uff1a\u901a\u8fc7\u63a7\u5236\u7aef\u70b9\u53d1\u9001\u8bfb\u547d\u4ee4\u63a7\u5236\u5b57\uff0c\u901a\u8fc7\u63a7\u5236\u7aef\u70b9\u8bfb\u56de\u4e32\u53e3\u4fe1\u606f\uff0c\u7528\u6765\u9a8c\u8bc1\u8bbe\u5907\u662f\u5426\u542f\u52a8\u63e1\u624b\u6210\u529f\uff080X55\uff09\u3002 2. \u542f\u52a8\u6210\u529f\u540e\u5f15\u53d1\u54cd\u5e94\u7684\u542f\u52a8\u89e6\u53d1\u65b9\u6cd5\u3002\u542f\u52a8\u89e6\u53d1\u65b9\u6cd5\u4e2d\uff0c\u5148\u8981\u5ef6\u65f6\u5927\u4e8e0.36s\uff0c\u5982\u679c\u9009\u4e2dcheck_box\uff0c\u5219\u4f7f\u7528\u5b58\u50a8\u7684\u6d4b\u8bd5\u6570\u636e\uff0c\u82e5\u672a\u9009\u4e2d\uff0c\u901a\u8fc7\u63a7\u5236\u7aef\u70b9\u53d1\u9001\u5199start\u547d\u4ee4\uff0c\u5f00\u542fbulk\u7aef\u53e3\u8bfb\u5faa\u73af\u7ebf\u7a0b\uff0c\u6700\u540e\u6bcf\u6b21\u6d4b\u91cf\u53d1\u9001\u4e00\u6b21\u8bfbbulk\u6570\u636e\u6d88\u606f\u5230\u6d88\u606f\u961f\u5217\u3002 3. \u5728bulk\u7aef\u53e3\u8bfb\u5faa\u73af\u7ebf\u7a0b\u4e2d\u5f15\u53d1\u54cd\u5e94\u7684bulk\u8bfb\u65b9\u6cd5\uff0c\u5728bulk\u8bfb\u65b9\u6cd5\u4e2d\uff0c\u4e3b\u8981\u8c03\u7528\u5e95\u5c42\u7684USB3.0\u7684bulkin\u8bfb\u65b9\u6cd5\uff0c\u6570\u636e\u8bfb\u4e0a\u6765\u540e\uff0cpost\u4e00\u4e2agetData\u6d88\u606f\uff0c\u4ea4\u7531\u7ed1\u5b9a\u7684\u51fd\u6570\u6765\u5904\u7406\u6570\u636e\u3002 4.  \u6570\u636e\u5904\u7406\u5305\u62ec\u4e8c\u72ec\u7acb\u90e8\u5206\uff0c\u4e00\u90e8\u5206\u662f\u539f\u59cb\u6570\u636e\u4ea7\u751fMotionMOdel\u4fe1\u606f ,\u4e00\u90e8\u5206\u662f\u539f\u59cb\u6570\u636e\u4ea7\u751f\u526a\u5207\u6ce2\u901f\u5ea6\u548c\u6768\u6c0f\u6a21\u91cf\u4fe1\u606f\u3002", 
      "apache-2.0", 
      "VHDL", 
      0, 
      0, 
      "2015/11/09", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/fpga_linear_128", 
      "this  module  is  the  fpga  code    for  gening  utrasound  image    which   the element    type  is  linear and   the num  is  128", 
      "mit", 
      "Verilog", 
      2, 
      3, 
      "2015/11/19", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/hard-cv", 
      "A repository of IPs for hardware computer vision (FPGA)", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/10/21", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/modelsim_altera_simulation", 
      "window  os  platform", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/09/02", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/tlp_app_128bits", 
      "this  module   contain   pcie  and  dma  , use   system-c module simulates  the  host  and  the driver  operation , axi stream of  dma  module  links  the  tans  and  rec port  as  a  looper", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/25", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/ultrasound_parking", 
      "FPGA and ultrasound to create car backup system", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/01/07", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/utrasound_fpga_modelsim", 
      "simulation for  fpga  submodule ", 
      "apache-2.0", 
      "Verilog", 
      0, 
      2, 
      "2015/09/02", 
      "", 
      ""
    ], 
    [
      "takeshineshiro/utrasound_mobile_fpga", 
      "fpga for  utrasound mobile  device ", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2015/08/10", 
      "", 
      ""
    ], 
    [
      "tanbotao5/RS485", 
      "CPLD\u6a21\u62dfRS485\u901a\u4fe1\uff0c\u7a0b\u5e8f\u7b80\u5355\uff0c\u65b9\u4fbf\u5feb\u6377", 
      "apache-2.0", 
      "Verilog", 
      0, 
      3, 
      "2016/01/26", 
      "", 
      ""
    ], 
    [
      "tao-j/nexys3MIPSSoC", 
      "A simple MIPS SoC implemented on Digilent Nexys3 board", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      4, 
      "2016/08/21", 
      "", 
      ""
    ], 
    [
      "taw/ttl-cpu", 
      "TTL CPU Project", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/08/20", 
      "", 
      ""
    ], 
    [
      "tayler-hetherington/dnn-sim", 
      "", 
      "", 
      "Verilog", 
      4, 
      4, 
      "2016/06/10", 
      "", 
      ""
    ], 
    [
      "teamdragonforce/ac97", 
      "AC'97 test project (lab2)", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/09/08", 
      "", 
      ""
    ], 
    [
      "teamdragonforce/lab1", 
      "TEAM DRAGONFORCE lab1", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/08/28", 
      "", 
      ""
    ], 
    [
      "teamdragonforce/virtexsquared", 
      "18-545 project: ARM-like SoC", 
      "", 
      "Verilog", 
      1, 
      5, 
      "2010/12/05", 
      "", 
      ""
    ], 
    [
      "teamname/mips", 
      "mips processor and memory", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2010/03/02", 
      "", 
      ""
    ], 
    [
      "teamname/mipstest", 
      "testing for mipsdp", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2010/04/16", 
      "", 
      ""
    ], 
    [
      "teamname/vga", 
      "vga", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2010/04/13", 
      "", 
      ""
    ], 
    [
      "teamname/vgatest", 
      "", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2010/05/02", 
      "", 
      ""
    ], 
    [
      "teeshina/soc_leon3", 
      "System on Chip SPARC V8 using leon3 CPU by Gaisler. C++, vhdl, v files.", 
      "", 
      "VHDL", 
      5, 
      6, 
      "2012/09/21", 
      "", 
      ""
    ], 
    [
      "teknohog/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board.", 
      "gpl-3.0", 
      "VHDL", 
      5, 
      24, 
      "2013/07/01", 
      "itf", 
      ""
    ], 
    [
      "teknohog/Xilinx-Serial-Miner", 
      "Bitcoin miner for Xilinx FPGAs", 
      "gpl-3.0", 
      "Verilog", 
      8, 
      39, 
      "2013/06/11", 
      "i", 
      ""
    ], 
    [
      "teknohog/rautanoppa", 
      "Hardware random number generator for FPGAs", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2015/05/07", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/constraintlayering", 
      "SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      1, 
      "2015/03/08", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/decoratorpattern", 
      "", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/11/26", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/dotstar", 
      "examples of different port connections", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/07/20", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/observerpattern", 
      "", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/08/14", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/parameter_bind", 
      "binds can inherit parameters", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/11/13", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/strategypattern", 
      "strategypattern", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/08/14", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/systemverilog-design-patterns", 
      "", 
      "gpl-2.0", 
      "SystemVerilog", 
      2, 
      4, 
      "2016/03/03", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/uniquecoverage", 
      "unique coverage classes", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/09/22", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/uvm_report", 
      "using the features of the uvm_report object", 
      "gpl-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2015/04/19", 
      "", 
      ""
    ], 
    [
      "tenthousandfailures/vffmacros", 
      "Verilog flip-flop macros suggestion by Chris Drake", 
      "", 
      "SystemVerilog", 
      1, 
      0, 
      "2014/09/01", 
      "", 
      ""
    ], 
    [
      "terpstra/gn4124-core", 
      "Genum 4124 core -- converted from subversion", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2012/08/29", 
      "", 
      ""
    ], 
    [
      "terpstra/opa", 
      "Open Processor Architecture", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      10, 
      "2016/04/07", 
      "itf", 
      ""
    ], 
    [
      "texane/absenc", 
      "Absolute encoder VHDL core", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2016/07/29", 
      "", 
      ""
    ], 
    [
      "texane/can_controller", 
      " CAN controller", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/03/03", 
      "", 
      ""
    ], 
    [
      "texane/mm-papilio", 
      "milkymist on papilio", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2011/10/22", 
      "", 
      ""
    ], 
    [
      "texane/papilio", 
      "papilio fpga board related hackeries", 
      "", 
      "Verilog", 
      0, 
      5, 
      "2010/12/05", 
      "", 
      ""
    ], 
    [
      "texane/vhdl", 
      "vhdl related contents", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2012/12/18", 
      "", 
      ""
    ], 
    [
      "tgingold/ghdl", 
      "VHDL 2008/93/87 simulator", 
      "gpl-2.0", 
      "VHDL", 
      36, 
      158, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "the-snowwhite/HolosynthIII", 
      "2. 3. revision of Holosynth migrated from Bitbucket for maintanance", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "the-snowwhite/HolosynthV", 
      "For latest version with Arm soc and Qt 5.3.1 gui + lvds touchscreen", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/08/13", 
      "", 
      ""
    ], 
    [
      "the-snowwhite/holosynthI", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/03/02", 
      "", 
      ""
    ], 
    [
      "the-snowwhite/mksoc", 
      "Repository for Cyclone V socfpga Machinekit port", 
      "", 
      "VHDL", 
      3, 
      2, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "the-snowwhite/mksocfpga", 
      "Further development of the Machinekit SocFpga", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/05/25", 
      "", 
      ""
    ], 
    [
      "the-snowwhite/mksocfpga_hm3", 
      "Experimental repo for futuristic developing of the mksocfpga sources", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/06/25", 
      "", 
      ""
    ], 
    [
      "the2Faces/HGA", 
      "Heisgetr\u00e4nkeautomat", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/06/18", 
      "", 
      ""
    ], 
    [
      "the2Faces/HGA_4States", 
      "HGA mit nur vier Zust\u00e4nden", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2011/07/11", 
      "", 
      ""
    ], 
    [
      "the2Faces/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board.", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2011/06/15", 
      "", 
      ""
    ], 
    [
      "thecoderoaster/Arbiter", 
      "Separate Repo for completion of Arbiter Code by KVH", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/09/11", 
      "", 
      ""
    ], 
    [
      "thecoderoaster/BlazeNoC_QoS", 
      "This is a 4x4 NoC representation of the BlazeRouter_M design called BlazeNoC_QoS. It's intent is to prove the overall operation of the individual routers within the NoC that can provide for predictable, Quality of Service delivery of data packets using a reservation/scheduling based mechanism. BlazeRouter_M will be the testbed for additional features to improve the QoS experience of BlazeNoC_QoS.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/06/02", 
      "", 
      ""
    ], 
    [
      "thecoderoaster/BlazeRouter", 
      "VHDL Design for the BlazeRouter used for Network on Chip configurations", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/09/17", 
      "", 
      ""
    ], 
    [
      "thecoderoaster/BlazeRouter_M", 
      "This is an optimized version of the BlazeRouter project which includes the control layer for packet reservation as part of a QoS mechanism. The packets (data & control), however have been reduced in size to accommodate mapping on atleast a Virtex-4 device (tested on: xc4vsx35-10ff668) and further code enhancements in VHDL have been performed on this project. If you intend on deploying this design to the aforementioned FPGA family, we recommend using this design.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/01/24", 
      "", 
      ""
    ], 
    [
      "thecoderoaster/BlazeRouter_S", 
      "This is an optimized version of the BlazeRouter project which does not include a control layer for packet reservation, thus reducing the overall size of the design. The data packets have been further reduced in size to (25 bits total) to accommodate mapping on atleast a Virtex-4 device (tested on: xc4vsx35-10ff668) and further code enhancements in VHDL have been performed on this project. The intention of this project is to minimize the router as much as possible without losing its overall intention and benefit, so that the designer can deploy it to chip.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2012/01/14", 
      "", 
      ""
    ], 
    [
      "thecrazyboy/bombjack-papilioplus-fpga", 
      "Automatically exported from code.google.com/p/bombjack-papilioplus-fpga", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/07/06", 
      "", 
      ""
    ], 
    [
      "thecrazyboy/fpgagen", 
      "Automatically exported from code.google.com/p/fpgagen", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/07/06", 
      "", 
      ""
    ], 
    [
      "thecrazyboy/mist-board", 
      "Automatically exported from code.google.com/p/mist-board", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/11/17", 
      "", 
      ""
    ], 
    [
      "thelonious/display4", 
      "My first (and experimental) project with VHDL. It's probably wise not to use this as a basis of any VHDL project.", 
      "bsd-3-clause", 
      "VHDL", 
      0, 
      2, 
      "2011/03/29", 
      "", 
      ""
    ], 
    [
      "thelonious/pram_sram_test", 
      "Verilog design to test the Papilio RAM SRAM chip", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2011/07/15", 
      "", 
      ""
    ], 
    [
      "thelonious/ps2_io", 
      "VHDL to read a PS/2 keyboard and mouse ", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/04/09", 
      "", 
      ""
    ], 
    [
      "thelonious/vga_generator", 
      "A collection of VHDL projects for generating VGA output", 
      "", 
      "VHDL", 
      6, 
      8, 
      "2011/04/06", 
      "", 
      ""
    ], 
    [
      "thenoviceoof/romeo-set", 
      "A live-updating interactive Julia fractal viewer implemented on an FPGA", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2012/06/11", 
      "", 
      ""
    ], 
    [
      "thepulkitagarwal/verilog-practice", 
      "Go to the current active fork:", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2016/03/11", 
      "", 
      ""
    ], 
    [
      "theshadowx/Plasma_CPU", 
      "Fork from ", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/03/09", 
      "", 
      ""
    ], 
    [
      "theshadowx/keyboard-ip", 
      "PS/2 Keyboard IP written in VHDL for Xilinx FPGA", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2015/07/11", 
      "", 
      ""
    ], 
    [
      "timofonic/zxuno", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2014/12/30", 
      "", 
      ""
    ], 
    [
      "timtashpulatov/z3sdram", 
      "Automatically exported from code.google.com/p/z3sdram", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/08/11", 
      "", 
      ""
    ], 
    [
      "timvideos/HDMI2USB-jahanzeb-firmware", 
      "Original hand-coded firmware for the HDMI2USB - HDMI/DVI Capture - project", 
      "bsd-2-clause", 
      "VHDL", 
      23, 
      91, 
      "2016/01/10", 
      "itf", 
      ""
    ], 
    [
      "timvideos/HDMI2USB-misoc-firmware", 
      "A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.", 
      "other", 
      "VHDL", 
      26, 
      26, 
      "2016/08/19", 
      "itf", 
      ""
    ], 
    [
      "tmatsuya/gt_hd-sdi_example", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/08/19", 
      "", 
      ""
    ], 
    [
      "tmatsuya/hdmi_in", 
      "ZYBO HDMI Demo", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/23", 
      "", 
      ""
    ], 
    [
      "tmatsuya/i2c_edid", 
      "I2C ROM for EDID (Extended Display Identification Data) on FPGAs", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/11/13", 
      "", 
      ""
    ], 
    [
      "tmatsuya/k7_connectivity_trd_2014.1", 
      "k7_connectivity_trd_2014.1", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/11/29", 
      "", 
      ""
    ], 
    [
      "tmatsuya/k7_connectivity_trd_2014.3", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/02/25", 
      "", 
      ""
    ], 
    [
      "tmatsuya/milkymist-ml401", 
      "Backport of Milkymist SoC to the Xilinx ML401 board (EXPERIMENTAL AND LARGELY UNMAINTAINED)", 
      "lgpl-3.0", 
      "Verilog", 
      2, 
      3, 
      "2010/09/20", 
      "", 
      ""
    ], 
    [
      "tmatsuya/netfpga-pci", 
      "PCI supporting pass-through for NetFPGA-1G (Spartan-2)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/12/31", 
      "", 
      ""
    ], 
    [
      "tmatsuya/next186_soc_pc", 
      "Next186 SoC PC", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2014/02/05", 
      "", 
      ""
    ], 
    [
      "tmatsuya/vc709pcie", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/05/08", 
      "", 
      ""
    ], 
    [
      "tmatsuya/wiki", 
      "", 
      "", 
      "Verilog", 
      2, 
      17, 
      "2016/08/12", 
      "if", 
      ""
    ], 
    [
      "tmatsuya/xapp1026", 
      "LightWeight IP Application Examples for Xilinx FPGA", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/01/19", 
      "", 
      ""
    ], 
    [
      "tmbinc/crunchy", 
      "Distributed FPGA Number Crunching for the Masses", 
      "", 
      "Verilog", 
      2, 
      8, 
      "2011/01/07", 
      "", 
      ""
    ], 
    [
      "tmbinc/ov", 
      "", 
      "", 
      "Verilog", 
      3, 
      9, 
      "2013/05/29", 
      "", 
      ""
    ], 
    [
      "tmeissner/cryptocores", 
      "cryptography ip-cores in vhdl / verilog", 
      "gpl-2.0", 
      "VHDL", 
      1, 
      5, 
      "2016/09/04", 
      "", 
      ""
    ], 
    [
      "tmeissner/libvhdl", 
      "Library of reusable VHDL components", 
      "lgpl-3.0", 
      "VHDL", 
      2, 
      3, 
      "2016/09/05", 
      "", 
      ""
    ], 
    [
      "tmeissner/vhdl_verification", 
      "Examples and design pattern for VHDL verification", 
      "lgpl-3.0", 
      "VHDL", 
      1, 
      1, 
      "2016/04/10", 
      "", 
      ""
    ], 
    [
      "tohruk/openmsp430-lx9micro", 
      "Openmsp430 implementation for Avnet LX9 Microboard", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/07/25", 
      "", 
      ""
    ], 
    [
      "tommythorn/BeMicro-CV", 
      "A \"hello world\" style designs for the Cyclone V based $49 Arrow BeMicro CV", 
      "", 
      "VHDL", 
      9, 
      8, 
      "2014/09/02", 
      "", 
      ""
    ], 
    [
      "tommythorn/yarvi", 
      "Yet Another RISC-V Implementation", 
      "", 
      "Verilog", 
      6, 
      14, 
      "2016/07/10", 
      "itf", 
      ""
    ], 
    [
      "tomprince/coq-ext-lib", 
      "Extended Library for Coq", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2011/04/09", 
      "", 
      ""
    ], 
    [
      "tomprince/coq-misc", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2011/11/07", 
      "", 
      ""
    ], 
    [
      "tomprince/coq-reflect", 
      "Plugin to turn kernel constr's in to coq terms and back", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2011/12/02", 
      "", 
      ""
    ], 
    [
      "tomprince/rippling", 
      "Sean Wilson's rippling plugin.", 
      "lgpl-2.1", 
      "Verilog", 
      1, 
      4, 
      "2011/12/19", 
      "", 
      ""
    ], 
    [
      "toomij/DE2Labs", 
      "", 
      "gpl-2.0", 
      "Verilog", 
      0, 
      0, 
      "2014/06/02", 
      "", 
      ""
    ], 
    [
      "toomij/fpga_nes", 
      "FPGA-based Nintendo Entertainment System Emulator", 
      "bsd-2-clause", 
      "Verilog", 
      0, 
      1, 
      "2012/07/14", 
      "", 
      ""
    ], 
    [
      "toomij/fpganes", 
      "NES in Verilog", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      1, 
      "2014/01/03", 
      "", 
      ""
    ], 
    [
      "toomij/knes", 
      "FPGA based NES implementation", 
      "apache-2.0", 
      "Verilog", 
      0, 
      1, 
      "2009/11/11", 
      "", 
      ""
    ], 
    [
      "toptensoftware/MoxieLite", 
      "Lightweight VHDL implementation of a Moxie Processor", 
      "", 
      "VHDL", 
      2, 
      5, 
      "2012/10/13", 
      "", 
      ""
    ], 
    [
      "torvalds2010/onetswitch30", 
      "Projects on ONetSwitch30", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/12/17", 
      "", 
      ""
    ], 
    [
      "travisg/2stage", 
      "a simple 2 stage cpu in verilog", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/01/01", 
      "", 
      ""
    ], 
    [
      "travisg/cpu", 
      "fpga based cpu hackery", 
      "mit", 
      "Verilog", 
      1, 
      5, 
      "2014/07/22", 
      "", 
      ""
    ], 
    [
      "travisg/dcpu16.v", 
      "A Verilog based implementation of Notch's DCPU-16 core", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2012/04/07", 
      "", 
      ""
    ], 
    [
      "travisgoodspeed/80211scrambler", 
      "Tools for working with the 802.11B scrambler when writing Packet-in-Packet exploits.", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2013/09/15", 
      "", 
      ""
    ], 
    [
      "treeman/MARC", 
      "TSEA43", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/08/19", 
      "", 
      ""
    ], 
    [
      "tritechpw/Make-FPGA", 
      "Repository of Verilog code for Make:FPGA book Chapters 2 & 3.", 
      "", 
      "Verilog", 
      3, 
      6, 
      "2016/04/01", 
      "", 
      ""
    ], 
    [
      "trondd/grlib", 
      "", 
      "", 
      "VHDL", 
      5, 
      4, 
      "2011/10/31", 
      "", 
      ""
    ], 
    [
      "trondd/libv", 
      "Useful set of library functions for VHDL", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2011/08/23", 
      "", 
      ""
    ], 
    [
      "trondd/mkjpeg", 
      "EV_JPEG_ENC core is intended to encode raw bitmap images into JPEG compliant coded bit stream. JPEG baseline encoding method is used. \u2022\tLICENSE: GNU LGPL v3.0 ", 
      "lgpl-3.0", 
      "VHDL", 
      0, 
      3, 
      "2011/07/01", 
      "", 
      ""
    ], 
    [
      "trondd/oc-i2c", 
      "I2C controller core from Opencores.org", 
      "", 
      "Verilog", 
      1, 
      4, 
      "2011/10/05", 
      "", 
      ""
    ], 
    [
      "trondd/osvvm", 
      "", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/05/11", 
      "", 
      ""
    ], 
    [
      "trun/fpgaboy", 
      "Implementation Nintendo's GameBoy console on an FPGA", 
      "mit", 
      "Verilog", 
      8, 
      31, 
      "2016/09/10", 
      "if", 
      ""
    ], 
    [
      "tsuckow/Open-Source-FPGA-Bitcoin-Miner", 
      "A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board, and there are compile-able projects for numerous boards.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2013/12/06", 
      "", 
      ""
    ], 
    [
      "tsuckow/Xilinx-VGA-IP", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/11/18", 
      "", 
      ""
    ], 
    [
      "tsuckow/thermostat", 
      "Hardware Senior Project", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2011/09/28", 
      "", 
      ""
    ], 
    [
      "ttown523/Microblaze-Space-Invaders", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/10/16", 
      "", 
      ""
    ], 
    [
      "tudortimi/ipxact", 
      "IP-XACT XML binding library", 
      "apache-2.0", 
      "VHDL", 
      0, 
      0, 
      "2016/06/23", 
      "", 
      ""
    ], 
    [
      "tudortimi/prog_assert", 
      "Program assertion package for SystemVerilog", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/07/07", 
      "", 
      ""
    ], 
    [
      "tudortimi/reflection", 
      "Reflection API for SystemVerilog", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      4, 
      "2016/06/08", 
      "", 
      ""
    ], 
    [
      "tudortimi/verification-gentleman-blog-code", 
      "Example code for Verification Gentleman blog", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/03/02", 
      "", 
      ""
    ], 
    [
      "tudortimi/vgm_abstract_registry", 
      "UVM extension to support registering abstract classes with the factory", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      0, 
      "2016/02/07", 
      "", 
      ""
    ], 
    [
      "tudortimi/vgm_svunit_utils", 
      "Incubation area for new SVUnit features", 
      "apache-2.0", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/08/15", 
      "", 
      ""
    ], 
    [
      "tudortimi/vpi", 
      "SystemVerilog wrapper over the Verilog Programming Interface (VPI)", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      3, 
      "2016/06/07", 
      "", 
      ""
    ], 
    [
      "tvanas/arkanoid-vhdl", 
      "A version of the Arkanoid game that runs on an FPGA, implemented in VHDL", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/17", 
      "", 
      ""
    ], 
    [
      "tvanas/r-vex", 
      "A reconfigurable and extensible VLIW processor implemented in VHDL", 
      "", 
      "VHDL", 
      5, 
      5, 
      "2015/03/14", 
      "", 
      ""
    ], 
    [
      "tvanas/uart-vhdl", 
      "An RS232 communication controller implemented in VHDL", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2014/08/17", 
      "", 
      ""
    ], 
    [
      "twlostow/dsi-shield", 
      "Arduino MIPI DSI Shield", 
      "lgpl-3.0", 
      "VHDL", 
      38, 
      109, 
      "2016/01/05", 
      "if", 
      ""
    ], 
    [
      "twlostow/fmc-tdc", 
      "temporary FMC-TDC HDL repository", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/08/14", 
      "", 
      ""
    ], 
    [
      "twlostow/wr-rf-demo", 
      "", 
      "other", 
      "VHDL", 
      0, 
      0, 
      "2013/07/10", 
      "", 
      ""
    ], 
    [
      "twlostow/wr-trigger-demo", 
      "wr-trigger-demo", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2014/04/09", 
      "", 
      ""
    ], 
    [
      "twlostow/zedboard-test", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/09/19", 
      "", 
      ""
    ], 
    [
      "txa/g52ifr", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2011/11/15", 
      "", 
      ""
    ], 
    [
      "tyly324/ARC", 
      "MIPS-compatible processor", 
      "other", 
      "SystemVerilog", 
      1, 
      2, 
      "2015/05/10", 
      "", 
      ""
    ], 
    [
      "tyly324/Amber-ARM-compatible-core", 
      "http://opencores.org/project,amber", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/02/01", 
      "", 
      ""
    ], 
    [
      "tyly324/Educational-16-bit-MIPS-Processor", 
      "http://opencores.org/project,mips_16", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/02/01", 
      "", 
      ""
    ], 
    [
      "tyly324/bit-serial", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/04/22", 
      "", 
      ""
    ], 
    [
      "tyly324/plasma", 
      "http://opencores.org/project,plasma", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/02/01", 
      "", 
      ""
    ], 
    [
      "ucb-bar/fpga-spartan6", 
      "Support for zScale on Spartan6 FPGAs", 
      "", 
      "Verilog", 
      3, 
      9, 
      "2015/08/03", 
      "", 
      ""
    ], 
    [
      "ucb-bar/vscale", 
      "Verilog version of Z-scale", 
      "other", 
      "Verilog", 
      24, 
      33, 
      "2016/04/11", 
      "it", 
      ""
    ], 
    [
      "ueliem/literate-broccoli", 
      "An open source FPGA architecture", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      2, 
      "2016/06/28", 
      "", 
      ""
    ], 
    [
      "ueliem/symmetrical-fortnight", 
      "UART Module", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2016/06/28", 
      "", 
      ""
    ], 
    [
      "ujamjar/hardcaml-riscv", 
      "RISC-V instruction set CPUs in HardCaml", 
      "mit", 
      "Verilog", 
      1, 
      7, 
      "2016/09/20", 
      "", 
      ""
    ], 
    [
      "ulikoehler/Nexys3Features", 
      "VHDL snippets and projects for the Digilent Nexys3 FPGA board", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/01/02", 
      "", 
      ""
    ], 
    [
      "ultraembedded/altor32", 
      "AltOr32 - Alternative Lightweight OpenRisc CPU", 
      "lgpl-3.0", 
      "Verilog", 
      4, 
      2, 
      "2015/12/17", 
      "", 
      ""
    ], 
    [
      "ultraembedded/cores", 
      "IP Cores", 
      "", 
      "Verilog", 
      6, 
      8, 
      "2016/03/30", 
      "", 
      ""
    ], 
    [
      "ultraembedded/minispartan6", 
      "Projects for the Scarab Minispartan6+ FPGA board", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2015/06/20", 
      "", 
      ""
    ], 
    [
      "ultraembedded/riscv", 
      "RISC-V experiments", 
      "bsd-3-clause", 
      "Verilog", 
      2, 
      2, 
      "2015/05/06", 
      "", 
      ""
    ], 
    [
      "ungood/fpga", 
      "My experiments in FPGAs.", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2011/05/27", 
      "", 
      ""
    ], 
    [
      "unihd-cag/openhmc", 
      "openHMC - an open source Hybrid Memory Cube Controller", 
      "lgpl-3.0", 
      "SystemVerilog", 
      6, 
      14, 
      "2016/04/27", 
      "it", 
      ""
    ], 
    [
      "unregistered/veritune", 
      "Pitch correction in Verilog", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2011/05/10", 
      "", 
      ""
    ], 
    [
      "urock/FpgaMicrotubule", 
      "HPC Implementation of dynamic microtubules calculations on CPU, GPU and FPGA Platforms", 
      "", 
      "VHDL", 
      2, 
      3, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "usuyama/yjfactory", 
      "", 
      "", 
      "VHDL", 
      0, 
      4, 
      "2011/03/08", 
      "", 
      ""
    ], 
    [
      "utzig/nexys2-verilog-samples", 
      "Some verilog examples to run on a Digilent Nexys2", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2013/04/19", 
      "", 
      ""
    ], 
    [
      "utzig/pong-nexys2", 
      "A pong game reimplemented in verilog for the Digilent Nexys2", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/04/15", 
      "", 
      ""
    ], 
    [
      "vadimradu/escape-room-gizmos", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/05/28", 
      "", 
      ""
    ], 
    [
      "vadimradu/lcd_controller", 
      "a vhdl defined hardware controller for controllerless lcds", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/05/04", 
      "", 
      ""
    ], 
    [
      "vadimradu/proiect-mon", 
      "", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/05/25", 
      "", 
      ""
    ], 
    [
      "valptek/v586", 
      "586 compatible soft core for FPGA in verilog with AXI4 interface ", 
      "apache-2.0", 
      "Verilog", 
      0, 
      0, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "veripool/verilog-mode", 
      "Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.", 
      "gpl-3.0", 
      "Verilog", 
      23, 
      42, 
      "2016/09/10", 
      "", 
      ""
    ], 
    [
      "vervelak/usrp-fpga-mirror", 
      "Mirror of USRP FPGA code for those with the GIT protocol blocked by their firewall", 
      "", 
      "Verilog", 
      2, 
      1, 
      "2012/01/23", 
      "", 
      ""
    ], 
    [
      "vhdlnerd/Arduino-Soft-Core-VGA-Demo", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/05/16", 
      "", 
      ""
    ], 
    [
      "vhdlnerd/classicHp", 
      "VHDL Implementation of the Classic HP Calculator Core", 
      "mit", 
      "VHDL", 
      1, 
      0, 
      "2014/04/02", 
      "", 
      ""
    ], 
    [
      "vhdlnerd/vgaDemo", 
      "", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2012/04/18", 
      "", 
      ""
    ], 
    [
      "viccuad/fpga-lunarLanderGame", 
      "the atari lunar lander game made with hardware!", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2014/12/14", 
      "", 
      ""
    ], 
    [
      "viccuad/fpga-thingies", 
      "Little designs specified with vhdl for implementing on a spartan3. handmade  rt diagrams included", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      2, 
      "2013/09/22", 
      "", 
      ""
    ], 
    [
      "vicgalle/function-graphing-FPGA", 
      "Team project developed on FPGA using VHDL: Function graphing.", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2016/08/15", 
      "", 
      ""
    ], 
    [
      "viniciuspetch/proc1", 
      "", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2015/10/07", 
      "", 
      ""
    ], 
    [
      "viniciuspetch/proc2", 
      "proc1 transformado em ASIP", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/11/17", 
      "", 
      ""
    ], 
    [
      "viniciuspetch/proc3", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/12/07", 
      "", 
      ""
    ], 
    [
      "vladodim/fpga-hdl", 
      "A set of small Verilog projects, to simulate and implement on FPGA development boards", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2010/05/13", 
      "", 
      ""
    ], 
    [
      "vlait/papilio-duo", 
      "tinkering with papilio duo", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2015/11/14", 
      "", 
      ""
    ], 
    [
      "vlsi1217/ASIC", 
      "EE 287 2012 Fall", 
      "", 
      "Verilog", 
      10, 
      5, 
      "2013/03/11", 
      "", 
      ""
    ], 
    [
      "vlsi1217/BPSK_ASIC", 
      "BPSK demodulator ASIC design with Toshiba 45nm lib in verilog for EE 287 Spring 2013", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/07/21", 
      "", 
      ""
    ], 
    [
      "vuryleo/naiveCPU", 
      "A CPU that implementing THCO-MIPS16 instruction set.", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2014/03/04", 
      "", 
      ""
    ], 
    [
      "wachag/connect_mailbox", 
      "CONNECT NOC interface for manycore MicroBlaze/Zynq designs", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/05/10", 
      "", 
      ""
    ], 
    [
      "wallento/barista", 
      "Barista platform information module for embedded systems", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "wallento/fusesoc_cores", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/10/02", 
      "", 
      ""
    ], 
    [
      "wallento/mgpio", 
      "Multi-bank General Purpose I/O", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "wallento/nexys4ddr", 
      "Open source and properly licensed code for the Digilent Nexys 4 DDR peripherals", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "wallento/or1200mp", 
      "Multiprocessor variant of OpenRISC 1200 processor", 
      "", 
      "Verilog", 
      2, 
      5, 
      "2012/11/10", 
      "", 
      ""
    ], 
    [
      "wallento/pmod_switchbox", 
      "Pmod Switchbox", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "wallento/uart16550", 
      "Fork from OpenCores UART 16550", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/01", 
      "", 
      ""
    ], 
    [
      "wallento/uartdpi", 
      "UART DPI module", 
      "", 
      "SystemVerilog", 
      0, 
      1, 
      "2016/07/14", 
      "", 
      ""
    ], 
    [
      "wallento/verilog-lib", 
      "Fine selection of small Verilog modules under MIT license", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/02", 
      "", 
      ""
    ], 
    [
      "wallento/wb2axi", 
      "Wishbone to ARM AMBA 4 AXI", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/07/14", 
      "", 
      ""
    ], 
    [
      "wallento/wb_interconnect", 
      "Wishbone Interconnect Modules", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2013/09/26", 
      "", 
      ""
    ], 
    [
      "wamgoo/Basic-ATME-HW", 
      "Verilog RTL for Basic Implementation of ATME (Adaptive True Motion Estimation) Hardware", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/10/06", 
      "", 
      ""
    ], 
    [
      "wamgoo/DDR2_Controller", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/02/02", 
      "", 
      ""
    ], 
    [
      "wangfowen/ece327", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2013/07/19", 
      "", 
      ""
    ], 
    [
      "warclab/dyract", 
      "DyRACT Open Source Repository", 
      "", 
      "Verilog", 
      1, 
      2, 
      "2016/05/04", 
      "", 
      ""
    ], 
    [
      "warclab/idea", 
      "iDEA FPGA Soft Processor", 
      "", 
      "Verilog", 
      2, 
      6, 
      "2016/06/09", 
      "", 
      ""
    ], 
    [
      "warclab/prcontrol", 
      "Partial Reconfiguration Controller for Xilinx FPGAs", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2012/09/13", 
      "", 
      ""
    ], 
    [
      "warclab/zycap", 
      "Zynq PR Management", 
      "", 
      "VHDL", 
      2, 
      4, 
      "2016/04/20", 
      "", 
      ""
    ], 
    [
      "wataruY/CoqArt-section13", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/01/17", 
      "", 
      ""
    ], 
    [
      "wataruY/sandbox", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/01/12", 
      "", 
      ""
    ], 
    [
      "watiss/BlazePPS", 
      "10Gbs Ethernet packet processor on FPGA", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2015/05/23", 
      "", 
      ""
    ], 
    [
      "watiss/Video-decoder-on-FPGA", 
      "HDL and reconfigurable computing", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/01/04", 
      "", 
      ""
    ], 
    [
      "wg88719/ZYBO-Accelerometer", 
      "My final project for my mircoprocessor class", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/09/25", 
      "", 
      ""
    ], 
    [
      "wicker/Altera-Makefile", 
      "Allows commandline builds, and project creation for Altera's Quartus II", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/02/09", 
      "", 
      ""
    ], 
    [
      "wicker/Synthesizable-Harry-Porter-Relay-Computer", 
      "Implementing Harry Porter's Relay Computer in synthesizable SystemVerilog.", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2012/10/21", 
      "", 
      ""
    ], 
    [
      "wicker/SystemVerilog-Constructs", 
      "Examples of unions, interfaces, and assertions in SystemVerilog", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2013/08/31", 
      "", 
      ""
    ], 
    [
      "wicker/SystemVerilog-FSM", 
      "Simple finite state machine examples in SystemVerilog", 
      "bsd-3-clause", 
      "Verilog", 
      1, 
      0, 
      "2013/08/31", 
      "", 
      ""
    ], 
    [
      "wind5027/fpgalearn", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2015/10/28", 
      "", 
      ""
    ], 
    [
      "wires/Foundations", 
      "Development of the univalent foundations of mathematics in Coq", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/09/03", 
      "", 
      ""
    ], 
    [
      "wires/HoTT", 
      "Homotopy type theory", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/02/03", 
      "", 
      ""
    ], 
    [
      "wires/Homotopy", 
      "Homotopy theory in Coq.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/03/26", 
      "", 
      ""
    ], 
    [
      "wires/coqlab", 
      "random coq snippets", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2011/09/12", 
      "", 
      ""
    ], 
    [
      "wires/math-classes", 
      "", 
      "other", 
      "Verilog", 
      0, 
      1, 
      "2011/11/24", 
      "", 
      ""
    ], 
    [
      "wirmslayer/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      1, 
      "2010/04/22", 
      "", 
      ""
    ], 
    [
      "wisp/rfid-verilog", 
      "RFID tag and tester in Verilog", 
      "", 
      "Verilog", 
      7, 
      13, 
      "2013/04/04", 
      "it", 
      ""
    ], 
    [
      "wmy367/DA_multiper", 
      "multiper used add", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2015/06/11", 
      "", 
      ""
    ], 
    [
      "wmy367/Radix-2-division", 
      "unsigned Radix-2 SRT division,\u57fa2\u9664\u6cd5", 
      "", 
      "Verilog", 
      2, 
      4, 
      "2015/05/12", 
      "", 
      ""
    ], 
    [
      "wmy367/axi_vdma", 
      "", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/08/30", 
      "", 
      ""
    ], 
    [
      "wmy367/newton-division", 
      "\u725b\u987f\u8fed\u4ee3 \u9664\u6cd5", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2015/05/19", 
      "", 
      ""
    ], 
    [
      "wnew/fpga_bus_bridges", 
      "A few Verilog implementation of bridges between the more popular bus standards", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/12/18", 
      "", 
      ""
    ], 
    [
      "wnew/hdl_devel", 
      "A new CASPER toolflow based on an HDL primitives library", 
      "", 
      "Verilog", 
      2, 
      9, 
      "2015/12/01", 
      "", 
      ""
    ], 
    [
      "wnew/hdl_library", 
      "A library of verilog and vhdl modules", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2015/02/13", 
      "", 
      ""
    ], 
    [
      "wnew/xverilog", 
      "Extended Verilog, adds features to verilog and converts xverilog to synthesisable verilog", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/08/06", 
      "", 
      ""
    ], 
    [
      "wolftrax84/RISC_PROC", 
      "16-bit Pipelined RISC Processor", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2011/04/20", 
      "", 
      ""
    ], 
    [
      "wramsdell/Verilog_Example", 
      "Example Verilog code for the Prototype Engineering FPGA shield", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2011/07/15", 
      "", 
      ""
    ], 
    [
      "wsoltys/TCA2601", 
      "A2601 FPGA implementation for the Turbo Chameleon", 
      "gpl-3.0", 
      "VHDL", 
      0, 
      1, 
      "2014/12/12", 
      "", 
      ""
    ], 
    [
      "wsoltys/colourgenie", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2015/05/07", 
      "", 
      ""
    ], 
    [
      "wsoltys/mist-board", 
      "cores and firmware for the MIST fpga board", 
      "", 
      "Verilog", 
      3, 
      0, 
      "2014/07/01", 
      "", 
      ""
    ], 
    [
      "wsoltys/mist-cores", 
      "core files for the MiST fpga", 
      "", 
      "VHDL", 
      9, 
      6, 
      "2016/02/21", 
      "", 
      ""
    ], 
    [
      "wsoltys/multicomp", 
      "Simple custom computer on a FPGA", 
      "", 
      "VHDL", 
      0, 
      2, 
      "2014/06/25", 
      "", 
      ""
    ], 
    [
      "wsoltys/multicomp_zrtech", 
      "Simple custom computer on a FPGA (zrtech board)", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/02/12", 
      "", 
      ""
    ], 
    [
      "wsoltys/pacedev", 
      "Programmable Arcade Circuit Emulation", 
      "", 
      "VHDL", 
      3, 
      2, 
      "2016/03/13", 
      "", 
      ""
    ], 
    [
      "wtiandong/Hardware_circular_buffer_controller", 
      "This is a circular buffer controller used in FPGA.", 
      "mit", 
      "Verilog", 
      0, 
      2, 
      "2016/01/12", 
      "", 
      ""
    ], 
    [
      "wuerges/iccad-2016-problem-B", 
      "", 
      "gpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2016/03/07", 
      "", 
      ""
    ], 
    [
      "wuerges/iccad2016uffs", 
      "", 
      "bsd-3-clause", 
      "Verilog", 
      5, 
      3, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "wuerges/kissp", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/09/09", 
      "", 
      ""
    ], 
    [
      "wuerges/organizacao", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/08/28", 
      "", 
      ""
    ], 
    [
      "wuerges/vlsi_verification", 
      "", 
      "bsd-3-clause", 
      "Verilog", 
      0, 
      0, 
      "2016/10/12", 
      "", 
      ""
    ], 
    [
      "wuzeyou/Multiplier16X16", 
      "Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder", 
      "", 
      "Verilog", 
      3, 
      4, 
      "2013/01/26", 
      "", 
      ""
    ], 
    [
      "wuzeyou/jekyll_demo", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2012/12/06", 
      "", 
      ""
    ], 
    [
      "wyager/HaSKI", 
      "C\u03bbash/Haskell FPGA-based SKI calculus evaluator", 
      "", 
      "Verilog", 
      1, 
      16, 
      "2016/01/09", 
      "i", 
      ""
    ], 
    [
      "xcthulhu/CXBN", 
      "CXBN FPGA based Flight Software", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2011/08/25", 
      "", 
      ""
    ], 
    [
      "xcthulhu/coded_aperture_vhdl", 
      "vhdl code for simulating/synthesizing an FPGA backend of a coded aperture", 
      "", 
      "VHDL", 
      3, 
      7, 
      "2011/03/28", 
      "", 
      ""
    ], 
    [
      "xdesigns/4way-cache", 
      "Verilog cache implementation of 4-way FIFO 16k Cache", 
      "", 
      "Verilog", 
      5, 
      4, 
      "2012/12/08", 
      "", 
      ""
    ], 
    [
      "xesscorp/Floating_Point_Library-JHU", 
      "VHDL for basic floating-point operations.", 
      "", 
      "VHDL", 
      3, 
      5, 
      "2011/07/28", 
      "", 
      ""
    ], 
    [
      "xesscorp/FpgasNowWhat", 
      "Source for the \"FPGAs?! Now What?\" Book", 
      "", 
      "VHDL", 
      12, 
      27, 
      "2014/06/19", 
      "f", 
      ""
    ], 
    [
      "xesscorp/Logic-Pod", 
      "Design files for an add-on board that makes a XuLA into a logic analyzer for 1.8V, 2.5V, 3.3V and 5.0V logic.", 
      "", 
      "VHDL", 
      2, 
      2, 
      "2015/04/24", 
      "", 
      ""
    ], 
    [
      "xesscorp/Maker-Faire", 
      "Source code for Maker Faire projects", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2015/04/24", 
      "", 
      ""
    ], 
    [
      "xesscorp/StickIt", 
      "StickIt! board and modules that support the XuLA FPGA board.", 
      "", 
      "VHDL", 
      17, 
      13, 
      "2015/12/02", 
      "f", 
      ""
    ], 
    [
      "xesscorp/VHDL_Lib", 
      "Library of VHDL components that are useful in larger designs.", 
      "", 
      "VHDL", 
      13, 
      35, 
      "2016/07/11", 
      "if", 
      ""
    ], 
    [
      "xesscorp/XuLA", 
      "Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.", 
      "", 
      "VHDL", 
      8, 
      19, 
      "2014/02/21", 
      "if", 
      ""
    ], 
    [
      "xfguo/ethernet_tri_mode", 
      "10/100/1000 Mbps Tri-Mode Ethernet MAC clone from OpenCores.org", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/03/22", 
      "", 
      ""
    ], 
    [
      "xfguo/ethmac", 
      "ethmac on opencores.org", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/02/28", 
      "", 
      ""
    ], 
    [
      "xfguo/generic_fifos", 
      "generic_fifos from OpenCores/ASICS.ws", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/01/19", 
      "", 
      ""
    ], 
    [
      "xfguo/gpio", 
      "GPIO IP core from opencores.", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/05/22", 
      "", 
      ""
    ], 
    [
      "xfguo/jtag_tap", 
      "JTAG Test Access Port from OpenCores", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/02/19", 
      "", 
      ""
    ], 
    [
      "xfguo/minsoc", 
      "minsoc opencores.org svn mirror", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/04/17", 
      "", 
      ""
    ], 
    [
      "xfguo/or1200", 
      "OR1200 OpenRISC processor", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/06/06", 
      "", 
      ""
    ], 
    [
      "xfguo/spi", 
      "SPI Master Core clone from OpenCores", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/10/04", 
      "", 
      ""
    ], 
    [
      "xfguo/uart16550", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/06/14", 
      "", 
      ""
    ], 
    [
      "xfguo/wb_interconnect", 
      "Wishbone Interconnect Library", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/05/22", 
      "", 
      ""
    ], 
    [
      "xfguo/wb_memory", 
      "Wishbone Memory IP Library", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/02/16", 
      "", 
      ""
    ], 
    [
      "xfguo/wb_mp_mem", 
      "Wishbone Multi-Ports Memory Slave Module", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2014/02/25", 
      "", 
      ""
    ], 
    [
      "xfguo/wb_vip", 
      "Wishbone Verification IP", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2014/05/19", 
      "", 
      ""
    ], 
    [
      "xfguo/wishbone_vip", 
      "Wishbone Verification IP", 
      "", 
      "Verilog", 
      0, 
      4, 
      "2013/06/04", 
      "", 
      ""
    ], 
    [
      "xfguo/xdom_pulse_sender", 
      "Send a pulse from one domain to another timing domain.", 
      "lgpl-3.0", 
      "Verilog", 
      0, 
      0, 
      "2015/02/05", 
      "", 
      ""
    ], 
    [
      "xhacker/PONG", 
      "PONG game on Nexys3, in Verilog.", 
      "", 
      "Verilog", 
      3, 
      2, 
      "2015/10/23", 
      "", 
      ""
    ], 
    [
      "xhacker/computer-organization-labs", 
      "Labs for Computer Organization course", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2013/07/02", 
      "", 
      ""
    ], 
    [
      "xiangze/CNN_FPGA", 
      "verilog CNN generator for FPGA", 
      "", 
      "Verilog", 
      5, 
      2, 
      "2015/06/16", 
      "", 
      ""
    ], 
    [
      "xiaowens/EEPROM_CHIPSCOPE", 
      "Using chipscope to write and read string(16 bytes) to the EEPROM", 
      "", 
      "VHDL", 
      1, 
      3, 
      "2011/09/01", 
      "", 
      ""
    ], 
    [
      "xiaowens/EEPROM_PROJECT", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/08/29", 
      "", 
      ""
    ], 
    [
      "xobs/kovan-fpga", 
      "FPGA code for Kovan platform", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/06/27", 
      "", 
      ""
    ], 
    [
      "xobs/novena-ws2812b-fpga", 
      "WS2312B driver for Novena FPGA", 
      "", 
      "Verilog", 
      2, 
      4, 
      "2014/05/15", 
      "", 
      ""
    ], 
    [
      "xupsh/Basys3-Git", 
      "", 
      "", 
      "VHDL", 
      7, 
      3, 
      "2016/03/16", 
      "", 
      ""
    ], 
    [
      "xupsh/Digital-Design-Lab", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "xupsh/General-Zynq", 
      "A general-design version of zynq ", 
      "", 
      "VHDL", 
      5, 
      2, 
      "2015/12/31", 
      "", 
      ""
    ], 
    [
      "xupsh/Projects-in-Video", 
      "", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/10/18", 
      "", 
      ""
    ], 
    [
      "xupsh/Vision-Zynq", 
      "update", 
      "", 
      "VHDL", 
      2, 
      1, 
      "2016/03/31", 
      "", 
      ""
    ], 
    [
      "xushuotao/bluecache", 
      "", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2016/05/10", 
      "", 
      ""
    ], 
    [
      "xushuotao/fpgamemcached", 
      "FPGA-accelerated distributed flash-based memcached", 
      "", 
      "VHDL", 
      3, 
      2, 
      "2016/05/05", 
      "", 
      ""
    ], 
    [
      "xylnao/w11a-extra", 
      "a deviation from OpenCores", 
      "gpl-2.0", 
      "VHDL", 
      0, 
      2, 
      "2012/03/15", 
      "", 
      ""
    ], 
    [
      "yakupc/Digital-Logic-Design", 
      "Verilog ", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/03/04", 
      "", 
      ""
    ], 
    [
      "yangquan3/HDMI2USB-misoc-firmware", 
      "A version of the HDMI2USB firmware based around the misoc+migen tools produced by m-labs.", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2016/03/29", 
      "", 
      ""
    ], 
    [
      "yanidubin/parallella-fpga-tutorials", 
      "A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]", 
      "", 
      "Verilog", 
      6, 
      9, 
      "2014/10/19", 
      "", 
      ""
    ], 
    [
      "yctsai88/uvmprimer", 
      "Contains the code examples from The UVM Primer Book sorted by chapters.", 
      "apache-2.0", 
      "SystemVerilog", 
      1, 
      2, 
      "2014/05/30", 
      "", 
      ""
    ], 
    [
      "yone2/serio", 
      "\u5927\u6c5f\u6238\u304b\u3089\u304f\u308a\u4eba\u5f62\u3092\u30e1\u30a4\u30c9\u30ed\u30dc\u306b\u6539\u9020\u3059\u308b\u30d7\u30ed\u30b8\u30a7\u30af\u30c8", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/03/20", 
      "", 
      ""
    ], 
    [
      "youRFate/Aufzug", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/07/01", 
      "", 
      ""
    ], 
    [
      "youRFate/Debounce_dueck", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/06/24", 
      "", 
      ""
    ], 
    [
      "youRFate/HGA", 
      "Heisgetr\u00e4nkeautomat", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2011/07/13", 
      "", 
      ""
    ], 
    [
      "youRFate/HGA_4States", 
      "HGA mit nur vier Zust\u00e4nden", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/07/11", 
      "", 
      ""
    ], 
    [
      "youRFate/Ripple_variable_ALU", 
      "", 
      "", 
      "VHDL", 
      0, 
      1, 
      "2011/06/24", 
      "", 
      ""
    ], 
    [
      "youRFate/graka-projekt", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2012/10/11", 
      "", 
      ""
    ], 
    [
      "ys05/zet", 
      "Open source implementation of a x86 processor", 
      "gpl-3.0", 
      "Verilog", 
      1, 
      1, 
      "2010/10/31", 
      "", 
      ""
    ], 
    [
      "yu0215/urop", 
      "", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2012/07/18", 
      "", 
      ""
    ], 
    [
      "yuchenhao/bwa-mem-sw", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2015/04/30", 
      "", 
      ""
    ], 
    [
      "yuriks/cpu_arm", 
      "An ARMv4 compatible CPU core. (INCOMPLETE)", 
      "", 
      "VHDL", 
      1, 
      8, 
      "2011/03/21", 
      "", 
      ""
    ], 
    [
      "yuwen41200/co-lab", 
      "Answers to NCTU CO Lab Exercises", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2016/06/20", 
      "", 
      ""
    ], 
    [
      "yuwen41200/digital-lab", 
      "Answers to NCTU Digital Lab Exercises", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/01/11", 
      "", 
      ""
    ], 
    [
      "yuwen41200/fpga-computing", 
      "FPGA Parallel Heterogeneous Computing", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/02/22", 
      "", 
      ""
    ], 
    [
      "yzheng624/verilog-homework", 
      "", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2012/12/23", 
      "", 
      ""
    ], 
    [
      "yzheng624/verilog-pong", 
      "Pong on an FPGA in Verilog.", 
      "", 
      "Verilog", 
      3, 
      3, 
      "2013/01/15", 
      "", 
      ""
    ], 
    [
      "z3774/sparcv8-monocycle", 
      "Procesador monociclo arquitectura SPARC V8 modelado en VHDL.", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2015/11/20", 
      "", 
      ""
    ], 
    [
      "zEko/GestureRecognition_Verilog", 
      "Identifies ASL Hand Gesture for numbers using image processing in verilog", 
      "other", 
      "Verilog", 
      3, 
      3, 
      "2012/05/03", 
      "", 
      ""
    ], 
    [
      "zakiali/fengwide", 
      "", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2012/10/20", 
      "", 
      ""
    ], 
    [
      "zakiali/pocket_corr", 
      "", 
      "", 
      "VHDL", 
      1, 
      1, 
      "2012/06/28", 
      "", 
      ""
    ], 
    [
      "zakiali/roachfengine", 
      "", 
      "", 
      "VHDL", 
      1, 
      2, 
      "2012/07/30", 
      "", 
      ""
    ], 
    [
      "zatslogic/UDI_example", 
      "example project using UDI interface", 
      "gpl-3.0", 
      "VHDL", 
      1, 
      2, 
      "2016/01/26", 
      "", 
      ""
    ], 
    [
      "zcold/fft.vhdl", 
      "structural and RTL mixed VHDL implementation of an FFT", 
      "mit", 
      "VHDL", 
      0, 
      2, 
      "2015/04/17", 
      "", 
      ""
    ], 
    [
      "zcold/wirelesslan.vhdl", 
      "wirelesslan in vhdl", 
      "", 
      "VHDL", 
      1, 
      0, 
      "2013/06/05", 
      "", 
      ""
    ], 
    [
      "zdavkeos/whirlyfly", 
      "Hardware RNG for Papilio One based on the original Whirlygig", 
      "", 
      "VHDL", 
      3, 
      19, 
      "2013/03/29", 
      "if", 
      ""
    ], 
    [
      "zeldin/MapleMojo", 
      "Maple bus for the Mojo FPGA board", 
      "", 
      "Verilog", 
      2, 
      3, 
      "2015/09/16", 
      "", 
      ""
    ], 
    [
      "zeldin/iceGDROM", 
      "An FPGA based GDROM emulator for the Sega Dreamcast", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      9, 
      "2016/09/24", 
      "", 
      ""
    ], 
    [
      "zeldin/logic16_bitstream", 
      "", 
      "gpl-3.0", 
      "Verilog", 
      2, 
      0, 
      "2015/07/03", 
      "", 
      ""
    ], 
    [
      "zetaops/oh", 
      "Modular Verilog library for chip (and FPGA) designers", 
      "", 
      "Verilog", 
      0, 
      2, 
      "2016/03/28", 
      "", 
      ""
    ], 
    [
      "zeusk/CS242", 
      "Lab Project for Computer Architecture", 
      "", 
      "VHDL", 
      0, 
      3, 
      "2015/10/31", 
      "", 
      ""
    ], 
    [
      "zhemao/fpgasynth", 
      "Experiments in hardware audio synthesis", 
      "", 
      "Verilog", 
      0, 
      1, 
      "2013/09/01", 
      "", 
      ""
    ], 
    [
      "zhemao/md5cracker", 
      "A Hardware MD5 Cracker for the Cyclone V SoC", 
      "", 
      "Verilog", 
      2, 
      6, 
      "2015/03/25", 
      "", 
      ""
    ], 
    [
      "zhemao/romboard", 
      "A rather limited musical instrument implemented on an Altera DE2", 
      "", 
      "VHDL", 
      0, 
      0, 
      "2013/04/24", 
      "", 
      ""
    ], 
    [
      "zhemao/rtaudio_effects", 
      "Real-time Audio Effects on the SoCKit Board", 
      "", 
      "Verilog", 
      1, 
      0, 
      "2014/01/27", 
      "", 
      ""
    ], 
    [
      "zhiyb/FPGA_TFT_480x272", 
      "Driving general 480x272 TFT with Altera FPGA (DE0 Nano board)", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/09/23", 
      "", 
      ""
    ], 
    [
      "zhiyb/RGBLED_CPLD", 
      "Driving RGB LED with PWM using CPLD", 
      "", 
      "SystemVerilog", 
      0, 
      0, 
      "2016/01/21", 
      "", 
      ""
    ], 
    [
      "zhiyb/SVNES", 
      "NES implementation using SystemVerilog (under development)", 
      "", 
      "Verilog", 
      0, 
      3, 
      "2016/10/13", 
      "", 
      ""
    ], 
    [
      "zhiyb/Y2Labs", 
      "Soton Electronic Engineering Year2 (2014-2015) Labs", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/07/12", 
      "", 
      ""
    ], 
    [
      "zhzdeng/Multicycle-CPU", 
      "", 
      "", 
      "Verilog", 
      1, 
      1, 
      "2016/05/26", 
      "", 
      ""
    ], 
    [
      "zhzdeng/Single-cycle-CPU", 
      "", 
      "", 
      "Verilog", 
      2, 
      2, 
      "2016/04/25", 
      "", 
      ""
    ], 
    [
      "ziyan/altera-de2-ann", 
      "Artificial Neural Network on Altera DE2", 
      "mit", 
      "VHDL", 
      12, 
      15, 
      "2015/10/08", 
      "f", 
      ""
    ], 
    [
      "zricethezav/System-Verilog", 
      "", 
      "", 
      "SystemVerilog", 
      1, 
      2, 
      "2015/10/07", 
      "", 
      ""
    ], 
    [
      "zsiciarz/alaw", 
      "A-law coder and decoder in Verilog", 
      "", 
      "Verilog", 
      1, 
      3, 
      "2010/12/04", 
      "", 
      ""
    ], 
    [
      "zviadm/Beehive", 
      "", 
      "other", 
      "Verilog", 
      0, 
      3, 
      "2010/12/10", 
      "", 
      ""
    ], 
    [
      "zxcmehran/FPGADisplay-ipcore", 
      "FPGA VGA Display Handler - IP Core Repository", 
      "mit", 
      "VHDL", 
      0, 
      3, 
      "2016/10/15", 
      "", 
      ""
    ], 
    [
      "zylin/zpu", 
      "The Zylin ZPU", 
      "", 
      "VHDL", 
      9, 
      37, 
      "2015/04/21", 
      "i", 
      ""
    ], 
    [
      "zzambia/umips", 
      "Automatically exported from code.google.com/p/umips", 
      "", 
      "Verilog", 
      0, 
      0, 
      "2016/02/27", 
      "", 
      ""
    ]
  ]
}