
---------- Begin Simulation Statistics ----------
host_inst_rate                                 173484                       # Simulator instruction rate (inst/s)
host_mem_usage                                 336940                       # Number of bytes of host memory used
host_seconds                                   115.28                       # Real time elapsed on the host
host_tick_rate                             1449282314                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.167080                       # Number of seconds simulated
sim_ticks                                167079984000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5607641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56643.119853                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 53662.258848                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2082571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   199670962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628619                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 188945672000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627896                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521016                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53356.899987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 52761.797549                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     408660497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026113                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    258268999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4895                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  6999.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 50941.981013                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672132                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             474                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        13999                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     24146499                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5900942                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56635.995288                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 53661.008743                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2368213                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    200079622997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598672                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3532729                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 189203940999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597517                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.589382                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            603.526835                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5900942                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56635.995288                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 53661.008743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2368213                       # number of overall hits
system.cpu.dcache.overall_miss_latency   200079622997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598672                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3532729                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 189203940999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597517                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524213                       # number of replacements
system.cpu.dcache.sampled_refs                3525063                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                603.526835                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2369307                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13497850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 30457.032652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 26954.219899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13492276                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      169767500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000413                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5574                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               407                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    139245500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5166                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2611.239791                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13497850                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 30457.032652                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 26954.219899                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13492276                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       169767500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000413                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5574                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                407                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    139245500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000383                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5166                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.359615                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            184.122734                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13497850                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 30457.032652                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 26954.219899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13492276                       # number of overall hits
system.cpu.icache.overall_miss_latency      169767500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000413                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5574                       # number of overall misses
system.cpu.icache.overall_mshr_hits               407                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    139245500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000383                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5167                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                184.122734                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13492276                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 30001.808943                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     53012806379                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1766987                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52204.598903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40182.616675                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          220                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            199787000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.945639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       3827                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                      13                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       153256500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.942426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3814                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       52349.875942                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40256.639984                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                           4026                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           184384482000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.998858                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      3522157                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       649                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      141764039500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.998674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 3521507                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     914                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    52130.743982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40111.050328                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            47647500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       914                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       36661500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  914                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.001121                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530230                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        52349.718263                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40256.559899                       # average overall mshr miss latency
system.l2.demand_hits                            4246                       # number of demand (read+write) hits
system.l2.demand_miss_latency            184584269000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.998797                       # miss rate for demand accesses
system.l2.demand_misses                       3525984                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       141917296000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.998609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  3525321                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.394964                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000379                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6471.096674                       # Average occupied blocks per context
system.l2.occ_blocks::1                      6.214738                       # Average occupied blocks per context
system.l2.overall_accesses                    3530230                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       52349.718263                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  36832.720692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                           4246                       # number of overall hits
system.l2.overall_miss_latency           184584269000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.998797                       # miss rate for overall accesses
system.l2.overall_misses                      3525984                       # number of overall misses
system.l2.overall_mshr_hits                       662                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      194930102379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.499140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 5292308                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.001157                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          2044                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      3525244                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1767224                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1758019                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        5284238                       # number of replacements
system.l2.sampled_refs                        5290887                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       6477.311412                       # Cycle average of tags in use
system.l2.total_refs                             5933                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4481                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                214085676                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4259477                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4449239                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        19840                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5236855                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5378551                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53356                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        50500                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     38767447                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.266041                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.723927                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     32047737     82.67%     82.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4287359     11.06%     93.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      2006966      5.18%     98.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       136959      0.35%     99.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91203      0.24%     99.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        79013      0.20%     99.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        36267      0.09%     99.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31443      0.08%     99.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        50500      0.13%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     38767447                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        19505                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21869341                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    12.007429                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              12.007429                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     24029625                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        86003                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33914073                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7654250                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6401130                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2930274                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1459                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       682441                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3991004                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3399734                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591270                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3823901                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3233271                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590630                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        167103                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            166463                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             640                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5378551                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3224058                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10595890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35279752                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        313029                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.044794                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3224058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4312833                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.293816                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     41697721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.846083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.065341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       34325945     82.32%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936277      2.25%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74189      0.18%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          60940      0.15%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4006076      9.61%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55915      0.13%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          81697      0.20%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35240      0.08%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2121442      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     41697721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              78376570                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2322484                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              361296                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.118687                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3997402                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           167103                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12084371                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13640031                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.655106                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7916543                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.113597                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14232841                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        22755                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      14390417                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8753291                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        17893                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184041                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32599186                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3830299                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18219                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14251246                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       431804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          881                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2930274                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       944404                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         3552                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        31574                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          592                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6242358                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        39945                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          592                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         6743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        16012                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.083282                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.083282                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10259939     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.91% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         3731      0.03%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3834698     26.87%     98.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       168693      1.18%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14269465                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         9213                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000646                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           47      0.51%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         5110     55.47%     55.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         4056     44.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     41697721                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.342212                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.738874                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     31758612     76.16%     76.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7422510     17.80%     93.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1099652      2.64%     96.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1142360      2.74%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       173157      0.42%     99.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        85444      0.20%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        11409      0.03%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4347      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          230      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     41697721                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.118839                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32237889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14269465                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22218713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          457                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31588777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3224114                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3224058                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              56                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        67791                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2710                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8753291                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              120074291                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     19494891                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4751471                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8211476                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        22733                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53150403                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     32989649                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27454762                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6543327                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2930274                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4517741                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19198817                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            2                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7704718                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            2                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                908553                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
