# Tiny Tapeout project information
project:
  title:        "Design and Functional Verification of Error-Correcting FIFO Buffer with SECDED and ARQ "
  author:        "Rishi Gowda A, Manjunath , Akshay Urs and Shylashree N, RV College of Engineering, Bengaluru" 
  discord:      ""        # optional
  description:  "FSM-based hazard detector with 4-bit FIFO buffering and lightweight SECDED ECC, providing ACK/NACK handshake."
  language:     "Verilog"
  clock_hz:     10      # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 160x100 uM
  tiles: "1x1"

  # Your top module name must start with "tt_um_"
  top_module:  "tt_um_tx_fsm"

  # List your project's source files here (must be inside ./src/)
  source_files:
    - "tt_um_tx_fsm.v"

# The pinout of your project. Leave unused pins blank.
pinout:
   # Inputs
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  # Outputs
  uo[0]: ""
  uo[1]: ""
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"
  
  # Bidirectional pins (unused in this design)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
