# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA-MODULE-proj.srcs/sources_1/imports/Design_TB_Sources/VGA.vhd" \
"../../../../VGA-MODULE-proj.srcs/sources_1/imports/Design_TB_Sources/Video_top.vhd" \
"../../../../VGA-MODULE-proj.srcs/sources_1/imports/Design_TB_Sources/clock_div.vhd" \
"../../../../VGA-MODULE-proj.srcs/sources_1/imports/Design_TB_Sources/pattern_generator.vhd" \
"../../../../VGA-MODULE-proj.srcs/sim_1/imports/Design_TB_Sources/VGA_Module_tb.vhd" \

# Do not sort compile order
nosort
