{% include 'common/header.j2' %}

#ifndef ALLOY_GENERATED_{{ mcu_name | upper }}_PERIPHERALS_HPP
#define ALLOY_GENERATED_{{ mcu_name | upper }}_PERIPHERALS_HPP

#include <cstdint>

namespace alloy::generated::{{ mcu_name | lower }} {

/// Memory map
namespace memory {
    constexpr uint32_t FLASH_BASE = {{ mcu.flash.base_address }};
    constexpr uint32_t FLASH_SIZE = {{ mcu.flash.size_kb }} * 1024;
    constexpr uint32_t RAM_BASE   = {{ mcu.ram.base_address }};
    constexpr uint32_t RAM_SIZE   = {{ mcu.ram.size_kb }} * 1024;
}

// ============================================================================
// MCU Resource Metadata
// ============================================================================

/// MCU capabilities and resource availability
namespace traits {
    // Flash and RAM
    constexpr uint32_t flash_size_kb = {{ mcu.flash.size_kb }};
    constexpr uint32_t ram_size_kb = {{ mcu.ram.size_kb }};

    // Peripheral availability
    {% for periph_type, periph in mcu.peripherals.items() %}
    constexpr bool has_{{ periph_type | lower }} = true;
    constexpr uint32_t num_{{ periph_type | lower }}_instances = {{ periph.instances | length }};
    {% endfor %}

    // Helper templates for compile-time validation
    template<typename T>
    struct peripheral_count;

    {% for periph_type, periph in mcu.peripherals.items() %}
    template<>
    struct peripheral_count<struct {{ periph_type | lower }}_tag> {
        static constexpr uint32_t value = {{ periph.instances | length }};
    };
    {% endfor %}

    // GPIO-specific traits
    {% if mcu.peripherals.GPIO is defined %}
    {% set gpio_ports = mcu.peripherals.GPIO.instances | length %}
    constexpr uint32_t num_gpio_ports = {{ gpio_ports }};
    constexpr uint32_t max_gpio_pins = {{ gpio_ports * 16 }};  // 16 pins per port
    {% endif %}

    // USART-specific traits
    {% if mcu.peripherals.USART is defined %}
    {% set usart_instances = mcu.peripherals.USART.instances %}
    {% for instance in usart_instances %}
    constexpr bool has_{{ instance.name | lower }} = true;
    {% endfor %}
    {% endif %}
}

{% for periph_type, periph in mcu.peripherals.items() %}
// ============================================================================
// {{ periph_type }} Peripheral
// ============================================================================

namespace {{ periph_type | lower }} {
    /// Base addresses
    {% for instance in periph.instances %}
    constexpr uint32_t {{ instance.name }}_BASE = {{ instance.base }};
    {% endfor %}

    /// {{ periph_type }} Register structure
    struct Registers {
        {% for reg_name, reg in periph.registers.items() %}
        volatile uint32_t {{ reg_name }};  ///< Offset: {{ reg.offset }} - {{ reg.description | replace('\n', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | truncate(60) }}
        {% endfor %}
    };

    /// Peripheral instances
    {% for instance in periph.instances %}
    inline Registers* {{ instance.name }} = reinterpret_cast<Registers*>({{ instance.name }}_BASE);
    {% endfor %}

    {% if periph.bits is defined %}
    // Bit definitions
    {% for reg_name, bits in periph.bits.items() %}
    /// {{ reg_name }} Register bits
    namespace {{ reg_name | lower }}_bits {
        {% for bit_name, bit_def in bits.items() %}
        {% if bit_def.width is defined %}
        constexpr uint32_t {{ bit_name }} = ({{ bit_def.width }} << {{ bit_def.bit }});  ///< {{ bit_def.description | replace('\n', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') }}
        {% else %}
        constexpr uint32_t {{ bit_name }} = (1U << {{ bit_def.bit }});  ///< {{ bit_def.description | replace('\n', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') | replace('  ', ' ') }}
        {% endif %}
        {% endfor %}
    }

    {% endfor %}
    {% endif %}
}

{% endfor %}

} // namespace alloy::generated::{{ mcu_name | lower }}

#endif // ALLOY_GENERATED_{{ mcu_name | upper }}_PERIPHERALS_HPP
