<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4092" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4092{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4092{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4092{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_4092{left:95px;bottom:1088px;}
#t5_4092{left:121px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t6_4092{left:95px;bottom:1063px;}
#t7_4092{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_4092{left:95px;bottom:1039px;}
#t9_4092{left:121px;bottom:1039px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_4092{left:95px;bottom:1016px;letter-spacing:-0.15px;word-spacing:0.02px;}
#tb_4092{left:69px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4092{left:69px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#td_4092{left:242px;bottom:981px;}
#te_4092{left:253px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tf_4092{left:69px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tg_4092{left:283px;bottom:965px;}
#th_4092{left:294px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_4092{left:69px;bottom:908px;letter-spacing:-0.09px;}
#tj_4092{left:154px;bottom:908px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tk_4092{left:69px;bottom:884px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tl_4092{left:69px;bottom:867px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_4092{left:564px;bottom:867px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tn_4092{left:731px;bottom:867px;}
#to_4092{left:69px;bottom:842px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_4092{left:727px;bottom:849px;}
#tq_4092{left:69px;bottom:816px;}
#tr_4092{left:95px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_4092{left:95px;bottom:803px;letter-spacing:-0.14px;}
#tt_4092{left:69px;bottom:776px;}
#tu_4092{left:95px;bottom:780px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#tv_4092{left:95px;bottom:763px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tw_4092{left:95px;bottom:746px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tx_4092{left:69px;bottom:720px;}
#ty_4092{left:95px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_4092{left:95px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_4092{left:95px;bottom:682px;}
#t11_4092{left:121px;bottom:682px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t12_4092{left:95px;bottom:658px;}
#t13_4092{left:121px;bottom:658px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#t14_4092{left:95px;bottom:633px;}
#t15_4092{left:121px;bottom:633px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_4092{left:95px;bottom:609px;}
#t17_4092{left:121px;bottom:609px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_4092{left:95px;bottom:584px;}
#t19_4092{left:121px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_4092{left:410px;bottom:584px;letter-spacing:-0.19px;}
#t1b_4092{left:440px;bottom:584px;letter-spacing:-0.19px;}
#t1c_4092{left:95px;bottom:561px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#t1d_4092{left:95px;bottom:545px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t1e_4092{left:95px;bottom:522px;letter-spacing:-0.14px;word-spacing:1.06px;}
#t1f_4092{left:95px;bottom:505px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1g_4092{left:95px;bottom:480px;}
#t1h_4092{left:121px;bottom:480px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t1i_4092{left:121px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_4092{left:121px;bottom:437px;}
#t1k_4092{left:147px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_4092{left:121px;bottom:413px;}
#t1m_4092{left:147px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_4092{left:121px;bottom:388px;}
#t1o_4092{left:147px;bottom:390px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1p_4092{left:121px;bottom:364px;}
#t1q_4092{left:147px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1r_4092{left:121px;bottom:339px;}
#t1s_4092{left:147px;bottom:341px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_4092{left:121px;bottom:317px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1u_4092{left:121px;bottom:300px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1v_4092{left:121px;bottom:283px;letter-spacing:-0.18px;word-spacing:-0.15px;}
#t1w_4092{left:95px;bottom:259px;}
#t1x_4092{left:121px;bottom:259px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1y_4092{left:69px;bottom:209px;letter-spacing:-0.14px;}
#t1z_4092{left:91px;bottom:209px;letter-spacing:-0.12px;word-spacing:-0.12px;}
#t20_4092{left:91px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_4092{left:69px;bottom:171px;letter-spacing:-0.16px;}
#t22_4092{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t23_4092{left:91px;bottom:154px;letter-spacing:-0.11px;}
#t24_4092{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t25_4092{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t26_4092{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_4092{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4092{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4092{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4092{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4092{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4092{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_4092{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4092{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s9_4092{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4092" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4092Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4092" style="-webkit-user-select: none;"><object width="935" height="1210" data="4092/4092.svg" type="image/svg+xml" id="pdf4092" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4092" class="t s1_4092">30-10 </span><span id="t2_4092" class="t s1_4092">Vol. 3C </span>
<span id="t3_4092" class="t s2_4092">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_4092" class="t s3_4092">— </span><span id="t5_4092" class="t s3_4092">320H–323H, 330H–333H, 340H–343H, 350H–353H, 360H–363H, or 370H–373H (LVT entries); </span>
<span id="t6_4092" class="t s3_4092">— </span><span id="t7_4092" class="t s3_4092">380H–383H (initial count); or </span>
<span id="t8_4092" class="t s3_4092">— </span><span id="t9_4092" class="t s3_4092">3E0H–3E3H (divide configuration). </span>
<span id="ta_4092" class="t s3_4092">In all other cases, the access causes an APIC-access VM exit. </span>
<span id="tb_4092" class="t s3_4092">The processor virtualizes a write access to the APIC-access page by writing data to the corresponding page offset </span>
<span id="tc_4092" class="t s3_4092">on the virtual-APIC page. </span>
<span id="td_4092" class="t s4_4092">6 </span>
<span id="te_4092" class="t s3_4092">Following this, the processor performs certain actions after completion of the operation </span>
<span id="tf_4092" class="t s3_4092">of which the access was a part. </span>
<span id="tg_4092" class="t s4_4092">7 </span>
<span id="th_4092" class="t s3_4092">APIC-write emulation is described in Section 30.4.3.2. </span>
<span id="ti_4092" class="t s5_4092">30.4.3.2 </span><span id="tj_4092" class="t s5_4092">APIC-Write Emulation </span>
<span id="tk_4092" class="t s3_4092">If the processor virtualizes a write access to the APIC-access page, it performs additional actions after completion </span>
<span id="tl_4092" class="t s3_4092">of an operation of which the access was a part. These actions are called </span><span id="tm_4092" class="t s6_4092">APIC-write emulation</span><span id="tn_4092" class="t s3_4092">. </span>
<span id="to_4092" class="t s3_4092">The details of APIC-write emulation depend upon the page offset of the virtualized write access: </span>
<span id="tp_4092" class="t s4_4092">8 </span>
<span id="tq_4092" class="t s7_4092">• </span><span id="tr_4092" class="t s3_4092">080H (task priority). The processor clears bytes 3:1 of VTPR and then causes TPR virtualization (Section </span>
<span id="ts_4092" class="t s3_4092">30.1.2). </span>
<span id="tt_4092" class="t s7_4092">• </span><span id="tu_4092" class="t s3_4092">0B0H (end of interrupt). If the “virtual-interrupt delivery” VM-execution control is 1, the processor clears VEOI </span>
<span id="tv_4092" class="t s3_4092">and then causes EOI virtualization (Section 30.1.4); otherwise, the processor causes an APIC-write VM exit </span>
<span id="tw_4092" class="t s3_4092">(Section 30.4.3.3). </span>
<span id="tx_4092" class="t s7_4092">• </span><span id="ty_4092" class="t s3_4092">300H (interrupt command — low). If the “virtual-interrupt delivery” VM-execution control is 1, the processor </span>
<span id="tz_4092" class="t s3_4092">checks the value of VICR_LO to determine whether the following are all true: </span>
<span id="t10_4092" class="t s3_4092">— </span><span id="t11_4092" class="t s3_4092">Reserved bits (31:20, 17:16, 13) and bit 12 (delivery status) are all 0. </span>
<span id="t12_4092" class="t s3_4092">— </span><span id="t13_4092" class="t s3_4092">Bits 19:18 (destination shorthand) are 01B (self). </span>
<span id="t14_4092" class="t s3_4092">— </span><span id="t15_4092" class="t s3_4092">Bit 15 (trigger mode) is 0 (edge). </span>
<span id="t16_4092" class="t s3_4092">— </span><span id="t17_4092" class="t s3_4092">Bits 10:8 (delivery mode) are 000B (fixed). </span>
<span id="t18_4092" class="t s3_4092">— </span><span id="t19_4092" class="t s3_4092">Bits 7:4 (the upper half of the vector) are </span><span id="t1a_4092" class="t s6_4092">not </span><span id="t1b_4092" class="t s3_4092">0000B. </span>
<span id="t1c_4092" class="t s3_4092">If all of the items above are true, the processor performs self-IPI virtualization using the 8-bit vector in byte 0 </span>
<span id="t1d_4092" class="t s3_4092">of VICR_LO (Section 30.1.5). </span>
<span id="t1e_4092" class="t s3_4092">If the “virtual-interrupt delivery” VM-execution control is 0, or if any of the items above are false, behavior </span>
<span id="t1f_4092" class="t s3_4092">depends on the setting of the “IPI virtualization” VM-execution control: </span>
<span id="t1g_4092" class="t s3_4092">— </span><span id="t1h_4092" class="t s3_4092">If the “IPI virtualization” VM-execution control is 1, the processor checks the value of VICR_LO to determine </span>
<span id="t1i_4092" class="t s3_4092">whether the following are all true: </span>
<span id="t1j_4092" class="t s8_4092">• </span><span id="t1k_4092" class="t s3_4092">Reserved bits (31:20, 17:16, 13) and bit 12 (delivery status) are all 0. </span>
<span id="t1l_4092" class="t s8_4092">• </span><span id="t1m_4092" class="t s3_4092">Bits 19:18 (destination shorthand) are 00B (no shorthand). </span>
<span id="t1n_4092" class="t s8_4092">• </span><span id="t1o_4092" class="t s3_4092">Bit 15 (trigger mode) is 0 (edge). </span>
<span id="t1p_4092" class="t s8_4092">• </span><span id="t1q_4092" class="t s3_4092">Bit 11 (destination mode) is 0 (physical). </span>
<span id="t1r_4092" class="t s8_4092">• </span><span id="t1s_4092" class="t s3_4092">Bits 10:8 (delivery mode) are 000B (fixed). </span>
<span id="t1t_4092" class="t s3_4092">If all of the items above are true, the processor performs IPI virtualization using the 8-bit vector in byte 0 </span>
<span id="t1u_4092" class="t s3_4092">of VICR_LO and the 8-bit APIC ID in VICR_HI[31:24] (Section 30.1.6); otherwise, the processor causes an </span>
<span id="t1v_4092" class="t s3_4092">APIC-write VM exit. </span>
<span id="t1w_4092" class="t s3_4092">— </span><span id="t1x_4092" class="t s3_4092">If the “IPI virtualization” VM-execution control is 0, the processor causes an APIC-write VM exit. </span>
<span id="t1y_4092" class="t s9_4092">6. </span><span id="t1z_4092" class="t s9_4092">The memory type used for accesses that write to the virtual-APIC page is reported in bits 53:50 of the IA32_VMX_BASIC MSR (see </span>
<span id="t20_4092" class="t s9_4092">Appendix A.1). </span>
<span id="t21_4092" class="t s9_4092">7. </span><span id="t22_4092" class="t s9_4092">Recall that, for the purposes of this discussion, an operation is an iteration of a REP-prefixed string instruction, an execution of any </span>
<span id="t23_4092" class="t s9_4092">other instruction, or delivery of an event through the IDT. </span>
<span id="t24_4092" class="t s9_4092">8. </span><span id="t25_4092" class="t s9_4092">For any operation, there can be only one page offset for which a write access was virtualized. This is because a write access is not </span>
<span id="t26_4092" class="t s9_4092">virtualized if the processor has already virtualized a write access for the same operation with a different page offset. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
