;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: DAC8_2.inc
;;   Version: 2.2, Updated on 2013/5/19 at 10:43:4
;;  Generated by PSoC Designer 5.4.2946
;;
;;  DESCRIPTION:  Assembler declarations for the DAC8 user module interface.
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

;--------------------------------------------------
; Constants for DAC8_2 API's
;--------------------------------------------------

DAC8_2_OFF:              equ 00h
DAC8_2_LOWPOWER:         equ 01h
DAC8_2_MEDPOWER:         equ 02h
DAC8_2_HIGHPOWER:        equ 03h

DAC8_2_LSB_CR0:          equ 90h
DAC8_2_LSB_CR1:          equ 91h
DAC8_2_LSB_CR2:          equ 92h
DAC8_2_LSB_CR3:          equ 93h
DAC8_2_MSB_CR0:          equ 94h
DAC8_2_MSB_CR1:          equ 95h
DAC8_2_MSB_CR2:          equ 96h
DAC8_2_MSB_CR3:          equ 97h

DAC8_2_OffsetBinary:     equ 04h
DAC8_2_TwosComplement:   equ 02h
DAC8_2_SignAndMagnitude: equ 01h
DAC8_2_RawRegister:      equ 00h

DAC8_2_DATAFORMAT:       equ 7h
DAC8_2_OFFSETBINARY:     equ DAC8_2_DATAFORMAT & DAC8_2_OffsetBinary
DAC8_2_TWOSCOMPLEMENT:   equ DAC8_2_DATAFORMAT & DAC8_2_TwosComplement
DAC8_2_SIGNANDMAGNITUDE: equ DAC8_2_DATAFORMAT & DAC8_2_SignAndMagnitude

DAC8_2_PHASE_Normal:     equ 0
DAC8_2_PHASE_Swapped:    equ 1

DAC8_2_PHASE_SWAP:       equ DAC8_2_PHASE_Normal

IF DAC8_2_PHASE_SWAP
    DAC8_2_CR0_HIBITS:   equ C0h
ELSE
    DAC8_2_CR0_HIBITS:   equ 80h
ENDIF

;--------------------------------------------------
; Register Address Constants for DAC8_2
;--------------------------------------------------
DAC8_2_LSB_CR0: equ 90h                          ; LSB SC Block Control Register 0
DAC8_2_LSB_CR1: equ 91h                          ; LSB SC Block Control Register 1
DAC8_2_LSB_CR2: equ 92h                          ; LSB SC Block Control Register 2
DAC8_2_LSB_CR3: equ 93h                          ; LSB SC Block Control Register 3

DAC8_2_MSB_CR0: equ 94h                          ; MSB SC Block Control Register 0
DAC8_2_MSB_CR1: equ 95h                          ; MSB SC Block Control Register 1
DAC8_2_MSB_CR2: equ 96h                          ; MSB SC Block Control Register 2
DAC8_2_MSB_CR3: equ 97h                          ; MSB SC Block Control Register 3

; end of file DAC8_2.inc
