[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IntCompare|IntCompare>io_not_5",
    "sources":[
      "~IntCompare|IntCompare>io_a"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IntCompare|IntCompare>io_equal_5",
    "sources":[
      "~IntCompare|IntCompare>io_a"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IntCompare|IntCompare>io_bit_reduction",
    "sources":[
      "~IntCompare|IntCompare>io_a",
      "~IntCompare|IntCompare>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IntCompare|IntCompare>io_bit_ope",
    "sources":[
      "~IntCompare|IntCompare>io_a",
      "~IntCompare|IntCompare>io_b"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IntCompare|IntCompare>io_equal_ope",
    "sources":[
      "~IntCompare|IntCompare>io_a",
      "~IntCompare|IntCompare>io_b"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"run_dir"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"IntCompare"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"run_dir"
  }
]