<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\impl\gwsynthesis\gowin_usb_refdesign.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\usb_ref.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\cd\PSPOD\Gowin_USB2.0_softPHY_RefDesign\Gowin_USB2.0_softPHY_RefDesign\project\src\usb_ref.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar 21 12:27:32 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>2709</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2795</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clkout</td>
<td>Base</td>
<td>2.083</td>
<td>480.077
<td>0.000</td>
<td>1.042</td>
<td></td>
<td></td>
<td>fclk_480M </td>
</tr>
<tr>
<td>sclk</td>
<td>Base</td>
<td>8.333</td>
<td>120.005
<td>0.000</td>
<td>4.167</td>
<td></td>
<td></td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/sclk </td>
</tr>
<tr>
<td>clkin</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>CLK_IN </td>
</tr>
<tr>
<td>PHY_CLKOUT</td>
<td>Base</td>
<td>16.666</td>
<td>60.002
<td>0.000</td>
<td>8.197</td>
<td></td>
<td></td>
<td>PHY_CLKOUT </td>
</tr>
<tr>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_29</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_s20/F </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.083</td>
<td>480.002
<td>0.000</td>
<td>1.042</td>
<td>CLK_IN_ibuf/I</td>
<td>clkin</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.001
<td>0.000</td>
<td>3.125</td>
<td>CLK_IN_ibuf/I</td>
<td>clkin</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sclk</td>
<td>120.005(MHz)</td>
<td>128.457(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PHY_CLKOUT</td>
<td>60.002(MHz)</td>
<td>64.604(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkout!</h4>
<h4>No timing paths to get frequency of clkin!</h4>
<h4>No timing paths to get frequency of u_usb_device_controller_top/u_usb_device_controller/n1520_29!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkout</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkout</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PHY_CLKOUT</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PHY_CLKOUT</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_29</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_usb_device_controller_top/u_usb_device_controller/n1520_29</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.548</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0/CE</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.741</td>
</tr>
<tr>
<td>2</td>
<td>0.570</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/Q3</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.720</td>
</tr>
<tr>
<td>3</td>
<td>0.666</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/Q3</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.623</td>
</tr>
<tr>
<td>4</td>
<td>0.904</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/Q3</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0/CE</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.386</td>
</tr>
<tr>
<td>5</td>
<td>1.005</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.284</td>
</tr>
<tr>
<td>6</td>
<td>1.023</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/Q4</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.266</td>
</tr>
<tr>
<td>7</td>
<td>1.158</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/Q4</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.131</td>
</tr>
<tr>
<td>8</td>
<td>1.187</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>15.435</td>
</tr>
<tr>
<td>9</td>
<td>1.272</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_0_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.017</td>
</tr>
<tr>
<td>10</td>
<td>1.272</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_1_s1/CE</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>7.017</td>
</tr>
<tr>
<td>11</td>
<td>1.329</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>6.961</td>
</tr>
<tr>
<td>12</td>
<td>1.418</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>15.204</td>
</tr>
<tr>
<td>13</td>
<td>1.444</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s0/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>15.178</td>
</tr>
<tr>
<td>14</td>
<td>1.699</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>6.591</td>
</tr>
<tr>
<td>15</td>
<td>1.769</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s1/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.854</td>
</tr>
<tr>
<td>16</td>
<td>1.995</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.628</td>
</tr>
<tr>
<td>17</td>
<td>2.006</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_0_s3/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.616</td>
</tr>
<tr>
<td>18</td>
<td>2.059</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/data_out_en_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>6.230</td>
</tr>
<tr>
<td>19</td>
<td>2.093</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_1_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.529</td>
</tr>
<tr>
<td>20</td>
<td>2.093</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.529</td>
</tr>
<tr>
<td>21</td>
<td>2.108</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_7_s1/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.514</td>
</tr>
<tr>
<td>22</td>
<td>2.196</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0/D</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>8.333</td>
<td>0.000</td>
<td>6.093</td>
</tr>
<tr>
<td>23</td>
<td>2.223</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.399</td>
</tr>
<tr>
<td>24</td>
<td>2.223</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_3_s1/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.399</td>
</tr>
<tr>
<td>25</td>
<td>2.223</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_4_s1/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>16.666</td>
<td>0.000</td>
<td>14.399</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.402</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_2_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_0_s1/RESET</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.416</td>
</tr>
<tr>
<td>2</td>
<td>0.418</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADB[3]</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.566</td>
</tr>
<tr>
<td>3</td>
<td>0.420</td>
<td>rx_fifo/fifo_sc_inst/wbin_2_s0/Q</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[5]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.567</td>
</tr>
<tr>
<td>4</td>
<td>0.432</td>
<td>tx_fifo/fifo_sc_inst/wbin_8_s0/Q</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[11]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.580</td>
</tr>
<tr>
<td>5</td>
<td>0.434</td>
<td>tx_fifo/fifo_sc_inst/wbin_4_s0/Q</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[7]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.581</td>
</tr>
<tr>
<td>6</td>
<td>0.435</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADB[5]</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>7</td>
<td>0.435</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADB[4]</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>8</td>
<td>0.435</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_0_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADA[3]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.583</td>
</tr>
<tr>
<td>9</td>
<td>0.449</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADA[6]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>10</td>
<td>0.449</td>
<td>rx_fifo/fifo_sc_inst/wbin_5_s0/Q</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[8]</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>11</td>
<td>0.463</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D6</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>12</td>
<td>0.463</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D4</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>13</td>
<td>0.463</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D2</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>14</td>
<td>0.478</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D7</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>15</td>
<td>0.478</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D5</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>16</td>
<td>0.478</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D3</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>17</td>
<td>0.518</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_3_7_s0/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.532</td>
</tr>
<tr>
<td>18</td>
<td>0.518</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_0_s0/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.532</td>
</tr>
<tr>
<td>19</td>
<td>0.518</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_1_s0/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.532</td>
</tr>
<tr>
<td>20</td>
<td>0.518</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_2_s0/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.532</td>
</tr>
<tr>
<td>21</td>
<td>0.518</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_3_s0/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.532</td>
</tr>
<tr>
<td>22</td>
<td>0.518</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_4_s0/CE</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.532</td>
</tr>
<tr>
<td>23</td>
<td>0.532</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
<tr>
<td>24</td>
<td>0.532</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
<tr>
<td>25</td>
<td>0.532</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/D</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.546</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.424</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.172</td>
</tr>
<tr>
<td>2</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/PRESET</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>3</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_2_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>4</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_0_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>5</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>6</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>7</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>8</td>
<td>1.908</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.191</td>
</tr>
<tr>
<td>9</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>10</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>11</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>12</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_1_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>13</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>14</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_4_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>15</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>16</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>17</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>18</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>19</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>20</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_0_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>21</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>22</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>23</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>24</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
<tr>
<td>25</td>
<td>1.918</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLEAR</td>
<td>sclk:[F]</td>
<td>sclk:[R]</td>
<td>4.166</td>
<td>0.023</td>
<td>2.182</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.566</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dru_rstn_s4/Q</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0/CLEAR</td>
<td>sclk:[R]</td>
<td>sclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.580</td>
</tr>
<tr>
<td>2</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_0_s3/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>3</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>4</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>5</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dn_q_s4/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>6</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dp_q_s4/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>7</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>8</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dn_q_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>9</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dp_q_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>10</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_0_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>11</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_1_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>12</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_2_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>13</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_3_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>14</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/ones_count_q_0_s1/PRESET</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>15</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_en_q_s1/PRESET</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>16</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/send_eop_q_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>17</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_0_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>18</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_1_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>19</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_2_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>20</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_3_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>21</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_4_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>22</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_5_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>23</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_6_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>24</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_7_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
<tr>
<td>25</td>
<td>1.510</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/bit_count_q_0_s1/CLEAR</td>
<td>PHY_CLKOUT:[R]</td>
<td>PHY_CLKOUT:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.524</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_2_G[3]_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_10_G[3]_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_14_G[3]_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_16_G[3]_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[3]_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[7]_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[1]_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.820</td>
<td>4.070</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sclk</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[2]_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT44[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/PCLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.794</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
</tr>
<tr>
<td>1.594</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/I1</td>
</tr>
<tr>
<td>2.288</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/F</td>
</tr>
<tr>
<td>5.080</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n474_s1/I0</td>
</tr>
<tr>
<td>5.774</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n474_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s4/I3</td>
</tr>
<tr>
<td>6.552</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s4/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s3/I3</td>
</tr>
<tr>
<td>7.141</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C25[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s3/F</td>
</tr>
<tr>
<td>8.045</td>
<td>0.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.995, 38.690%; route: 3.952, 51.056%; tC2Q: 0.794, 10.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/PCLK</td>
</tr>
<tr>
<td>0.979</td>
<td>0.675</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/Q3</td>
</tr>
<tr>
<td>2.528</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s27/I2</td>
</tr>
<tr>
<td>3.240</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s27/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s25/I2</td>
</tr>
<tr>
<td>3.955</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s25/F</td>
</tr>
<tr>
<td>3.956</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s14/I1</td>
</tr>
<tr>
<td>4.642</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s14/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s7/I2</td>
</tr>
<tr>
<td>5.290</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s7/F</td>
</tr>
<tr>
<td>6.136</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n252_s7/I1</td>
</tr>
<tr>
<td>6.599</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n252_s7/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n252_s6/I3</td>
</tr>
<tr>
<td>7.251</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n252_s6/F</td>
</tr>
<tr>
<td>7.560</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n252_s5/I0</td>
</tr>
<tr>
<td>8.024</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n252_s5/F</td>
</tr>
<tr>
<td>8.024</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.331, 56.108%; route: 2.713, 35.148%; tC2Q: 0.675, 8.744%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT33[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/PCLK</td>
</tr>
<tr>
<td>0.979</td>
<td>0.675</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/Q3</td>
</tr>
<tr>
<td>2.287</td>
<td>1.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s20/I2</td>
</tr>
<tr>
<td>2.751</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s20/F</td>
</tr>
<tr>
<td>2.944</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s11/I3</td>
</tr>
<tr>
<td>3.510</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s11/F</td>
</tr>
<tr>
<td>4.027</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s5/I2</td>
</tr>
<tr>
<td>4.739</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s5/F</td>
</tr>
<tr>
<td>4.955</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s2/I2</td>
</tr>
<tr>
<td>5.419</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s2/F</td>
</tr>
<tr>
<td>5.959</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n253_s7/I1</td>
</tr>
<tr>
<td>6.671</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n253_s7/F</td>
</tr>
<tr>
<td>6.673</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n253_s6/I1</td>
</tr>
<tr>
<td>7.137</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n253_s6/F</td>
</tr>
<tr>
<td>7.350</td>
<td>0.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n253_s5/I0</td>
</tr>
<tr>
<td>7.927</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n253_s5/F</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.960, 51.948%; route: 2.988, 39.197%; tC2Q: 0.675, 8.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/PCLK</td>
</tr>
<tr>
<td>0.979</td>
<td>0.675</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_a/Q3</td>
</tr>
<tr>
<td>2.528</td>
<td>1.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s27/I2</td>
</tr>
<tr>
<td>3.240</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C29[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s27/F</td>
</tr>
<tr>
<td>3.242</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s25/I2</td>
</tr>
<tr>
<td>3.955</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s25/F</td>
</tr>
<tr>
<td>3.956</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s14/I1</td>
</tr>
<tr>
<td>4.642</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s14/F</td>
</tr>
<tr>
<td>4.644</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s7/I2</td>
</tr>
<tr>
<td>5.290</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s7/F</td>
</tr>
<tr>
<td>5.818</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s30/I3</td>
</tr>
<tr>
<td>6.530</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s30/F</td>
</tr>
<tr>
<td>6.532</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s0/I2</td>
</tr>
<tr>
<td>7.244</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C27[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s0/F</td>
</tr>
<tr>
<td>7.690</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.182, 56.631%; route: 2.528, 34.230%; tC2Q: 0.675, 9.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_2_s5/I2</td>
</tr>
<tr>
<td>1.705</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_2_s5/F</td>
</tr>
<tr>
<td>2.251</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s5/I2</td>
</tr>
<tr>
<td>2.937</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C33[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s5/F</td>
</tr>
<tr>
<td>2.941</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.507</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n162_s0/I0</td>
</tr>
<tr>
<td>4.715</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n162_s0/COUT</td>
</tr>
<tr>
<td>4.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/CIN</td>
</tr>
<tr>
<td>4.759</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/COUT</td>
</tr>
<tr>
<td>4.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/CIN</td>
</tr>
<tr>
<td>4.847</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/I0</td>
</tr>
<tr>
<td>6.603</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C35[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/F</td>
</tr>
<tr>
<td>7.589</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 45.072%; route: 3.711, 50.946%; tC2Q: 0.290, 3.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT33[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/PCLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.794</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/Q4</td>
</tr>
<tr>
<td>2.596</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s15/I3</td>
</tr>
<tr>
<td>3.060</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s15/F</td>
</tr>
<tr>
<td>3.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s8/I2</td>
</tr>
<tr>
<td>3.759</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s8/F</td>
</tr>
<tr>
<td>4.068</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s4/I1</td>
</tr>
<tr>
<td>4.646</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s4/F</td>
</tr>
<tr>
<td>4.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s1/I2</td>
</tr>
<tr>
<td>5.213</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s1/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s9/I3</td>
</tr>
<tr>
<td>6.461</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s9/F</td>
</tr>
<tr>
<td>6.678</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s12/I2</td>
</tr>
<tr>
<td>7.390</td>
<td>0.712</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s12/F</td>
</tr>
<tr>
<td>7.571</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.726, 51.280%; route: 2.746, 37.796%; tC2Q: 0.794, 10.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT33[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/PCLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.794</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>IOT33[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/uut_ides8_b/Q4</td>
</tr>
<tr>
<td>2.596</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s15/I3</td>
</tr>
<tr>
<td>3.060</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s15/F</td>
</tr>
<tr>
<td>3.065</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s8/I2</td>
</tr>
<tr>
<td>3.759</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s8/F</td>
</tr>
<tr>
<td>4.068</td>
<td>0.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s4/I1</td>
</tr>
<tr>
<td>4.646</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s4/F</td>
</tr>
<tr>
<td>4.647</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s1/I2</td>
</tr>
<tr>
<td>5.213</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/n338_s1/F</td>
</tr>
<tr>
<td>5.748</td>
<td>0.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s9/I3</td>
</tr>
<tr>
<td>6.461</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_1_s9/F</td>
</tr>
<tr>
<td>6.678</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s10/I2</td>
</tr>
<tr>
<td>7.255</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s10/F</td>
</tr>
<tr>
<td>7.436</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/status_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.591, 50.358%; route: 2.746, 38.512%; tC2Q: 0.794, 11.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/I2</td>
</tr>
<tr>
<td>3.685</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/F</td>
</tr>
<tr>
<td>4.839</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/I2</td>
</tr>
<tr>
<td>5.525</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/I0</td>
</tr>
<tr>
<td>5.991</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/F</td>
</tr>
<tr>
<td>6.507</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/I0</td>
</tr>
<tr>
<td>7.073</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/I2</td>
</tr>
<tr>
<td>8.569</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/I3</td>
</tr>
<tr>
<td>9.815</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/F</td>
</tr>
<tr>
<td>9.818</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/I3</td>
</tr>
<tr>
<td>10.512</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I0</td>
</tr>
<tr>
<td>11.499</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C15[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I1</td>
</tr>
<tr>
<td>13.183</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/COUT</td>
</tr>
<tr>
<td>13.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/CIN</td>
</tr>
<tr>
<td>13.871</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/COUT</td>
</tr>
<tr>
<td>13.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n859_s/CIN</td>
</tr>
<tr>
<td>14.458</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n859_s/SUM</td>
</tr>
<tr>
<td>15.162</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n891_s5/I3</td>
</tr>
<tr>
<td>15.739</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n891_s5/F</td>
</tr>
<tr>
<td>15.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.519, 48.713%; route: 7.626, 49.408%; tC2Q: 0.290, 1.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT44[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/PCLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.794</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
</tr>
<tr>
<td>1.594</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/I1</td>
</tr>
<tr>
<td>2.288</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/F</td>
</tr>
<tr>
<td>5.080</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n474_s1/I0</td>
</tr>
<tr>
<td>5.774</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n474_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s4/I3</td>
</tr>
<tr>
<td>6.552</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s4/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n355_s2/I0</td>
</tr>
<tr>
<td>7.141</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n355_s2/F</td>
</tr>
<tr>
<td>7.321</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_0_s1/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.995, 42.683%; route: 3.228, 46.005%; tC2Q: 0.794, 11.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT44[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/PCLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.794</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
</tr>
<tr>
<td>1.594</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/I1</td>
</tr>
<tr>
<td>2.288</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/F</td>
</tr>
<tr>
<td>5.080</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n474_s1/I0</td>
</tr>
<tr>
<td>5.774</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C23[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n474_s1/F</td>
</tr>
<tr>
<td>6.089</td>
<td>0.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s4/I3</td>
</tr>
<tr>
<td>6.552</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s4/F</td>
</tr>
<tr>
<td>6.563</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n355_s2/I0</td>
</tr>
<tr>
<td>7.141</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C25[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n355_s2/F</td>
</tr>
<tr>
<td>7.321</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_1_s1/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/s_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.995, 42.683%; route: 3.228, 46.005%; tC2Q: 0.794, 11.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_2_s5/I2</td>
</tr>
<tr>
<td>1.705</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_2_s5/F</td>
</tr>
<tr>
<td>2.251</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s5/I2</td>
</tr>
<tr>
<td>2.937</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C33[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s5/F</td>
</tr>
<tr>
<td>2.941</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.507</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n162_s0/I0</td>
</tr>
<tr>
<td>4.715</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n162_s0/COUT</td>
</tr>
<tr>
<td>4.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/CIN</td>
</tr>
<tr>
<td>4.759</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/COUT</td>
</tr>
<tr>
<td>4.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/CIN</td>
</tr>
<tr>
<td>4.847</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/I0</td>
</tr>
<tr>
<td>6.603</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C35[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/w_empty_s0/F</td>
</tr>
<tr>
<td>7.265</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.283, 47.168%; route: 3.387, 48.666%; tC2Q: 0.290, 4.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/I2</td>
</tr>
<tr>
<td>3.685</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/F</td>
</tr>
<tr>
<td>4.839</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/I2</td>
</tr>
<tr>
<td>5.525</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/I0</td>
</tr>
<tr>
<td>5.991</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/F</td>
</tr>
<tr>
<td>6.507</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/I0</td>
</tr>
<tr>
<td>7.073</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/I2</td>
</tr>
<tr>
<td>8.569</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/I3</td>
</tr>
<tr>
<td>9.815</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/F</td>
</tr>
<tr>
<td>9.818</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/I3</td>
</tr>
<tr>
<td>10.512</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I0</td>
</tr>
<tr>
<td>11.499</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C15[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I1</td>
</tr>
<tr>
<td>13.183</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/COUT</td>
</tr>
<tr>
<td>13.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/CIN</td>
</tr>
<tr>
<td>14.414</td>
<td>0.587</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/SUM</td>
</tr>
<tr>
<td>14.931</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n892_s5/I3</td>
</tr>
<tr>
<td>15.508</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n892_s5/F</td>
</tr>
<tr>
<td>15.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.475, 49.165%; route: 7.439, 48.928%; tC2Q: 0.290, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/I2</td>
</tr>
<tr>
<td>3.685</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/F</td>
</tr>
<tr>
<td>4.839</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/I2</td>
</tr>
<tr>
<td>5.525</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/I0</td>
</tr>
<tr>
<td>5.991</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/F</td>
</tr>
<tr>
<td>6.507</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/I0</td>
</tr>
<tr>
<td>7.073</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/I2</td>
</tr>
<tr>
<td>8.569</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/I3</td>
</tr>
<tr>
<td>9.815</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/F</td>
</tr>
<tr>
<td>9.818</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/I3</td>
</tr>
<tr>
<td>10.512</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I0</td>
</tr>
<tr>
<td>11.499</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C15[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I1</td>
</tr>
<tr>
<td>13.183</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/COUT</td>
</tr>
<tr>
<td>13.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/CIN</td>
</tr>
<tr>
<td>13.871</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n860_s/COUT</td>
</tr>
<tr>
<td>13.871</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n859_s/CIN</td>
</tr>
<tr>
<td>13.915</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n859_s/COUT</td>
</tr>
<tr>
<td>15.019</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n922_s2/I2</td>
</tr>
<tr>
<td>15.482</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n922_s2/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s0/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C16[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.862, 45.208%; route: 8.026, 52.881%; tC2Q: 0.290, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_s0/Q</td>
</tr>
<tr>
<td>1.500</td>
<td>0.906</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbinnext_1_s4/I2</td>
</tr>
<tr>
<td>2.147</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbinnext_1_s4/F</td>
</tr>
<tr>
<td>2.492</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_s461/I2</td>
</tr>
<tr>
<td>3.186</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C29[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_s461/F</td>
</tr>
<tr>
<td>3.726</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbinnext_5_s3/I3</td>
</tr>
<tr>
<td>4.292</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbinnext_5_s3/F</td>
</tr>
<tr>
<td>4.915</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/wfull_val_s3/I2</td>
</tr>
<tr>
<td>5.628</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C29[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>5.629</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>6.207</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>6.209</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>6.895</td>
<td>0.686</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>6.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.882, 58.909%; route: 2.418, 36.690%; tC2Q: 0.290, 4.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.076</td>
<td>0.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/n919_s0/I2</td>
</tr>
<tr>
<td>13.642</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/n919_s0/F</td>
</tr>
<tr>
<td>14.265</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s4/I3</td>
</tr>
<tr>
<td>14.978</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C14[1][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s4/F</td>
</tr>
<tr>
<td>15.158</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C14[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C14[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_packet/PHY_TXVALID_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.188, 41.656%; route: 8.376, 56.391%; tC2Q: 0.290, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/I0</td>
</tr>
<tr>
<td>13.635</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/F</td>
</tr>
<tr>
<td>14.354</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s3/I3</td>
</tr>
<tr>
<td>14.932</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s3/F</td>
</tr>
<tr>
<td>14.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.950, 40.676%; route: 8.388, 57.341%; tC2Q: 0.290, 1.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_2_s4/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/I2</td>
</tr>
<tr>
<td>3.685</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s6/F</td>
</tr>
<tr>
<td>4.839</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/I2</td>
</tr>
<tr>
<td>5.525</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s109/F</td>
</tr>
<tr>
<td>5.527</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/I0</td>
</tr>
<tr>
<td>5.991</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s58/F</td>
</tr>
<tr>
<td>6.507</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/I0</td>
</tr>
<tr>
<td>7.073</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_7_s18/F</td>
</tr>
<tr>
<td>7.923</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/I2</td>
</tr>
<tr>
<td>8.569</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s21/F</td>
</tr>
<tr>
<td>9.102</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/I3</td>
</tr>
<tr>
<td>9.815</td>
<td>0.712</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s8/F</td>
</tr>
<tr>
<td>9.818</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[3][A]</td>
<td>u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/I3</td>
</tr>
<tr>
<td>10.512</td>
<td>0.694</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R18C14[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_data_in_o_d_1_s17/F</td>
</tr>
<tr>
<td>11.035</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/I0</td>
</tr>
<tr>
<td>11.499</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R20C15[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s4/F</td>
</tr>
<tr>
<td>11.527</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/I2</td>
</tr>
<tr>
<td>11.990</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C15[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_1_s1/F</td>
</tr>
<tr>
<td>12.496</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/I1</td>
</tr>
<tr>
<td>13.183</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/w_offset_inc_0_s1/F</td>
</tr>
<tr>
<td>13.363</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C15[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/I1</td>
</tr>
<tr>
<td>13.827</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C15[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n861_s/SUM</td>
</tr>
<tr>
<td>14.343</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n893_s5/I3</td>
</tr>
<tr>
<td>14.921</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/n893_s5/F</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_0_s3/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/q_offset_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.887, 47.122%; route: 7.439, 50.894%; tC2Q: 0.290, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/data_out_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C35[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q2_empty_s0/Q</td>
</tr>
<tr>
<td>1.139</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_2_s5/I2</td>
</tr>
<tr>
<td>1.705</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_2_s5/F</td>
</tr>
<tr>
<td>2.251</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s5/I2</td>
</tr>
<tr>
<td>2.937</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R13C33[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_next_3_s5/F</td>
</tr>
<tr>
<td>2.941</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_1_s1/I2</td>
</tr>
<tr>
<td>3.507</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rgraynext_1_s1/F</td>
</tr>
<tr>
<td>4.029</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n162_s0/I0</td>
</tr>
<tr>
<td>4.715</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n162_s0/COUT</td>
</tr>
<tr>
<td>4.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/CIN</td>
</tr>
<tr>
<td>4.759</td>
<td>0.044</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n163_s0/COUT</td>
</tr>
<tr>
<td>4.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/CIN</td>
</tr>
<tr>
<td>4.803</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C34[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n164_s0/COUT</td>
</tr>
<tr>
<td>4.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/CIN</td>
</tr>
<tr>
<td>4.847</td>
<td>0.044</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C34[2][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/n165_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>1.109</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n648_s0/I2</td>
</tr>
<tr>
<td>6.534</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/n648_s0/F</td>
</tr>
<tr>
<td>6.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/data_out_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/data_out_en_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/data_out_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.214, 51.597%; route: 2.725, 43.748%; tC2Q: 0.290, 4.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/I0</td>
</tr>
<tr>
<td>13.635</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/F</td>
</tr>
<tr>
<td>14.147</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n317_s4/I3</td>
</tr>
<tr>
<td>14.833</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n317_s4/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_1_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.059, 41.702%; route: 8.180, 56.302%; tC2Q: 0.290, 1.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/I0</td>
</tr>
<tr>
<td>13.635</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/F</td>
</tr>
<tr>
<td>14.147</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n312_s3/I3</td>
</tr>
<tr>
<td>14.833</td>
<td>0.686</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n312_s3/F</td>
</tr>
<tr>
<td>14.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.059, 41.702%; route: 8.180, 56.302%; tC2Q: 0.290, 1.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.171</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/I0</td>
</tr>
<tr>
<td>13.635</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R27C20[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n318_s6/F</td>
</tr>
<tr>
<td>14.354</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n311_s4/I2</td>
</tr>
<tr>
<td>14.818</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/n311_s4/F</td>
</tr>
<tr>
<td>14.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_7_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.836, 40.212%; route: 8.388, 57.790%; tC2Q: 0.290, 1.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>IOT44[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/PCLK</td>
</tr>
<tr>
<td>1.098</td>
<td>0.794</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>IOT44[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dn_ref_ides8/Q6</td>
</tr>
<tr>
<td>1.594</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/I1</td>
</tr>
<tr>
<td>2.288</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C44[0][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s6/F</td>
</tr>
<tr>
<td>3.274</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/I3</td>
</tr>
<tr>
<td>3.840</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C30[2][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s2/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s7/I2</td>
</tr>
<tr>
<td>5.731</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C25[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/n562_s7/F</td>
</tr>
<tr>
<td>6.398</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.826, 29.971%; route: 3.473, 57.003%; tC2Q: 0.794, 13.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s5/I2</td>
</tr>
<tr>
<td>13.664</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s5/F</td>
</tr>
<tr>
<td>13.884</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s3/I1</td>
</tr>
<tr>
<td>14.462</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s3/F</td>
</tr>
<tr>
<td>14.704</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 42.111%; route: 8.046, 55.875%; tC2Q: 0.290, 2.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s5/I2</td>
</tr>
<tr>
<td>13.664</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s5/F</td>
</tr>
<tr>
<td>13.884</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s3/I1</td>
</tr>
<tr>
<td>14.462</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s3/F</td>
</tr>
<tr>
<td>14.704</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_3_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 42.111%; route: 8.046, 55.875%; tC2Q: 0.290, 2.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.304</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/CLK</td>
</tr>
<tr>
<td>0.594</td>
<td>0.290</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/usb_control_inst/s_testmode_3_s0/Q</td>
</tr>
<tr>
<td>1.645</td>
<td>1.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/I1</td>
</tr>
<tr>
<td>2.222</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R29C18[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s4/F</td>
</tr>
<tr>
<td>2.226</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/I3</td>
</tr>
<tr>
<td>2.872</td>
<td>0.646</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C18[2][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_0_s1/F</td>
</tr>
<tr>
<td>3.705</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[2][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/I2</td>
</tr>
<tr>
<td>4.351</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C17[2][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_dataout_o_d_7_s3/F</td>
</tr>
<tr>
<td>4.929</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C16[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/I0</td>
</tr>
<tr>
<td>5.495</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C16[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_txvalid_o_d_s3/F</td>
</tr>
<tr>
<td>5.731</td>
<td>0.236</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/I1</td>
</tr>
<tr>
<td>6.425</td>
<td>0.694</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R29C17[0][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/utmi_opmode_o_d_1_s/F</td>
</tr>
<tr>
<td>8.332</td>
<td>1.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/I1</td>
</tr>
<tr>
<td>8.899</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C32[3][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/fifo_wr_data_7_s1/F</td>
</tr>
<tr>
<td>9.454</td>
<td>0.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s0/I2</td>
</tr>
<tr>
<td>10.100</td>
<td>0.646</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s0/F</td>
</tr>
<tr>
<td>11.638</td>
<td>1.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][B]</td>
<td>u_USB_SoftPHY_Top/utmi_txready_o_d_s/I0</td>
</tr>
<tr>
<td>12.204</td>
<td>0.566</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R25C14[1][B]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/utmi_txready_o_d_s/F</td>
</tr>
<tr>
<td>13.087</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[3][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s5/I2</td>
</tr>
<tr>
<td>13.664</td>
<td>0.577</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C19[3][A]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s5/F</td>
</tr>
<tr>
<td>13.884</td>
<td>0.220</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[3][B]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s3/I1</td>
</tr>
<tr>
<td>14.462</td>
<td>0.577</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R27C18[3][B]</td>
<td style=" background: #97FFFF;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_6_s3/F</td>
</tr>
<tr>
<td>14.704</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>16.666</td>
<td>16.666</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>16.666</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>16.970</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_4_s1/CLK</td>
</tr>
<tr>
<td>16.926</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C19[1][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/test_packet_inst/test_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>16.666</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.064, 42.111%; route: 8.046, 55.875%; tC2Q: 0.290, 2.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_2_s1/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/E4_2_s1/Q</td>
</tr>
<tr>
<td>0.646</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_0_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/DVE_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.164, 39.314%; tC2Q: 0.252, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0/Q</td>
</tr>
<tr>
<td>0.796</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.313, 55.351%; tC2Q: 0.252, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_fifo/fifo_sc_inst/wbin_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C27[0][A]</td>
<td>rx_fifo/fifo_sc_inst/wbin_2_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C27[0][A]</td>
<td style=" font-weight:bold;">rx_fifo/fifo_sc_inst/wbin_2_s0/Q</td>
</tr>
<tr>
<td>0.797</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">rx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.315, 55.471%; tC2Q: 0.252, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_fifo/fifo_sc_inst/wbin_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C17[1][B]</td>
<td>tx_fifo/fifo_sc_inst/wbin_8_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C17[1][B]</td>
<td style=" font-weight:bold;">tx_fifo/fifo_sc_inst/wbin_8_s0/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">tx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 56.429%; tC2Q: 0.252, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx_fifo/fifo_sc_inst/wbin_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C17[0][A]</td>
<td>tx_fifo/fifo_sc_inst/wbin_4_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R43C17[0][A]</td>
<td style=" font-weight:bold;">tx_fifo/fifo_sc_inst/wbin_4_s0/Q</td>
</tr>
<tr>
<td>0.811</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">tx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>tx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.544%; tC2Q: 0.252, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/Q</td>
</tr>
<tr>
<td>0.813</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 56.658%; tC2Q: 0.252, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/Q</td>
</tr>
<tr>
<td>0.813</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADB[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 56.658%; tC2Q: 0.252, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C33[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_0_s0/Q</td>
</tr>
<tr>
<td>0.813</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.330, 56.658%; tC2Q: 0.252, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.wbin_3_s0/Q</td>
</tr>
<tr>
<td>0.826</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.344, 57.645%; tC2Q: 0.252, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_fifo/fifo_sc_inst/wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[1][A]</td>
<td>rx_fifo/fifo_sc_inst/wbin_5_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C26[1][A]</td>
<td style=" font-weight:bold;">rx_fifo/fifo_sc_inst/wbin_5_s0/Q</td>
</tr>
<tr>
<td>0.826</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">rx_fifo/fifo_sc_inst/mem_mem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.378</td>
<td>0.148</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>rx_fifo/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.344, 57.645%; tC2Q: 0.252, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0/Q</td>
</tr>
<tr>
<td>0.812</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/PCLK</td>
</tr>
<tr>
<td>0.349</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.595%; tC2Q: 0.252, 43.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0/Q</td>
</tr>
<tr>
<td>0.812</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/PCLK</td>
</tr>
<tr>
<td>0.349</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.595%; tC2Q: 0.252, 43.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0/Q</td>
</tr>
<tr>
<td>0.812</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/PCLK</td>
</tr>
<tr>
<td>0.349</td>
<td>0.119</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.595%; tC2Q: 0.252, 43.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_2_s0/Q</td>
</tr>
<tr>
<td>0.812</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/PCLK</td>
</tr>
<tr>
<td>0.334</td>
<td>0.104</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.595%; tC2Q: 0.252, 43.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_1_s0/Q</td>
</tr>
<tr>
<td>0.812</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/PCLK</td>
</tr>
<tr>
<td>0.334</td>
<td>0.104</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.595%; tC2Q: 0.252, 43.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/tx_data_0_s0/Q</td>
</tr>
<tr>
<td>0.812</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd/PCLK</td>
</tr>
<tr>
<td>0.334</td>
<td>0.104</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT34[A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/oser8txd</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.329, 56.595%; tC2Q: 0.252, 43.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_3_7_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 52.533%; tC2Q: 0.252, 47.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_0_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 52.533%; tC2Q: 0.252, 47.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_1_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 52.533%; tC2Q: 0.252, 47.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_2_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C33[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 52.533%; tC2Q: 0.252, 47.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_3_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 52.533%; tC2Q: 0.252, 47.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R18C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_skip_byte_s0/Q</td>
</tr>
<tr>
<td>0.762</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_4_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/q_data_hold_2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 52.533%; tC2Q: 0.252, 47.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/Q</td>
</tr>
<tr>
<td>0.486</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/n289_s3/I0</td>
</tr>
<tr>
<td>0.776</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/n289_s3/F</td>
</tr>
<tr>
<td>0.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C18[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/Q</td>
</tr>
<tr>
<td>0.486</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/n49_s2/I0</td>
</tr>
<tr>
<td>0.776</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/n49_s2/F</td>
</tr>
<tr>
<td>0.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/Q</td>
</tr>
<tr>
<td>0.486</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/n27_s2/I0</td>
</tr>
<tr>
<td>0.776</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/n27_s2/F</td>
</tr>
<tr>
<td>0.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 53.157%; route: 0.003, 0.560%; tC2Q: 0.252, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.666</td>
<td>1.882</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[9]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>8.090</td>
<td>-0.548</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[9]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.882, 86.647%; tC2Q: 0.290, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.685</td>
<td>1.901</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.901, 86.767%; tC2Q: 0.290, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/Small.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C29[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>4.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>4.784</td>
<td>0.290</td>
<td>tC2Q</td>
<td>FF</td>
<td>46</td>
<td>R21C32[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_tx_phy/u_fifo_8to4/fifo_8to4_sub_inst/reset_r_1_s1/Q</td>
</tr>
<tr>
<td>6.675</td>
<td>1.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>8.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.637</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>8.593</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.166</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.892, 86.707%; tC2Q: 0.290, 13.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.304, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dru_rstn_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dru_rstn_s4/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/dru_rstn_s4/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>422</td>
<td>TOPSIDE[0]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C26[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/DRU_500M_Top/u_dru_500m_logic/dru_locked_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.327, 56.429%; tC2Q: 0.252, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_0_s3/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C10[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/adjust_delayed_q_1_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_q_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dn_q_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dn_q_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dn_q_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dn_q_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dp_q_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dp_q_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dp_q_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C18[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_dp_q_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rxd_ms_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dn_q_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dn_q_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dn_q_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dn_q_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dp_q_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dp_q_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dp_q_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/out_dp_q_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_0_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C10[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_1_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C10[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_2_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_3_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/state_q_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/ones_count_q_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/ones_count_q_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/ones_count_q_0_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C13[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/ones_count_q_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_en_q_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_en_q_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_en_q_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/rx_en_q_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/send_eop_q_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/send_eop_q_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/send_eop_q_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C12[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/send_eop_q_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_0_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C13[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_1_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C13[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_2_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[2][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_3_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[2][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_4_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_5_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_6_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C14[0][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_7_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/data_q_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/bit_count_q_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PHY_CLKOUT:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[2][A]</td>
<td>u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/CLK</td>
</tr>
<tr>
<td>0.483</td>
<td>0.252</td>
<td>tC2Q</td>
<td>RR</td>
<td>403</td>
<td>R39C16[2][A]</td>
<td style=" font-weight:bold;">u_usb_device_controller_top/u_usb_device_controller/u_usb_init/s_reset_s0/Q</td>
</tr>
<tr>
<td>1.754</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td style=" font-weight:bold;">u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/bit_count_q_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PHY_CLKOUT</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>753</td>
<td>PLL_L[1]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.230</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/bit_count_q_0_s1/CLK</td>
</tr>
<tr>
<td>0.244</td>
<td>0.014</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C11[1][A]</td>
<td>u_USB_SoftPHY_Top/u_usb_fs_phy/u_usb_phy_rt/bit_count_q_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.271, 83.430%; tC2Q: 0.252, 16.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.230, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/rx_data_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_wr_data_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_2_G[3]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_2_G[3]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_2_G[3]_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_10_G[3]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_10_G[3]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_10_G[3]_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_14_G[3]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_14_G[3]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_14_G[3]_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_16_G[3]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_16_G[3]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_16_G[3]_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[3]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[3]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[3]_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[7]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[7]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_17_G[7]_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[1]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[1]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[1]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.820</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.070</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[2]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>4.494</td>
<td>0.327</td>
<td>tNET</td>
<td>FF</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[2]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sclk</td>
</tr>
<tr>
<td>8.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>8.563</td>
<td>0.230</td>
<td>tNET</td>
<td>RR</td>
<td>u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/i_rx_phy/u_cdr_serdes_x8_dx/fifo_rx/fifo_4to8_sub_inst/Equal.mem_Equal.mem_RAMREG_18_G[2]_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>753</td>
<td>PHY_CLKOUT</td>
<td>1.187</td>
<td>0.327</td>
</tr>
<tr>
<td>422</td>
<td>sclk</td>
<td>0.548</td>
<td>0.327</td>
</tr>
<tr>
<td>403</td>
<td>PHY_RESET</td>
<td>5.757</td>
<td>2.620</td>
</tr>
<tr>
<td>131</td>
<td>rbin_num[4]</td>
<td>2.686</td>
<td>1.874</td>
</tr>
<tr>
<td>78</td>
<td>n2219_3</td>
<td>11.553</td>
<td>1.903</td>
</tr>
<tr>
<td>68</td>
<td>rbin_num[3]</td>
<td>2.293</td>
<td>2.484</td>
</tr>
<tr>
<td>63</td>
<td>n384_10</td>
<td>11.990</td>
<td>1.894</td>
</tr>
<tr>
<td>60</td>
<td>C_CLRIN_1_9</td>
<td>4.710</td>
<td>2.048</td>
</tr>
<tr>
<td>53</td>
<td>q_offset[1]</td>
<td>1.815</td>
<td>2.278</td>
</tr>
<tr>
<td>46</td>
<td>reset_r_0[1]</td>
<td>1.424</td>
<td>1.901</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C13</td>
<td>65.28%</td>
</tr>
<tr>
<td>R17C15</td>
<td>63.89%</td>
</tr>
<tr>
<td>R14C12</td>
<td>63.89%</td>
</tr>
<tr>
<td>R16C16</td>
<td>62.50%</td>
</tr>
<tr>
<td>R17C16</td>
<td>62.50%</td>
</tr>
<tr>
<td>R15C13</td>
<td>61.11%</td>
</tr>
<tr>
<td>R14C15</td>
<td>61.11%</td>
</tr>
<tr>
<td>R34C30</td>
<td>61.11%</td>
</tr>
<tr>
<td>R35C13</td>
<td>59.72%</td>
</tr>
<tr>
<td>R17C17</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkout -period 2.083 -waveform {0 1.042} [get_nets {fclk_480M}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sclk -period 8.333 -waveform {0 4.167} [get_nets {u_USB_SoftPHY_Top/u_usb2_0_softphy/u_usb_phy_hs/sclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clkin -period 83.333 -waveform {0 41.666} [get_ports {CLK_IN}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name PHY_CLKOUT -period 16.666 -waveform {0 8.197} [get_nets {PHY_CLKOUT}] -add</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {PHY_CLKOUT}] -group [get_clocks {sclk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
