<platform><name>Max10 Development Kit Baseline Pinout</name><category>Design Example</category><version>1.0</version><acds_version>18.0.0</acds_version><board>MAX 10 FPGA Development Kit</board><family>MAX 10</family><device>10M50DA</device><part>10M50DAF256C7G</part><vendor>Intel</vendor><description>This design contains device pinout only and can be used as a starting point for designing with your MAX10 FPGA Development Kit. You can change the pin names as needed in the Verilog HDL code and the .qsf files (or with the Assignment Editor). Pin locations are locked down on the board.
Read through the readme file to convert the Rev C baseline to Rev B baseline.</description><documentation><title>Max 10 Support Documentation</title><url>http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&amp;CategoryNo=218&amp;No=998&amp;PartNo=3</url></documentation></platform>