Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_my_2toN_8Bit_MUX_behav xil_defaultlib.tb_my_2toN_8Bit_MUX -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'a' [C:/Users/Daniel/OneDrive - University of Massachusetts Dartmouth/Desktop/ECE 368 - Field Programmable Gate Arrays/2toN_8Bit_MUX/2toN_8Bit_MUX.srcs/sim_1/new/tb_my_2toN_8Bit_MUX.vhd:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture my_mux of entity xil_defaultlib.my_2toN_8Bit_MUX [my_2ton_8bit_mux_default]
Compiling architecture my_arch of entity xil_defaultlib.tb_my_2ton_8bit_mux
Built simulation snapshot tb_my_2toN_8Bit_MUX_behav
