module tb_comparator_4bit();
    reg [3:0] a, b;
    wire eq, gt, lt;

    comparator_4bit uut (.a(a), .b(b), .eq(eq), .gt(gt), .lt(lt));
    initial begin
      $dumpfile("tb_comparator_4bit.vcd");
      $dumpvars();
        a=4'd3; b=4'd3; #10;
        a=4'd5; b=4'd2; #10;
        a=4'd1; b=4'd4; #10;
        $finish;
    end
endmodule

