
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000715c  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY
  4 .relocate     0000000c  20000000  0000b15c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00001170  2000000c  0000b168  0001000c  2**2
                  ALLOC
  6 .stack        00002004  2000117c  0000c2d8  0001000c  2**0
                  ALLOC
  7 .debug_info   00042080  00000000  00000000  0001008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000063d5  00000000  00000000  0005210d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000bdca  00000000  00000000  000584e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a90  00000000  00000000  000642ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ea8  00000000  00000000  00064d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00027c63  00000000  00000000  00065be4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001df8c  00000000  00000000  0008d847  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a60ff  00000000  00000000  000ab7d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001a18  00000000  00000000  001518d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	20003180 	.word	0x20003180
    4004:	0000a51d 	.word	0x0000a51d
    4008:	0000a519 	.word	0x0000a519
    400c:	0000a519 	.word	0x0000a519
	...
    402c:	0000a519 	.word	0x0000a519
	...
    4038:	0000a519 	.word	0x0000a519
    403c:	0000a519 	.word	0x0000a519
    4040:	0000a519 	.word	0x0000a519
    4044:	000044ed 	.word	0x000044ed
    4048:	0000a519 	.word	0x0000a519
    404c:	00008fd5 	.word	0x00008fd5
    4050:	0000a519 	.word	0x0000a519
    4054:	0000a519 	.word	0x0000a519
    4058:	0000a519 	.word	0x0000a519
    405c:	0000a519 	.word	0x0000a519
    4060:	0000a519 	.word	0x0000a519
    4064:	00009709 	.word	0x00009709
    4068:	00009719 	.word	0x00009719
    406c:	00009729 	.word	0x00009729
    4070:	00009739 	.word	0x00009739
    4074:	00009749 	.word	0x00009749
    4078:	00009759 	.word	0x00009759
    407c:	000051a1 	.word	0x000051a1
    4080:	0000a519 	.word	0x0000a519
    4084:	0000a519 	.word	0x0000a519
    4088:	0000a519 	.word	0x0000a519
    408c:	0000a519 	.word	0x0000a519
    4090:	000041a9 	.word	0x000041a9
    4094:	000041b9 	.word	0x000041b9
    4098:	000041c9 	.word	0x000041c9
    409c:	000041d9 	.word	0x000041d9
    40a0:	000041e9 	.word	0x000041e9
    40a4:	0000a519 	.word	0x0000a519
    40a8:	0000a519 	.word	0x0000a519
    40ac:	0000a519 	.word	0x0000a519
    40b0:	0000a519 	.word	0x0000a519
    40b4:	0000a519 	.word	0x0000a519
    40b8:	0000a519 	.word	0x0000a519

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	2000000c 	.word	0x2000000c
    40dc:	00000000 	.word	0x00000000
    40e0:	0000b15c 	.word	0x0000b15c

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000010 	.word	0x20000010
    4110:	0000b15c 	.word	0x0000b15c
    4114:	0000b15c 	.word	0x0000b15c
    4118:	00000000 	.word	0x00000000

0000411c <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    411c:	1c93      	adds	r3, r2, #2
    411e:	009b      	lsls	r3, r3, #2
    4120:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    4122:	2a02      	cmp	r2, #2
    4124:	d104      	bne.n	4130 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    4126:	7e02      	ldrb	r2, [r0, #24]
    4128:	2310      	movs	r3, #16
    412a:	4313      	orrs	r3, r2
    412c:	7603      	strb	r3, [r0, #24]
    412e:	e00b      	b.n	4148 <tc_register_callback+0x2c>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    4130:	2a03      	cmp	r2, #3
    4132:	d104      	bne.n	413e <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    4134:	7e02      	ldrb	r2, [r0, #24]
    4136:	2320      	movs	r3, #32
    4138:	4313      	orrs	r3, r2
    413a:	7603      	strb	r3, [r0, #24]
    413c:	e004      	b.n	4148 <tc_register_callback+0x2c>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    413e:	2301      	movs	r3, #1
    4140:	4093      	lsls	r3, r2
    4142:	7e02      	ldrb	r2, [r0, #24]
    4144:	4313      	orrs	r3, r2
    4146:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    4148:	2000      	movs	r0, #0
    414a:	4770      	bx	lr

0000414c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    414c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    414e:	0080      	lsls	r0, r0, #2
    4150:	4b14      	ldr	r3, [pc, #80]	; (41a4 <_tc_interrupt_handler+0x58>)
    4152:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4154:	682b      	ldr	r3, [r5, #0]
    4156:	7a9c      	ldrb	r4, [r3, #10]
    4158:	7e2b      	ldrb	r3, [r5, #24]
    415a:	401c      	ands	r4, r3
    415c:	7e6b      	ldrb	r3, [r5, #25]
    415e:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4160:	07e3      	lsls	r3, r4, #31
    4162:	d505      	bpl.n	4170 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4164:	0028      	movs	r0, r5
    4166:	68ab      	ldr	r3, [r5, #8]
    4168:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    416a:	2301      	movs	r3, #1
    416c:	682a      	ldr	r2, [r5, #0]
    416e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4170:	07a3      	lsls	r3, r4, #30
    4172:	d505      	bpl.n	4180 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    4174:	0028      	movs	r0, r5
    4176:	68eb      	ldr	r3, [r5, #12]
    4178:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    417a:	2302      	movs	r3, #2
    417c:	682a      	ldr	r2, [r5, #0]
    417e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4180:	06e3      	lsls	r3, r4, #27
    4182:	d505      	bpl.n	4190 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4184:	0028      	movs	r0, r5
    4186:	692b      	ldr	r3, [r5, #16]
    4188:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    418a:	2310      	movs	r3, #16
    418c:	682a      	ldr	r2, [r5, #0]
    418e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4190:	06a3      	lsls	r3, r4, #26
    4192:	d505      	bpl.n	41a0 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4194:	0028      	movs	r0, r5
    4196:	696b      	ldr	r3, [r5, #20]
    4198:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    419a:	682b      	ldr	r3, [r5, #0]
    419c:	2220      	movs	r2, #32
    419e:	729a      	strb	r2, [r3, #10]
	}
}
    41a0:	bd70      	pop	{r4, r5, r6, pc}
    41a2:	46c0      	nop			; (mov r8, r8)
    41a4:	20000d1c 	.word	0x20000d1c

000041a8 <TC0_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    41a8:	b510      	push	{r4, lr}
    41aa:	2000      	movs	r0, #0
    41ac:	4b01      	ldr	r3, [pc, #4]	; (41b4 <TC0_Handler+0xc>)
    41ae:	4798      	blx	r3
    41b0:	bd10      	pop	{r4, pc}
    41b2:	46c0      	nop			; (mov r8, r8)
    41b4:	0000414d 	.word	0x0000414d

000041b8 <TC1_Handler>:
    41b8:	b510      	push	{r4, lr}
    41ba:	2001      	movs	r0, #1
    41bc:	4b01      	ldr	r3, [pc, #4]	; (41c4 <TC1_Handler+0xc>)
    41be:	4798      	blx	r3
    41c0:	bd10      	pop	{r4, pc}
    41c2:	46c0      	nop			; (mov r8, r8)
    41c4:	0000414d 	.word	0x0000414d

000041c8 <TC2_Handler>:
    41c8:	b510      	push	{r4, lr}
    41ca:	2002      	movs	r0, #2
    41cc:	4b01      	ldr	r3, [pc, #4]	; (41d4 <TC2_Handler+0xc>)
    41ce:	4798      	blx	r3
    41d0:	bd10      	pop	{r4, pc}
    41d2:	46c0      	nop			; (mov r8, r8)
    41d4:	0000414d 	.word	0x0000414d

000041d8 <TC3_Handler>:
    41d8:	b510      	push	{r4, lr}
    41da:	2003      	movs	r0, #3
    41dc:	4b01      	ldr	r3, [pc, #4]	; (41e4 <TC3_Handler+0xc>)
    41de:	4798      	blx	r3
    41e0:	bd10      	pop	{r4, pc}
    41e2:	46c0      	nop			; (mov r8, r8)
    41e4:	0000414d 	.word	0x0000414d

000041e8 <TC4_Handler>:
    41e8:	b510      	push	{r4, lr}
    41ea:	2004      	movs	r0, #4
    41ec:	4b01      	ldr	r3, [pc, #4]	; (41f4 <TC4_Handler+0xc>)
    41ee:	4798      	blx	r3
    41f0:	bd10      	pop	{r4, pc}
    41f2:	46c0      	nop			; (mov r8, r8)
    41f4:	0000414d 	.word	0x0000414d

000041f8 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    41f8:	b530      	push	{r4, r5, lr}
    41fa:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    41fc:	a901      	add	r1, sp, #4
    41fe:	4b0c      	ldr	r3, [pc, #48]	; (4230 <_tc_get_inst_index+0x38>)
    4200:	000a      	movs	r2, r1
    4202:	cb32      	ldmia	r3!, {r1, r4, r5}
    4204:	c232      	stmia	r2!, {r1, r4, r5}
    4206:	cb12      	ldmia	r3!, {r1, r4}
    4208:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    420a:	9b01      	ldr	r3, [sp, #4]
    420c:	4298      	cmp	r0, r3
    420e:	d006      	beq.n	421e <_tc_get_inst_index+0x26>
    4210:	2301      	movs	r3, #1
    4212:	009a      	lsls	r2, r3, #2
    4214:	a901      	add	r1, sp, #4
    4216:	5852      	ldr	r2, [r2, r1]
    4218:	4282      	cmp	r2, r0
    421a:	d103      	bne.n	4224 <_tc_get_inst_index+0x2c>
    421c:	e000      	b.n	4220 <_tc_get_inst_index+0x28>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    421e:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
			return i;
    4220:	b2d8      	uxtb	r0, r3
    4222:	e003      	b.n	422c <_tc_get_inst_index+0x34>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4224:	3301      	adds	r3, #1
    4226:	2b05      	cmp	r3, #5
    4228:	d1f3      	bne.n	4212 <_tc_get_inst_index+0x1a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    422a:	2000      	movs	r0, #0
}
    422c:	b007      	add	sp, #28
    422e:	bd30      	pop	{r4, r5, pc}
    4230:	0000aaa0 	.word	0x0000aaa0

00004234 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    4234:	b5f0      	push	{r4, r5, r6, r7, lr}
    4236:	4647      	mov	r7, r8
    4238:	b480      	push	{r7}
    423a:	b08e      	sub	sp, #56	; 0x38
    423c:	0005      	movs	r5, r0
    423e:	000e      	movs	r6, r1
    4240:	0017      	movs	r7, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    4242:	0008      	movs	r0, r1
    4244:	4ba1      	ldr	r3, [pc, #644]	; (44cc <tc_init+0x298>)
    4246:	4798      	blx	r3
    4248:	4680      	mov	r8, r0

#if (SAMC20) || (SAMC21)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    424a:	4ca1      	ldr	r4, [pc, #644]	; (44d0 <tc_init+0x29c>)
    424c:	0021      	movs	r1, r4
    424e:	3114      	adds	r1, #20
    4250:	2205      	movs	r2, #5
    4252:	a80c      	add	r0, sp, #48	; 0x30
    4254:	4b9f      	ldr	r3, [pc, #636]	; (44d4 <tc_init+0x2a0>)
    4256:	4798      	blx	r3
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    4258:	a902      	add	r1, sp, #8
    425a:	0023      	movs	r3, r4
    425c:	331c      	adds	r3, #28
    425e:	000a      	movs	r2, r1
    4260:	cb13      	ldmia	r3!, {r0, r1, r4}
    4262:	c213      	stmia	r2!, {r0, r1, r4}
    4264:	cb13      	ldmia	r3!, {r0, r1, r4}
    4266:	c213      	stmia	r2!, {r0, r1, r4}
    4268:	cb13      	ldmia	r3!, {r0, r1, r4}
    426a:	c213      	stmia	r2!, {r0, r1, r4}
    426c:	681b      	ldr	r3, [r3, #0]
    426e:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    4270:	2300      	movs	r3, #0
    4272:	60ab      	str	r3, [r5, #8]
    4274:	60eb      	str	r3, [r5, #12]
    4276:	612b      	str	r3, [r5, #16]
    4278:	616b      	str	r3, [r5, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    427a:	762b      	strb	r3, [r5, #24]
	module_inst->enable_callback_mask       = 0x00;
    427c:	766b      	strb	r3, [r5, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    427e:	4643      	mov	r3, r8
    4280:	009a      	lsls	r2, r3, #2
    4282:	4b95      	ldr	r3, [pc, #596]	; (44d8 <tc_init+0x2a4>)
    4284:	50d5      	str	r5, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    4286:	602e      	str	r6, [r5, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    4288:	2334      	movs	r3, #52	; 0x34
    428a:	5cfb      	ldrb	r3, [r7, r3]
    428c:	76ab      	strb	r3, [r5, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    428e:	78fb      	ldrb	r3, [r7, #3]
    4290:	2b08      	cmp	r3, #8
    4292:	d104      	bne.n	429e <tc_init+0x6a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4294:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    4296:	4642      	mov	r2, r8
    4298:	07d2      	lsls	r2, r2, #31
    429a:	d500      	bpl.n	429e <tc_init+0x6a>
    429c:	e111      	b.n	44c2 <tc_init+0x28e>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    429e:	712b      	strb	r3, [r5, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    42a0:	6833      	ldr	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    42a2:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    42a4:	07db      	lsls	r3, r3, #31
    42a6:	d500      	bpl.n	42aa <tc_init+0x76>
    42a8:	e10b      	b.n	44c2 <tc_init+0x28e>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    42aa:	7af3      	ldrb	r3, [r6, #11]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    42ac:	3017      	adds	r0, #23
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    42ae:	079b      	lsls	r3, r3, #30
    42b0:	d500      	bpl.n	42b4 <tc_init+0x80>
    42b2:	e106      	b.n	44c2 <tc_init+0x28e>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    42b4:	6833      	ldr	r3, [r6, #0]
    42b6:	079b      	lsls	r3, r3, #30
    42b8:	d500      	bpl.n	42bc <tc_init+0x88>
    42ba:	e102      	b.n	44c2 <tc_init+0x28e>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    42bc:	7c3b      	ldrb	r3, [r7, #16]
    42be:	2b00      	cmp	r3, #0
    42c0:	d00a      	beq.n	42d8 <tc_init+0xa4>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42c2:	a901      	add	r1, sp, #4
    42c4:	2301      	movs	r3, #1
    42c6:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    42c8:	2200      	movs	r2, #0
    42ca:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    42cc:	7e3a      	ldrb	r2, [r7, #24]
    42ce:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    42d0:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    42d2:	7d38      	ldrb	r0, [r7, #20]
    42d4:	4b81      	ldr	r3, [pc, #516]	; (44dc <tc_init+0x2a8>)
    42d6:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    42d8:	7f3b      	ldrb	r3, [r7, #28]
    42da:	2b00      	cmp	r3, #0
    42dc:	d00b      	beq.n	42f6 <tc_init+0xc2>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    42de:	a901      	add	r1, sp, #4
    42e0:	2301      	movs	r3, #1
    42e2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    42e4:	2200      	movs	r2, #0
    42e6:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    42e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    42ea:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    42ec:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    42ee:	6a3b      	ldr	r3, [r7, #32]
    42f0:	b2d8      	uxtb	r0, r3
    42f2:	4b7a      	ldr	r3, [pc, #488]	; (44dc <tc_init+0x2a8>)
    42f4:	4798      	blx	r3
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the MCLK */
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    42f6:	4643      	mov	r3, r8
    42f8:	0059      	lsls	r1, r3, #1
    42fa:	aa02      	add	r2, sp, #8
    42fc:	1c4b      	adds	r3, r1, #1
    42fe:	009b      	lsls	r3, r3, #2
    4300:	5898      	ldr	r0, [r3, r2]
    4302:	4643      	mov	r3, r8
    4304:	00db      	lsls	r3, r3, #3
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
    4306:	589a      	ldr	r2, [r3, r2]
    4308:	b2d3      	uxtb	r3, r2
    430a:	2b01      	cmp	r3, #1
    430c:	d009      	beq.n	4322 <tc_init+0xee>
    430e:	2b00      	cmp	r3, #0
    4310:	d002      	beq.n	4318 <tc_init+0xe4>
    4312:	2b02      	cmp	r3, #2
    4314:	d00a      	beq.n	432c <tc_init+0xf8>
    4316:	e00d      	b.n	4334 <tc_init+0x100>
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4318:	4a71      	ldr	r2, [pc, #452]	; (44e0 <tc_init+0x2ac>)
    431a:	6953      	ldr	r3, [r2, #20]
    431c:	4318      	orrs	r0, r3
    431e:	6150      	str	r0, [r2, #20]
    4320:	e008      	b.n	4334 <tc_init+0x100>
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    4322:	4a6f      	ldr	r2, [pc, #444]	; (44e0 <tc_init+0x2ac>)
    4324:	6993      	ldr	r3, [r2, #24]
    4326:	4318      	orrs	r0, r3
    4328:	6190      	str	r0, [r2, #24]
    432a:	e003      	b.n	4334 <tc_init+0x100>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    432c:	4a6c      	ldr	r2, [pc, #432]	; (44e0 <tc_init+0x2ac>)
    432e:	69d3      	ldr	r3, [r2, #28]
    4330:	4318      	orrs	r0, r3
    4332:	61d0      	str	r0, [r2, #28]
			inst_mclk_apbmask[2*instance+1]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    4334:	78fb      	ldrb	r3, [r7, #3]
    4336:	2b08      	cmp	r3, #8
    4338:	d120      	bne.n	437c <tc_init+0x148>
    433a:	4643      	mov	r3, r8
    433c:	3301      	adds	r3, #1
    433e:	2b04      	cmp	r3, #4
    4340:	dc1c      	bgt.n	437c <tc_init+0x148>
	{
		/* Enable the user interface clock in the MCLK */
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    4342:	aa02      	add	r2, sp, #8
    4344:	1ccb      	adds	r3, r1, #3
    4346:	009b      	lsls	r3, r3, #2
    4348:	5898      	ldr	r0, [r3, r2]
    434a:	1c8b      	adds	r3, r1, #2
    434c:	009b      	lsls	r3, r3, #2
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
    434e:	589b      	ldr	r3, [r3, r2]
    4350:	b2da      	uxtb	r2, r3
    4352:	2a01      	cmp	r2, #1
    4354:	d009      	beq.n	436a <tc_init+0x136>
    4356:	2a00      	cmp	r2, #0
    4358:	d002      	beq.n	4360 <tc_init+0x12c>
    435a:	2a02      	cmp	r2, #2
    435c:	d00a      	beq.n	4374 <tc_init+0x140>
    435e:	e00d      	b.n	437c <tc_init+0x148>
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    4360:	4a5f      	ldr	r2, [pc, #380]	; (44e0 <tc_init+0x2ac>)
    4362:	6953      	ldr	r3, [r2, #20]
    4364:	4303      	orrs	r3, r0
    4366:	6153      	str	r3, [r2, #20]
    4368:	e008      	b.n	437c <tc_init+0x148>
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    436a:	4a5d      	ldr	r2, [pc, #372]	; (44e0 <tc_init+0x2ac>)
    436c:	6993      	ldr	r3, [r2, #24]
    436e:	4303      	orrs	r3, r0
    4370:	6193      	str	r3, [r2, #24]
    4372:	e003      	b.n	437c <tc_init+0x148>
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    4374:	4a5a      	ldr	r2, [pc, #360]	; (44e0 <tc_init+0x2ac>)
    4376:	69d3      	ldr	r3, [r2, #28]
    4378:	4303      	orrs	r3, r0
    437a:	61d3      	str	r3, [r2, #28]
	}


	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    437c:	783b      	ldrb	r3, [r7, #0]
    437e:	466a      	mov	r2, sp
    4380:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    4382:	ab0c      	add	r3, sp, #48	; 0x30
    4384:	4642      	mov	r2, r8
    4386:	5c9c      	ldrb	r4, [r3, r2]
    4388:	4669      	mov	r1, sp
    438a:	0020      	movs	r0, r4
    438c:	4b55      	ldr	r3, [pc, #340]	; (44e4 <tc_init+0x2b0>)
    438e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    4390:	0020      	movs	r0, r4
    4392:	4b55      	ldr	r3, [pc, #340]	; (44e8 <tc_init+0x2b4>)
    4394:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    4396:	78fa      	ldrb	r2, [r7, #3]
    4398:	79fb      	ldrb	r3, [r7, #7]
    439a:	4313      	orrs	r3, r2
    439c:	88ba      	ldrh	r2, [r7, #4]
    439e:	4313      	orrs	r3, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    43a0:	7a7a      	ldrb	r2, [r7, #9]
    43a2:	2a00      	cmp	r2, #0
    43a4:	d002      	beq.n	43ac <tc_init+0x178>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    43a6:	2280      	movs	r2, #128	; 0x80
    43a8:	0252      	lsls	r2, r2, #9
    43aa:	4313      	orrs	r3, r2
			(uint32_t)config->counter_size |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    43ac:	7aba      	ldrb	r2, [r7, #10]
    43ae:	2a00      	cmp	r2, #0
    43b0:	d002      	beq.n	43b8 <tc_init+0x184>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    43b2:	2280      	movs	r2, #128	; 0x80
    43b4:	0292      	lsls	r2, r2, #10
    43b6:	4313      	orrs	r3, r2
		}
	}

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_IO[i] == true) {
    43b8:	7afa      	ldrb	r2, [r7, #11]
    43ba:	2a00      	cmp	r2, #0
    43bc:	d002      	beq.n	43c4 <tc_init+0x190>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    43be:	2280      	movs	r2, #128	; 0x80
    43c0:	0352      	lsls	r2, r2, #13
    43c2:	4313      	orrs	r3, r2
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
		}
	}

	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_IO[i] == true) {
    43c4:	7b3a      	ldrb	r2, [r7, #12]
    43c6:	2a00      	cmp	r2, #0
    43c8:	d002      	beq.n	43d0 <tc_init+0x19c>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    43ca:	2280      	movs	r2, #128	; 0x80
    43cc:	0392      	lsls	r2, r2, #14
    43ce:	4313      	orrs	r3, r2
		}
	}

	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    43d0:	7879      	ldrb	r1, [r7, #1]
    43d2:	0189      	lsls	r1, r1, #6
    43d4:	78ba      	ldrb	r2, [r7, #2]
    43d6:	01d2      	lsls	r2, r2, #7
    43d8:	4311      	orrs	r1, r2
    43da:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    43dc:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    43de:	6913      	ldr	r3, [r2, #16]
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    43e0:	2b00      	cmp	r3, #0
    43e2:	d1fc      	bne.n	43de <tc_init+0x1aa>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    43e4:	6031      	str	r1, [r6, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    43e6:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    43e8:	6913      	ldr	r3, [r2, #16]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    43ea:	2b00      	cmp	r3, #0
    43ec:	d1fc      	bne.n	43e8 <tc_init+0x1b4>
		/* Wait for sync */
	}
	hw->COUNT8.WAVE.reg = config->wave_generation;
    43ee:	79bb      	ldrb	r3, [r7, #6]
    43f0:	7333      	strb	r3, [r6, #12]

	/* Set ctrlb register */
	if (config->oneshot) {
    43f2:	7b79      	ldrb	r1, [r7, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    43f4:	1e4b      	subs	r3, r1, #1
    43f6:	4199      	sbcs	r1, r3
    43f8:	0089      	lsls	r1, r1, #2
	}

	if (config->count_direction) {
    43fa:	7bbb      	ldrb	r3, [r7, #14]
    43fc:	2b00      	cmp	r3, #0
    43fe:	d001      	beq.n	4404 <tc_init+0x1d0>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    4400:	2301      	movs	r3, #1
    4402:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4404:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4406:	6913      	ldr	r3, [r2, #16]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    4408:	2b00      	cmp	r3, #0
    440a:	d1fc      	bne.n	4406 <tc_init+0x1d2>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    440c:	33ff      	adds	r3, #255	; 0xff
    440e:	7133      	strb	r3, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    4410:	2900      	cmp	r1, #0
    4412:	d004      	beq.n	441e <tc_init+0x1ea>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4414:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4416:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    4418:	2b00      	cmp	r3, #0
    441a:	d1fc      	bne.n	4416 <tc_init+0x1e2>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    441c:	7171      	strb	r1, [r6, #5]
	}

	/* Set drvvtrl register*/
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    441e:	7a3b      	ldrb	r3, [r7, #8]
    4420:	7373      	strb	r3, [r6, #13]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4422:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4424:	6913      	ldr	r3, [r2, #16]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    4426:	2b00      	cmp	r3, #0
    4428:	d1fc      	bne.n	4424 <tc_init+0x1f0>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    442a:	792b      	ldrb	r3, [r5, #4]
    442c:	2b04      	cmp	r3, #4
    442e:	d005      	beq.n	443c <tc_init+0x208>
    4430:	2b08      	cmp	r3, #8
    4432:	d033      	beq.n	449c <tc_init+0x268>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    4434:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    4436:	2b00      	cmp	r3, #0
    4438:	d143      	bne.n	44c2 <tc_init+0x28e>
    443a:	e01c      	b.n	4476 <tc_init+0x242>
    443c:	6913      	ldr	r3, [r2, #16]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    443e:	2b00      	cmp	r3, #0
    4440:	d1fc      	bne.n	443c <tc_init+0x208>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    4442:	3328      	adds	r3, #40	; 0x28
    4444:	5cfb      	ldrb	r3, [r7, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    4446:	7533      	strb	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4448:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    444a:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    444c:	2b00      	cmp	r3, #0
    444e:	d1fc      	bne.n	444a <tc_init+0x216>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    4450:	3329      	adds	r3, #41	; 0x29
    4452:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    4454:	76f3      	strb	r3, [r6, #27]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4456:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4458:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    445a:	2b00      	cmp	r3, #0
    445c:	d1fc      	bne.n	4458 <tc_init+0x224>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    445e:	332a      	adds	r3, #42	; 0x2a
    4460:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    4462:	7733      	strb	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4464:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4466:	6913      	ldr	r3, [r2, #16]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    4468:	2b00      	cmp	r3, #0
    446a:	d1fc      	bne.n	4466 <tc_init+0x232>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    446c:	332b      	adds	r3, #43	; 0x2b
    446e:	5cfb      	ldrb	r3, [r7, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    4470:	7773      	strb	r3, [r6, #29]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    4472:	2000      	movs	r0, #0
    4474:	e025      	b.n	44c2 <tc_init+0x28e>
    4476:	6913      	ldr	r3, [r2, #16]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    4478:	2b00      	cmp	r3, #0
    447a:	d1fc      	bne.n	4476 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    447c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
    447e:	82b3      	strh	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    4480:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    4482:	6913      	ldr	r3, [r2, #16]

			while (tc_is_syncing(module_inst)) {
    4484:	2b00      	cmp	r3, #0
    4486:	d1fc      	bne.n	4482 <tc_init+0x24e>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    4488:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    448a:	83b3      	strh	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    448c:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    448e:	6913      	ldr	r3, [r2, #16]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    4490:	2b00      	cmp	r3, #0
    4492:	d1fc      	bne.n	448e <tc_init+0x25a>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    4494:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    4496:	83f3      	strh	r3, [r6, #30]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    4498:	2000      	movs	r0, #0
    449a:	e012      	b.n	44c2 <tc_init+0x28e>
    449c:	6913      	ldr	r3, [r2, #16]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    449e:	2b00      	cmp	r3, #0
    44a0:	d1fc      	bne.n	449c <tc_init+0x268>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    44a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    44a4:	6173      	str	r3, [r6, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    44a6:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    44a8:	6913      	ldr	r3, [r2, #16]

			while (tc_is_syncing(module_inst)) {
    44aa:	2b00      	cmp	r3, #0
    44ac:	d1fc      	bne.n	44a8 <tc_init+0x274>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    44ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    44b0:	61f3      	str	r3, [r6, #28]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    44b2:	682a      	ldr	r2, [r5, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    44b4:	6913      	ldr	r3, [r2, #16]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    44b6:	2b00      	cmp	r3, #0
    44b8:	d1fc      	bne.n	44b4 <tc_init+0x280>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    44ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    44bc:	6233      	str	r3, [r6, #32]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    44be:	2000      	movs	r0, #0
    44c0:	e7ff      	b.n	44c2 <tc_init+0x28e>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    44c2:	b00e      	add	sp, #56	; 0x38
    44c4:	bc04      	pop	{r2}
    44c6:	4690      	mov	r8, r2
    44c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44ca:	46c0      	nop			; (mov r8, r8)
    44cc:	000041f9 	.word	0x000041f9
    44d0:	0000aaa0 	.word	0x0000aaa0
    44d4:	0000aa7d 	.word	0x0000aa7d
    44d8:	20000d1c 	.word	0x20000d1c
    44dc:	0000a4bd 	.word	0x0000a4bd
    44e0:	40000800 	.word	0x40000800
    44e4:	0000a3c1 	.word	0x0000a3c1
    44e8:	0000a351 	.word	0x0000a351

000044ec <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    44ec:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    44ee:	2201      	movs	r2, #1
    44f0:	4b03      	ldr	r3, [pc, #12]	; (4500 <WDT_Handler+0x14>)
    44f2:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    44f4:	4b03      	ldr	r3, [pc, #12]	; (4504 <WDT_Handler+0x18>)
    44f6:	681b      	ldr	r3, [r3, #0]
    44f8:	2b00      	cmp	r3, #0
    44fa:	d000      	beq.n	44fe <WDT_Handler+0x12>
		wdt_early_warning_callback();
    44fc:	4798      	blx	r3
	}
}
    44fe:	bd10      	pop	{r4, pc}
    4500:	40002000 	.word	0x40002000
    4504:	20000d30 	.word	0x20000d30

00004508 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    4508:	b510      	push	{r4, lr}
    450a:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    450c:	a90b      	add	r1, sp, #44	; 0x2c
    450e:	2301      	movs	r3, #1
    4510:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    4512:	2400      	movs	r4, #0
    4514:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    4516:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    4518:	2026      	movs	r0, #38	; 0x26
    451a:	4b13      	ldr	r3, [pc, #76]	; (4568 <Configure_Adc+0x60>)
    451c:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    451e:	2240      	movs	r2, #64	; 0x40
    4520:	4b12      	ldr	r3, [pc, #72]	; (456c <Configure_Adc+0x64>)
    4522:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4524:	4668      	mov	r0, sp
    4526:	4b12      	ldr	r3, [pc, #72]	; (4570 <Configure_Adc+0x68>)
    4528:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    452a:	2303      	movs	r3, #3
    452c:	466a      	mov	r2, sp
    452e:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    4530:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    4532:	2307      	movs	r3, #7
    4534:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4536:	4c0f      	ldr	r4, [pc, #60]	; (4574 <Configure_Adc+0x6c>)
    4538:	490f      	ldr	r1, [pc, #60]	; (4578 <Configure_Adc+0x70>)
    453a:	0020      	movs	r0, r4
    453c:	4b0f      	ldr	r3, [pc, #60]	; (457c <Configure_Adc+0x74>)
    453e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4540:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    4542:	8c13      	ldrh	r3, [r2, #32]
    4544:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4546:	2b00      	cmp	r3, #0
    4548:	d1fb      	bne.n	4542 <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    454a:	3307      	adds	r3, #7
    454c:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    454e:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    4550:	7811      	ldrb	r1, [r2, #0]
    4552:	3b05      	subs	r3, #5
    4554:	430b      	orrs	r3, r1
    4556:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4558:	4b06      	ldr	r3, [pc, #24]	; (4574 <Configure_Adc+0x6c>)
    455a:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    455c:	8c13      	ldrh	r3, [r2, #32]
    455e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4560:	2b00      	cmp	r3, #0
    4562:	d1fb      	bne.n	455c <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4564:	b00c      	add	sp, #48	; 0x30
    4566:	bd10      	pop	{r4, pc}
    4568:	000094a9 	.word	0x000094a9
    456c:	41000080 	.word	0x41000080
    4570:	0000862d 	.word	0x0000862d
    4574:	20000d34 	.word	0x20000d34
    4578:	42004400 	.word	0x42004400
    457c:	00008671 	.word	0x00008671

00004580 <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    4580:	4b09      	ldr	r3, [pc, #36]	; (45a8 <vAPI_IndexNtcTemp+0x28>)
    4582:	4298      	cmp	r0, r3
    4584:	d80b      	bhi.n	459e <vAPI_IndexNtcTemp+0x1e>
    4586:	4a09      	ldr	r2, [pc, #36]	; (45ac <vAPI_IndexNtcTemp+0x2c>)
    4588:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    458a:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    458c:	8811      	ldrh	r1, [r2, #0]
    458e:	4281      	cmp	r1, r0
    4590:	d906      	bls.n	45a0 <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    4592:	3301      	adds	r3, #1
    4594:	b2db      	uxtb	r3, r3
    4596:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    4598:	2b8d      	cmp	r3, #141	; 0x8d
    459a:	d1f7      	bne.n	458c <vAPI_IndexNtcTemp+0xc>
    459c:	e000      	b.n	45a0 <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    459e:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    45a0:	4a03      	ldr	r2, [pc, #12]	; (45b0 <vAPI_IndexNtcTemp+0x30>)
    45a2:	56d0      	ldrsb	r0, [r2, r3]
}
    45a4:	4770      	bx	lr
    45a6:	46c0      	nop			; (mov r8, r8)
    45a8:	00003b98 	.word	0x00003b98
    45ac:	0000aae4 	.word	0x0000aae4
    45b0:	0000ac00 	.word	0x0000ac00

000045b4 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    45b4:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    45b6:	4c25      	ldr	r4, [pc, #148]	; (464c <vAPI_ADC_Read_Data_bal_1+0x98>)
    45b8:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45ba:	5ce0      	ldrb	r0, [r4, r3]
    45bc:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    45be:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45c0:	5ce3      	ldrb	r3, [r4, r3]
    45c2:	1818      	adds	r0, r3, r0
    45c4:	b280      	uxth	r0, r0
    45c6:	4d22      	ldr	r5, [pc, #136]	; (4650 <vAPI_ADC_Read_Data_bal_1+0x9c>)
    45c8:	47a8      	blx	r5
    45ca:	4b22      	ldr	r3, [pc, #136]	; (4654 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    45cc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    45ce:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d0:	5ce0      	ldrb	r0, [r4, r3]
    45d2:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    45d4:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d6:	5ce3      	ldrb	r3, [r4, r3]
    45d8:	1818      	adds	r0, r3, r0
    45da:	b280      	uxth	r0, r0
    45dc:	47a8      	blx	r5
    45de:	4b1e      	ldr	r3, [pc, #120]	; (4658 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    45e0:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    45e2:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45e4:	5ce0      	ldrb	r0, [r4, r3]
    45e6:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    45e8:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45ea:	5ce3      	ldrb	r3, [r4, r3]
    45ec:	1818      	adds	r0, r3, r0
    45ee:	b280      	uxth	r0, r0
    45f0:	47a8      	blx	r5
    45f2:	4b1a      	ldr	r3, [pc, #104]	; (465c <vAPI_ADC_Read_Data_bal_1+0xa8>)
    45f4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    45f6:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    45f8:	5ce0      	ldrb	r0, [r4, r3]
    45fa:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    45fc:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    45fe:	5ce3      	ldrb	r3, [r4, r3]
    4600:	1818      	adds	r0, r3, r0
    4602:	b280      	uxth	r0, r0
    4604:	47a8      	blx	r5
    4606:	4b16      	ldr	r3, [pc, #88]	; (4660 <vAPI_ADC_Read_Data_bal_1+0xac>)
    4608:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    460a:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    460c:	5ce0      	ldrb	r0, [r4, r3]
    460e:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4610:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4612:	5ce3      	ldrb	r3, [r4, r3]
    4614:	1818      	adds	r0, r3, r0
    4616:	b280      	uxth	r0, r0
    4618:	47a8      	blx	r5
    461a:	4b12      	ldr	r3, [pc, #72]	; (4664 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    461c:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    461e:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4620:	5ce3      	ldrb	r3, [r4, r3]
    4622:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4624:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4626:	5ca2      	ldrb	r2, [r4, r2]
    4628:	18d3      	adds	r3, r2, r3
    462a:	4a0f      	ldr	r2, [pc, #60]	; (4668 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    462c:	8013      	strh	r3, [r2, #0]
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    462e:	2386      	movs	r3, #134	; 0x86
    4630:	5ce3      	ldrb	r3, [r4, r3]
    4632:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4634:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4636:	5ca2      	ldrb	r2, [r4, r2]
    4638:	18d3      	adds	r3, r2, r3
    463a:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    463c:	4a0b      	ldr	r2, [pc, #44]	; (466c <vAPI_ADC_Read_Data_bal_1+0xb8>)
    463e:	8013      	strh	r3, [r2, #0]

    /* GPIO2 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4640:	4a0b      	ldr	r2, [pc, #44]	; (4670 <vAPI_ADC_Read_Data_bal_1+0xbc>)
    4642:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4644:	4a0b      	ldr	r2, [pc, #44]	; (4674 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    4646:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4648:	bd70      	pop	{r4, r5, r6, pc}
    464a:	46c0      	nop			; (mov r8, r8)
    464c:	20000e9c 	.word	0x20000e9c
    4650:	00004581 	.word	0x00004581
    4654:	20000e99 	.word	0x20000e99
    4658:	20000f59 	.word	0x20000f59
    465c:	20000f8a 	.word	0x20000f8a
    4660:	20000f52 	.word	0x20000f52
    4664:	20000f50 	.word	0x20000f50
    4668:	20000fbe 	.word	0x20000fbe
    466c:	20000f88 	.word	0x20000f88
    4670:	2000002e 	.word	0x2000002e
    4674:	2000002a 	.word	0x2000002a

00004678 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    4678:	b5f0      	push	{r4, r5, r6, r7, lr}
    467a:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    467c:	4b4d      	ldr	r3, [pc, #308]	; (47b4 <vAPI_CalcCell+0x13c>)
    467e:	781b      	ldrb	r3, [r3, #0]
    4680:	2b00      	cmp	r3, #0
    4682:	d116      	bne.n	46b2 <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    4684:	2201      	movs	r2, #1
    4686:	4b4b      	ldr	r3, [pc, #300]	; (47b4 <vAPI_CalcCell+0x13c>)
    4688:	701a      	strb	r2, [r3, #0]
    468a:	4a4b      	ldr	r2, [pc, #300]	; (47b8 <vAPI_CalcCell+0x140>)
    468c:	494b      	ldr	r1, [pc, #300]	; (47bc <vAPI_CalcCell+0x144>)
    468e:	0008      	movs	r0, r1
    4690:	3040      	adds	r0, #64	; 0x40
    4692:	0015      	movs	r5, r2
    4694:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    4696:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    4698:	8813      	ldrh	r3, [r2, #0]
    469a:	089b      	lsrs	r3, r3, #2
    469c:	800b      	strh	r3, [r1, #0]
    469e:	840b      	strh	r3, [r1, #32]
    46a0:	8003      	strh	r3, [r0, #0]
    46a2:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    46a4:	8014      	strh	r4, [r2, #0]
    46a6:	3202      	adds	r2, #2
    46a8:	3102      	adds	r1, #2
    46aa:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    46ac:	42aa      	cmp	r2, r5
    46ae:	d1f3      	bne.n	4698 <vAPI_CalcCell+0x20>
    46b0:	e00f      	b.n	46d2 <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    46b2:	4b43      	ldr	r3, [pc, #268]	; (47c0 <vAPI_CalcCell+0x148>)
    46b4:	7818      	ldrb	r0, [r3, #0]
    46b6:	0140      	lsls	r0, r0, #5
    46b8:	4b40      	ldr	r3, [pc, #256]	; (47bc <vAPI_CalcCell+0x144>)
    46ba:	18c0      	adds	r0, r0, r3
    46bc:	2300      	movs	r3, #0
    46be:	4d3e      	ldr	r5, [pc, #248]	; (47b8 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    46c0:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    46c2:	1959      	adds	r1, r3, r5
    46c4:	880a      	ldrh	r2, [r1, #0]
    46c6:	0892      	lsrs	r2, r2, #2
    46c8:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    46ca:	800c      	strh	r4, [r1, #0]
    46cc:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    46ce:	2b20      	cmp	r3, #32
    46d0:	d1f7      	bne.n	46c2 <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    46d2:	4b3b      	ldr	r3, [pc, #236]	; (47c0 <vAPI_CalcCell+0x148>)
    46d4:	781b      	ldrb	r3, [r3, #0]
    46d6:	3301      	adds	r3, #1
    46d8:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    46da:	2b03      	cmp	r3, #3
    46dc:	d802      	bhi.n	46e4 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    46de:	4a38      	ldr	r2, [pc, #224]	; (47c0 <vAPI_CalcCell+0x148>)
    46e0:	7013      	strb	r3, [r2, #0]
    46e2:	e002      	b.n	46ea <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    46e4:	2200      	movs	r2, #0
    46e6:	4b36      	ldr	r3, [pc, #216]	; (47c0 <vAPI_CalcCell+0x148>)
    46e8:	701a      	strb	r2, [r3, #0]
    46ea:	4834      	ldr	r0, [pc, #208]	; (47bc <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    46ec:	2100      	movs	r1, #0
    46ee:	0007      	movs	r7, r0
    46f0:	4e31      	ldr	r6, [pc, #196]	; (47b8 <vAPI_CalcCell+0x140>)
    46f2:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    46f4:	8c04      	ldrh	r4, [r0, #32]
    46f6:	8803      	ldrh	r3, [r0, #0]
    46f8:	18e3      	adds	r3, r4, r3
    46fa:	198d      	adds	r5, r1, r6
    46fc:	882c      	ldrh	r4, [r5, #0]
    46fe:	191b      	adds	r3, r3, r4
    4700:	0014      	movs	r4, r2
    4702:	3440      	adds	r4, #64	; 0x40
    4704:	8824      	ldrh	r4, [r4, #0]
    4706:	191b      	adds	r3, r3, r4
    4708:	3260      	adds	r2, #96	; 0x60
    470a:	8812      	ldrh	r2, [r2, #0]
    470c:	189b      	adds	r3, r3, r2
    470e:	b29b      	uxth	r3, r3
    4710:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    4712:	466a      	mov	r2, sp
    4714:	528b      	strh	r3, [r1, r2]
    4716:	3102      	adds	r1, #2
    4718:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    471a:	2920      	cmp	r1, #32
    471c:	d1e9      	bne.n	46f2 <vAPI_CalcCell+0x7a>
    471e:	270f      	movs	r7, #15
    4720:	e014      	b.n	474c <vAPI_CalcCell+0xd4>
    //
    for (i = 0; i < 15; i++) //
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    4722:	0051      	lsls	r1, r2, #1
    4724:	4668      	mov	r0, sp
    4726:	5a08      	ldrh	r0, [r1, r0]
    4728:	1c51      	adds	r1, r2, #1
    472a:	004d      	lsls	r5, r1, #1
    472c:	466c      	mov	r4, sp
    472e:	5b2d      	ldrh	r5, [r5, r4]
    4730:	42a8      	cmp	r0, r5
    4732:	d903      	bls.n	473c <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    4734:	0052      	lsls	r2, r2, #1
    4736:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    4738:	0049      	lsls	r1, r1, #1
    473a:	5308      	strh	r0, [r1, r4]
    }

    //
    for (i = 0; i < 15; i++) //
    {
        for (j = 0; j < 15 - i; j++) 
    473c:	3301      	adds	r3, #1
    473e:	b2db      	uxtb	r3, r3
    4740:	1e1a      	subs	r2, r3, #0
    4742:	42b2      	cmp	r2, r6
    4744:	dbed      	blt.n	4722 <vAPI_CalcCell+0xaa>
    4746:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //
    for (i = 0; i < 15; i++) //
    4748:	2f00      	cmp	r7, #0
    474a:	d005      	beq.n	4758 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    474c:	003e      	movs	r6, r7
    474e:	2200      	movs	r2, #0
    4750:	2300      	movs	r3, #0
    4752:	2f00      	cmp	r7, #0
    4754:	dce5      	bgt.n	4722 <vAPI_CalcCell+0xaa>
    4756:	e7f6      	b.n	4746 <vAPI_CalcCell+0xce>
    4758:	466b      	mov	r3, sp
    475a:	3306      	adds	r3, #6
    475c:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //
    for (i = 0; i < 15; i++) //
    475e:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  29
    {
        total_volt += Cell_Volt_temp[i];
    4760:	881a      	ldrh	r2, [r3, #0]
    4762:	1880      	adds	r0, r0, r2
    4764:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  29
    4766:	4299      	cmp	r1, r3
    4768:	d1fa      	bne.n	4760 <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    476a:	210d      	movs	r1, #13
    476c:	4b15      	ldr	r3, [pc, #84]	; (47c4 <vAPI_CalcCell+0x14c>)
    476e:	4798      	blx	r3
    4770:	4b15      	ldr	r3, [pc, #84]	; (47c8 <vAPI_CalcCell+0x150>)
    4772:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    4774:	466b      	mov	r3, sp
    4776:	8bda      	ldrh	r2, [r3, #30]
    4778:	4b14      	ldr	r3, [pc, #80]	; (47cc <vAPI_CalcCell+0x154>)
    477a:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 9
    477c:	466b      	mov	r3, sp
    477e:	88da      	ldrh	r2, [r3, #6]
    4780:	4b13      	ldr	r3, [pc, #76]	; (47d0 <vAPI_CalcCell+0x158>)
    4782:	801a      	strh	r2, [r3, #0]
	
    // 
    if (nADC_CURRENT < 0) 
    4784:	4b13      	ldr	r3, [pc, #76]	; (47d4 <vAPI_CalcCell+0x15c>)
    4786:	2200      	movs	r2, #0
    4788:	5e9b      	ldrsh	r3, [r3, r2]
    478a:	2b00      	cmp	r3, #0
    478c:	da10      	bge.n	47b0 <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    478e:	4a12      	ldr	r2, [pc, #72]	; (47d8 <vAPI_CalcCell+0x160>)
    4790:	7812      	ldrb	r2, [r2, #0]
    4792:	3201      	adds	r2, #1
    4794:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    4796:	2a03      	cmp	r2, #3
    4798:	d802      	bhi.n	47a0 <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 9
	
    // 
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    479a:	490f      	ldr	r1, [pc, #60]	; (47d8 <vAPI_CalcCell+0x160>)
    479c:	700a      	strb	r2, [r1, #0]
    479e:	e002      	b.n	47a6 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    47a0:	2100      	movs	r1, #0
    47a2:	4a0d      	ldr	r2, [pc, #52]	; (47d8 <vAPI_CalcCell+0x160>)
    47a4:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    47a6:	4a0c      	ldr	r2, [pc, #48]	; (47d8 <vAPI_CalcCell+0x160>)
    47a8:	7812      	ldrb	r2, [r2, #0]
    47aa:	0052      	lsls	r2, r2, #1
    47ac:	490b      	ldr	r1, [pc, #44]	; (47dc <vAPI_CalcCell+0x164>)
    47ae:	5253      	strh	r3, [r2, r1]
    }
}
    47b0:	b009      	add	sp, #36	; 0x24
    47b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47b4:	20000028 	.word	0x20000028
    47b8:	2000115c 	.word	0x2000115c
    47bc:	20000d3c 	.word	0x20000d3c
    47c0:	2000002d 	.word	0x2000002d
    47c4:	0000a745 	.word	0x0000a745
    47c8:	20000f54 	.word	0x20000f54
    47cc:	20000f90 	.word	0x20000f90
    47d0:	20000f56 	.word	0x20000f56
    47d4:	20000fbe 	.word	0x20000fbe
    47d8:	2000002c 	.word	0x2000002c
    47dc:	2000100c 	.word	0x2000100c

000047e0 <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    47e0:	4b20      	ldr	r3, [pc, #128]	; (4864 <vAPI_CalcTempture+0x84>)
    47e2:	2200      	movs	r2, #0
    47e4:	569a      	ldrsb	r2, [r3, r2]
    47e6:	4b20      	ldr	r3, [pc, #128]	; (4868 <vAPI_CalcTempture+0x88>)
    47e8:	781b      	ldrb	r3, [r3, #0]
    47ea:	b25b      	sxtb	r3, r3
    47ec:	429a      	cmp	r2, r3
    47ee:	dd02      	ble.n	47f6 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    47f0:	4b1e      	ldr	r3, [pc, #120]	; (486c <vAPI_CalcTempture+0x8c>)
    47f2:	701a      	strb	r2, [r3, #0]
    47f4:	e001      	b.n	47fa <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    47f6:	4a1d      	ldr	r2, [pc, #116]	; (486c <vAPI_CalcTempture+0x8c>)
    47f8:	7013      	strb	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    47fa:	4b1d      	ldr	r3, [pc, #116]	; (4870 <vAPI_CalcTempture+0x90>)
    47fc:	781b      	ldrb	r3, [r3, #0]
    47fe:	b25b      	sxtb	r3, r3
    4800:	4a1c      	ldr	r2, [pc, #112]	; (4874 <vAPI_CalcTempture+0x94>)
    4802:	7812      	ldrb	r2, [r2, #0]
    4804:	b252      	sxtb	r2, r2
    4806:	4293      	cmp	r3, r2
    4808:	dd0a      	ble.n	4820 <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    480a:	491b      	ldr	r1, [pc, #108]	; (4878 <vAPI_CalcTempture+0x98>)
    480c:	7809      	ldrb	r1, [r1, #0]
    480e:	b249      	sxtb	r1, r1
    4810:	428b      	cmp	r3, r1
    4812:	dd02      	ble.n	481a <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    4814:	4919      	ldr	r1, [pc, #100]	; (487c <vAPI_CalcTempture+0x9c>)
    4816:	700b      	strb	r3, [r1, #0]
    4818:	e00c      	b.n	4834 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    481a:	4818      	ldr	r0, [pc, #96]	; (487c <vAPI_CalcTempture+0x9c>)
    481c:	7001      	strb	r1, [r0, #0]
    481e:	e009      	b.n	4834 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    4820:	4915      	ldr	r1, [pc, #84]	; (4878 <vAPI_CalcTempture+0x98>)
    4822:	7809      	ldrb	r1, [r1, #0]
    4824:	b249      	sxtb	r1, r1
    4826:	428a      	cmp	r2, r1
    4828:	dd02      	ble.n	4830 <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    482a:	4914      	ldr	r1, [pc, #80]	; (487c <vAPI_CalcTempture+0x9c>)
    482c:	700a      	strb	r2, [r1, #0]
    482e:	e001      	b.n	4834 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    4830:	4812      	ldr	r0, [pc, #72]	; (487c <vAPI_CalcTempture+0x9c>)
    4832:	7001      	strb	r1, [r0, #0]
    //}
    //if (TEMP_5_BAT <-28) 
	//{
        //TEMP_5_BAT = TEMP_4_BAT;
    //}
    if (TEMP_3_BAT < TEMP_4_BAT) 
    4834:	4293      	cmp	r3, r2
    4836:	da0a      	bge.n	484e <vAPI_CalcTempture+0x6e>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    4838:	4a0f      	ldr	r2, [pc, #60]	; (4878 <vAPI_CalcTempture+0x98>)
    483a:	7812      	ldrb	r2, [r2, #0]
    483c:	b252      	sxtb	r2, r2
    483e:	4293      	cmp	r3, r2
    4840:	da02      	bge.n	4848 <vAPI_CalcTempture+0x68>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    4842:	4a0f      	ldr	r2, [pc, #60]	; (4880 <vAPI_CalcTempture+0xa0>)
    4844:	7013      	strb	r3, [r2, #0]
    4846:	e00c      	b.n	4862 <vAPI_CalcTempture+0x82>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    4848:	4b0d      	ldr	r3, [pc, #52]	; (4880 <vAPI_CalcTempture+0xa0>)
    484a:	701a      	strb	r2, [r3, #0]
    484c:	e009      	b.n	4862 <vAPI_CalcTempture+0x82>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    484e:	4b0a      	ldr	r3, [pc, #40]	; (4878 <vAPI_CalcTempture+0x98>)
    4850:	781b      	ldrb	r3, [r3, #0]
    4852:	b25b      	sxtb	r3, r3
    4854:	429a      	cmp	r2, r3
    4856:	da02      	bge.n	485e <vAPI_CalcTempture+0x7e>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    4858:	4b09      	ldr	r3, [pc, #36]	; (4880 <vAPI_CalcTempture+0xa0>)
    485a:	701a      	strb	r2, [r3, #0]
    485c:	e001      	b.n	4862 <vAPI_CalcTempture+0x82>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    485e:	4a08      	ldr	r2, [pc, #32]	; (4880 <vAPI_CalcTempture+0xa0>)
    4860:	7013      	strb	r3, [r2, #0]
        }
    }
}
    4862:	4770      	bx	lr
    4864:	20000e99 	.word	0x20000e99
    4868:	20000f59 	.word	0x20000f59
    486c:	20001134 	.word	0x20001134
    4870:	20000f8a 	.word	0x20000f8a
    4874:	20000f52 	.word	0x20000f52
    4878:	20000f50 	.word	0x20000f50
    487c:	20001128 	.word	0x20001128
    4880:	20000e98 	.word	0x20000e98

00004884 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    4884:	b510      	push	{r4, lr}
    4886:	4a0a      	ldr	r2, [pc, #40]	; (48b0 <vAPI_ADC_Read_Data_bal_2+0x2c>)
    4888:	490a      	ldr	r1, [pc, #40]	; (48b4 <vAPI_ADC_Read_Data_bal_2+0x30>)
    488a:	0014      	movs	r4, r2
    488c:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    488e:	7813      	ldrb	r3, [r2, #0]
    4890:	021b      	lsls	r3, r3, #8
    4892:	7850      	ldrb	r0, [r2, #1]
    4894:	18c3      	adds	r3, r0, r3
    4896:	800b      	strh	r3, [r1, #0]
    4898:	3202      	adds	r2, #2
    489a:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    489c:	42a2      	cmp	r2, r4
    489e:	d1f6      	bne.n	488e <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    48a0:	4b05      	ldr	r3, [pc, #20]	; (48b8 <vAPI_ADC_Read_Data_bal_2+0x34>)
    48a2:	4798      	blx	r3
    vAPI_CalcTempture();
    48a4:	4b05      	ldr	r3, [pc, #20]	; (48bc <vAPI_ADC_Read_Data_bal_2+0x38>)
    48a6:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    48a8:	4b05      	ldr	r3, [pc, #20]	; (48c0 <vAPI_ADC_Read_Data_bal_2+0x3c>)
    48aa:	4798      	blx	r3
}
    48ac:	bd10      	pop	{r4, pc}
    48ae:	46c0      	nop			; (mov r8, r8)
    48b0:	20000f02 	.word	0x20000f02
    48b4:	2000115c 	.word	0x2000115c
    48b8:	00004679 	.word	0x00004679
    48bc:	000047e1 	.word	0x000047e1
    48c0:	00005e59 	.word	0x00005e59

000048c4 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    48c4:	b570      	push	{r4, r5, r6, lr}
    48c6:	4a2e      	ldr	r2, [pc, #184]	; (4980 <vAPI_ADC_Read_Data+0xbc>)
    48c8:	492e      	ldr	r1, [pc, #184]	; (4984 <vAPI_ADC_Read_Data+0xc0>)
    48ca:	0014      	movs	r4, r2
    48cc:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    48ce:	7813      	ldrb	r3, [r2, #0]
    48d0:	021b      	lsls	r3, r3, #8
    48d2:	7850      	ldrb	r0, [r2, #1]
    48d4:	18c3      	adds	r3, r0, r3
    48d6:	800b      	strh	r3, [r1, #0]
    48d8:	3202      	adds	r2, #2
    48da:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    48dc:	42a2      	cmp	r2, r4
    48de:	d1f6      	bne.n	48ce <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    48e0:	4c29      	ldr	r4, [pc, #164]	; (4988 <vAPI_ADC_Read_Data+0xc4>)
    48e2:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    48e4:	5ce0      	ldrb	r0, [r4, r3]
    48e6:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    48e8:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    48ea:	5ce3      	ldrb	r3, [r4, r3]
    48ec:	1818      	adds	r0, r3, r0
    48ee:	b280      	uxth	r0, r0
    48f0:	4d26      	ldr	r5, [pc, #152]	; (498c <vAPI_ADC_Read_Data+0xc8>)
    48f2:	47a8      	blx	r5
    48f4:	4b26      	ldr	r3, [pc, #152]	; (4990 <vAPI_ADC_Read_Data+0xcc>)
    48f6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    48f8:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    48fa:	5ce0      	ldrb	r0, [r4, r3]
    48fc:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    48fe:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    4900:	5ce3      	ldrb	r3, [r4, r3]
    4902:	1818      	adds	r0, r3, r0
    4904:	b280      	uxth	r0, r0
    4906:	47a8      	blx	r5
    4908:	4b22      	ldr	r3, [pc, #136]	; (4994 <vAPI_ADC_Read_Data+0xd0>)
    490a:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    490c:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    490e:	5ce0      	ldrb	r0, [r4, r3]
    4910:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    4912:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    4914:	5ce3      	ldrb	r3, [r4, r3]
    4916:	1818      	adds	r0, r3, r0
    4918:	b280      	uxth	r0, r0
    491a:	47a8      	blx	r5
    491c:	4b1e      	ldr	r3, [pc, #120]	; (4998 <vAPI_ADC_Read_Data+0xd4>)
    491e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    4920:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4922:	5ce0      	ldrb	r0, [r4, r3]
    4924:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4926:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4928:	5ce3      	ldrb	r3, [r4, r3]
    492a:	1818      	adds	r0, r3, r0
    492c:	b280      	uxth	r0, r0
    492e:	47a8      	blx	r5
    4930:	4b1a      	ldr	r3, [pc, #104]	; (499c <vAPI_ADC_Read_Data+0xd8>)
    4932:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    4934:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4936:	5ce0      	ldrb	r0, [r4, r3]
    4938:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    493a:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    493c:	5ce3      	ldrb	r3, [r4, r3]
    493e:	1818      	adds	r0, r3, r0
    4940:	b280      	uxth	r0, r0
    4942:	47a8      	blx	r5
    4944:	4b16      	ldr	r3, [pc, #88]	; (49a0 <vAPI_ADC_Read_Data+0xdc>)
    4946:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    4948:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    494a:	5ce3      	ldrb	r3, [r4, r3]
    494c:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    494e:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4950:	5ca2      	ldrb	r2, [r4, r2]
    4952:	18d3      	adds	r3, r2, r3
    4954:	4a13      	ldr	r2, [pc, #76]	; (49a4 <vAPI_ADC_Read_Data+0xe0>)
    4956:	8013      	strh	r3, [r2, #0]
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4958:	2386      	movs	r3, #134	; 0x86
    495a:	5ce3      	ldrb	r3, [r4, r3]
    495c:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    495e:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4960:	5ca2      	ldrb	r2, [r4, r2]
    4962:	18d3      	adds	r3, r2, r3
    4964:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    4966:	4a10      	ldr	r2, [pc, #64]	; (49a8 <vAPI_ADC_Read_Data+0xe4>)
    4968:	8013      	strh	r3, [r2, #0]

    /* GPIO2 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    496a:	4a10      	ldr	r2, [pc, #64]	; (49ac <vAPI_ADC_Read_Data+0xe8>)
    496c:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    496e:	4a10      	ldr	r2, [pc, #64]	; (49b0 <vAPI_ADC_Read_Data+0xec>)
    4970:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    4972:	4b10      	ldr	r3, [pc, #64]	; (49b4 <vAPI_ADC_Read_Data+0xf0>)
    4974:	4798      	blx	r3
    vAPI_CalcTempture();
    4976:	4b10      	ldr	r3, [pc, #64]	; (49b8 <vAPI_ADC_Read_Data+0xf4>)
    4978:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    497a:	4b10      	ldr	r3, [pc, #64]	; (49bc <vAPI_ADC_Read_Data+0xf8>)
    497c:	4798      	blx	r3
    //	vAPI_CalcFetTh();
}
    497e:	bd70      	pop	{r4, r5, r6, pc}
    4980:	20000f02 	.word	0x20000f02
    4984:	2000115c 	.word	0x2000115c
    4988:	20000e9c 	.word	0x20000e9c
    498c:	00004581 	.word	0x00004581
    4990:	20000e99 	.word	0x20000e99
    4994:	20000f59 	.word	0x20000f59
    4998:	20000f8a 	.word	0x20000f8a
    499c:	20000f52 	.word	0x20000f52
    49a0:	20000f50 	.word	0x20000f50
    49a4:	20000fbe 	.word	0x20000fbe
    49a8:	20000f88 	.word	0x20000f88
    49ac:	2000002e 	.word	0x2000002e
    49b0:	2000002a 	.word	0x2000002a
    49b4:	00004679 	.word	0x00004679
    49b8:	000047e1 	.word	0x000047e1
    49bc:	00005e59 	.word	0x00005e59

000049c0 <AFE_HardwareProtection_Write>:
OUTPUT			: ,0
NOTICE			: ,
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    49c0:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    49c2:	4a42      	ldr	r2, [pc, #264]	; (4acc <AFE_HardwareProtection_Write+0x10c>)
    49c4:	210b      	movs	r1, #11
    49c6:	20e0      	movs	r0, #224	; 0xe0
    49c8:	4c41      	ldr	r4, [pc, #260]	; (4ad0 <AFE_HardwareProtection_Write+0x110>)
    49ca:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  BIT15 = 1,
    49cc:	220f      	movs	r2, #15
    49ce:	2111      	movs	r1, #17
    49d0:	20e0      	movs	r0, #224	; 0xe0
    49d2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    49d4:	4a3f      	ldr	r2, [pc, #252]	; (4ad4 <AFE_HardwareProtection_Write+0x114>)
    49d6:	2117      	movs	r1, #23
    49d8:	20e0      	movs	r0, #224	; 0xe0
    49da:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/  25mV/DIV 25A OCD/ 10A OCC/  10mV/DIV   
    49dc:	4a3e      	ldr	r2, [pc, #248]	; (4ad8 <AFE_HardwareProtection_Write+0x118>)
    49de:	2112      	movs	r1, #18
    49e0:	20e0      	movs	r0, #224	; 0xe0
    49e2:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 
    49e4:	22f0      	movs	r2, #240	; 0xf0
    49e6:	32ff      	adds	r2, #255	; 0xff
    49e8:	2113      	movs	r1, #19
    49ea:	20e0      	movs	r0, #224	; 0xe0
    49ec:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    49ee:	4a3b      	ldr	r2, [pc, #236]	; (4adc <AFE_HardwareProtection_Write+0x11c>)
    49f0:	2106      	movs	r1, #6
    49f2:	20e0      	movs	r0, #224	; 0xe0
    49f4:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //    100mV 1S
    49f6:	22c0      	movs	r2, #192	; 0xc0
    49f8:	0092      	lsls	r2, r2, #2
    49fa:	2107      	movs	r1, #7
    49fc:	20e0      	movs	r0, #224	; 0xe0
    49fe:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    4a00:	4a37      	ldr	r2, [pc, #220]	; (4ae0 <AFE_HardwareProtection_Write+0x120>)
    4a02:	2104      	movs	r1, #4
    4a04:	20e0      	movs	r0, #224	; 0xe0
    4a06:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4a08:	25e0      	movs	r5, #224	; 0xe0
    4a0a:	006d      	lsls	r5, r5, #1
    4a0c:	002a      	movs	r2, r5
    4a0e:	2108      	movs	r1, #8
    4a10:	20e0      	movs	r0, #224	; 0xe0
    4a12:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    4a14:	002a      	movs	r2, r5
    4a16:	2109      	movs	r1, #9
    4a18:	20e0      	movs	r0, #224	; 0xe0
    4a1a:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  
    4a1c:	2280      	movs	r2, #128	; 0x80
    4a1e:	0212      	lsls	r2, r2, #8
    4a20:	2103      	movs	r1, #3
    4a22:	20e0      	movs	r0, #224	; 0xe0
    4a24:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    4a26:	4d2f      	ldr	r5, [pc, #188]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a28:	002a      	movs	r2, r5
    4a2a:	2101      	movs	r1, #1
    4a2c:	20e0      	movs	r0, #224	; 0xe0
    4a2e:	4e2e      	ldr	r6, [pc, #184]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4a30:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    4a32:	882b      	ldrh	r3, [r5, #0]
    4a34:	22d2      	movs	r2, #210	; 0xd2
    4a36:	0092      	lsls	r2, r2, #2
    4a38:	431a      	orrs	r2, r3
    4a3a:	4b2c      	ldr	r3, [pc, #176]	; (4aec <AFE_HardwareProtection_Write+0x12c>)
    4a3c:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    4a3e:	2101      	movs	r1, #1
    4a40:	20e0      	movs	r0, #224	; 0xe0
    4a42:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4a44:	2200      	movs	r2, #0
    4a46:	210b      	movs	r1, #11
    4a48:	20e0      	movs	r0, #224	; 0xe0
    4a4a:	47a0      	blx	r4
	
	delay_us(100);
    4a4c:	2064      	movs	r0, #100	; 0x64
    4a4e:	4b28      	ldr	r3, [pc, #160]	; (4af0 <AFE_HardwareProtection_Write+0x130>)
    4a50:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4a52:	002a      	movs	r2, r5
    4a54:	2103      	movs	r1, #3
    4a56:	20e0      	movs	r0, #224	; 0xe0
    4a58:	47b0      	blx	r6
    4a5a:	2800      	cmp	r0, #0
    4a5c:	d105      	bne.n	4a6a <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    4a5e:	4b21      	ldr	r3, [pc, #132]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a60:	2200      	movs	r2, #0
    4a62:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    4a64:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    4a66:	2b00      	cmp	r3, #0
    4a68:	da2e      	bge.n	4ac8 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    4a6a:	4a1e      	ldr	r2, [pc, #120]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a6c:	2111      	movs	r1, #17
    4a6e:	20e0      	movs	r0, #224	; 0xe0
    4a70:	4b1d      	ldr	r3, [pc, #116]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4a72:	4798      	blx	r3
    4a74:	2800      	cmp	r0, #0
    4a76:	d104      	bne.n	4a82 <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4a78:	4b1a      	ldr	r3, [pc, #104]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a7a:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    4a7c:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4a7e:	071b      	lsls	r3, r3, #28
    4a80:	d022      	beq.n	4ac8 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    4a82:	4a18      	ldr	r2, [pc, #96]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a84:	2101      	movs	r1, #1
    4a86:	20e0      	movs	r0, #224	; 0xe0
    4a88:	4b17      	ldr	r3, [pc, #92]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4a8a:	4798      	blx	r3
    4a8c:	2800      	cmp	r0, #0
    4a8e:	d106      	bne.n	4a9e <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4a90:	4b14      	ldr	r3, [pc, #80]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4a92:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    4a94:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4a96:	23d2      	movs	r3, #210	; 0xd2
    4a98:	009b      	lsls	r3, r3, #2
    4a9a:	421a      	tst	r2, r3
    4a9c:	d014      	beq.n	4ac8 <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWRMOSFET,
    4a9e:	22d2      	movs	r2, #210	; 0xd2
    4aa0:	0092      	lsls	r2, r2, #2
    4aa2:	4b12      	ldr	r3, [pc, #72]	; (4aec <AFE_HardwareProtection_Write+0x12c>)
    4aa4:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4aa6:	4a0f      	ldr	r2, [pc, #60]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
    4aa8:	2106      	movs	r1, #6
    4aaa:	20e0      	movs	r0, #224	; 0xe0
    4aac:	4b0e      	ldr	r3, [pc, #56]	; (4ae8 <AFE_HardwareProtection_Write+0x128>)
    4aae:	4798      	blx	r3
    4ab0:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    4ab2:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWRMOSFET,
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4ab4:	2b00      	cmp	r3, #0
    4ab6:	d107      	bne.n	4ac8 <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    4ab8:	4b0a      	ldr	r3, [pc, #40]	; (4ae4 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    4aba:	8818      	ldrh	r0, [r3, #0]
    4abc:	4b0d      	ldr	r3, [pc, #52]	; (4af4 <AFE_HardwareProtection_Write+0x134>)
    4abe:	469c      	mov	ip, r3
    4ac0:	4460      	add	r0, ip
    4ac2:	1e43      	subs	r3, r0, #1
    4ac4:	4198      	sbcs	r0, r3
    4ac6:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    4ac8:	bd70      	pop	{r4, r5, r6, pc}
    4aca:	46c0      	nop			; (mov r8, r8)
    4acc:	0000e3b5 	.word	0x0000e3b5
    4ad0:	0000826d 	.word	0x0000826d
    4ad4:	00002442 	.word	0x00002442
    4ad8:	00000c43 	.word	0x00000c43
    4adc:	00002e2d 	.word	0x00002e2d
    4ae0:	0000fe3f 	.word	0x0000fe3f
    4ae4:	20000fb0 	.word	0x20000fb0
    4ae8:	00008349 	.word	0x00008349
    4aec:	20001132 	.word	0x20001132
    4af0:	000085a9 	.word	0x000085a9
    4af4:	ffffd1d3 	.word	0xffffd1d3

00004af8 <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    4af8:	b510      	push	{r4, lr}
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4afa:	4a1c      	ldr	r2, [pc, #112]	; (4b6c <AFE_Init+0x74>)
    4afc:	210b      	movs	r1, #11
    4afe:	20e0      	movs	r0, #224	; 0xe0
    4b00:	4b1b      	ldr	r3, [pc, #108]	; (4b70 <AFE_Init+0x78>)
    4b02:	4798      	blx	r3
    4b04:	4b1b      	ldr	r3, [pc, #108]	; (4b74 <AFE_Init+0x7c>)
    4b06:	7018      	strb	r0, [r3, #0]
    //AD
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    if (!AFE_disconnect)
    4b08:	2800      	cmp	r0, #0
    4b0a:	d122      	bne.n	4b52 <AFE_Init+0x5a>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    4b0c:	22f8      	movs	r2, #248	; 0xf8
    4b0e:	0152      	lsls	r2, r2, #5
    4b10:	210f      	movs	r1, #15
    4b12:	30e0      	adds	r0, #224	; 0xe0
    4b14:	4b16      	ldr	r3, [pc, #88]	; (4b70 <AFE_Init+0x78>)
    4b16:	4798      	blx	r3
    4b18:	4b16      	ldr	r3, [pc, #88]	; (4b74 <AFE_Init+0x7c>)
    4b1a:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4b1c:	2800      	cmp	r0, #0
    4b1e:	d123      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    4b20:	4a15      	ldr	r2, [pc, #84]	; (4b78 <AFE_Init+0x80>)
    4b22:	2105      	movs	r1, #5
    4b24:	30e0      	adds	r0, #224	; 0xe0
    4b26:	4b12      	ldr	r3, [pc, #72]	; (4b70 <AFE_Init+0x78>)
    4b28:	4798      	blx	r3
    4b2a:	4b12      	ldr	r3, [pc, #72]	; (4b74 <AFE_Init+0x7c>)
    4b2c:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4b2e:	2800      	cmp	r0, #0
    4b30:	d11a      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    4b32:	4a12      	ldr	r2, [pc, #72]	; (4b7c <AFE_Init+0x84>)
    4b34:	210c      	movs	r1, #12
    4b36:	30e0      	adds	r0, #224	; 0xe0
    4b38:	4b0d      	ldr	r3, [pc, #52]	; (4b70 <AFE_Init+0x78>)
    4b3a:	4798      	blx	r3
    4b3c:	4b0d      	ldr	r3, [pc, #52]	; (4b74 <AFE_Init+0x7c>)
    4b3e:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
	if (!AFE_disconnect)
    4b40:	2800      	cmp	r0, #0
    4b42:	d111      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    4b44:	4a0e      	ldr	r2, [pc, #56]	; (4b80 <AFE_Init+0x88>)
    4b46:	211a      	movs	r1, #26
    4b48:	30e0      	adds	r0, #224	; 0xe0
    4b4a:	4b09      	ldr	r3, [pc, #36]	; (4b70 <AFE_Init+0x78>)
    4b4c:	4798      	blx	r3
    4b4e:	4b09      	ldr	r3, [pc, #36]	; (4b74 <AFE_Init+0x7c>)
    4b50:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4b52:	4b08      	ldr	r3, [pc, #32]	; (4b74 <AFE_Init+0x7c>)
    4b54:	781b      	ldrb	r3, [r3, #0]
    4b56:	2b00      	cmp	r3, #0
    4b58:	d106      	bne.n	4b68 <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4b5a:	2200      	movs	r2, #0
    4b5c:	210b      	movs	r1, #11
    4b5e:	20e0      	movs	r0, #224	; 0xe0
    4b60:	4b03      	ldr	r3, [pc, #12]	; (4b70 <AFE_Init+0x78>)
    4b62:	4798      	blx	r3
    4b64:	4b03      	ldr	r3, [pc, #12]	; (4b74 <AFE_Init+0x7c>)
    4b66:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    4b68:	bd10      	pop	{r4, pc}
    4b6a:	46c0      	nop			; (mov r8, r8)
    4b6c:	0000e3b5 	.word	0x0000e3b5
    4b70:	0000826d 	.word	0x0000826d
    4b74:	20001008 	.word	0x20001008
    4b78:	00000fff 	.word	0x00000fff
    4b7c:	00000703 	.word	0x00000703
    4b80:	00001032 	.word	0x00001032

00004b84 <Cells_Bal_Close>:
NOTICE			: OVUV5VLDO
                    
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    4b84:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4b86:	4a12      	ldr	r2, [pc, #72]	; (4bd0 <Cells_Bal_Close+0x4c>)
    4b88:	210b      	movs	r1, #11
    4b8a:	20e0      	movs	r0, #224	; 0xe0
    4b8c:	4c11      	ldr	r4, [pc, #68]	; (4bd4 <Cells_Bal_Close+0x50>)
    4b8e:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //             
    4b90:	4a11      	ldr	r2, [pc, #68]	; (4bd8 <Cells_Bal_Close+0x54>)
    4b92:	210a      	movs	r1, #10
    4b94:	20e0      	movs	r0, #224	; 0xe0
    4b96:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //  
    4b98:	2200      	movs	r2, #0
    4b9a:	2115      	movs	r1, #21
    4b9c:	20e0      	movs	r0, #224	; 0xe0
    4b9e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //       
    4ba0:	2201      	movs	r2, #1
    4ba2:	2114      	movs	r1, #20
    4ba4:	20e0      	movs	r0, #224	; 0xe0
    4ba6:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     UVOV
    4ba8:	25e0      	movs	r5, #224	; 0xe0
    4baa:	006d      	lsls	r5, r5, #1
    4bac:	002a      	movs	r2, r5
    4bae:	2108      	movs	r1, #8
    4bb0:	20e0      	movs	r0, #224	; 0xe0
    4bb2:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     UVOV        
    4bb4:	002a      	movs	r2, r5
    4bb6:	2109      	movs	r1, #9
    4bb8:	20e0      	movs	r0, #224	; 0xe0
    4bba:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    4bbc:	4a07      	ldr	r2, [pc, #28]	; (4bdc <Cells_Bal_Close+0x58>)
    4bbe:	2118      	movs	r1, #24
    4bc0:	20e0      	movs	r0, #224	; 0xe0
    4bc2:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4bc4:	2200      	movs	r2, #0
    4bc6:	210b      	movs	r1, #11
    4bc8:	20e0      	movs	r0, #224	; 0xe0
    4bca:	47a0      	blx	r4
}
    4bcc:	bd70      	pop	{r4, r5, r6, pc}
    4bce:	46c0      	nop			; (mov r8, r8)
    4bd0:	0000e3b5 	.word	0x0000e3b5
    4bd4:	0000826d 	.word	0x0000826d
    4bd8:	00004007 	.word	0x00004007
    4bdc:	00000711 	.word	0x00000711

00004be0 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: AD150msAD
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    4be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4be2:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4be4:	4d12      	ldr	r5, [pc, #72]	; (4c30 <AFE_ONE_VPC_ADC+0x50>)
    4be6:	4e13      	ldr	r6, [pc, #76]	; (4c34 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    4be8:	4f13      	ldr	r7, [pc, #76]	; (4c38 <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4bea:	002a      	movs	r2, r5
    4bec:	2130      	movs	r1, #48	; 0x30
    4bee:	20e0      	movs	r0, #224	; 0xe0
    4bf0:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    4bf2:	882b      	ldrh	r3, [r5, #0]
    4bf4:	07db      	lsls	r3, r3, #31
    4bf6:	d513      	bpl.n	4c20 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    4bf8:	2201      	movs	r2, #1
    4bfa:	2130      	movs	r1, #48	; 0x30
    4bfc:	20e0      	movs	r0, #224	; 0xe0
    4bfe:	4c0f      	ldr	r4, [pc, #60]	; (4c3c <AFE_ONE_VPC_ADC+0x5c>)
    4c00:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    4c02:	4a0f      	ldr	r2, [pc, #60]	; (4c40 <AFE_ONE_VPC_ADC+0x60>)
    4c04:	210a      	movs	r1, #10
    4c06:	20e0      	movs	r0, #224	; 0xe0
    4c08:	47a0      	blx	r4
			delay_ms(10);
    4c0a:	200a      	movs	r0, #10
    4c0c:	4b0a      	ldr	r3, [pc, #40]	; (4c38 <AFE_ONE_VPC_ADC+0x58>)
    4c0e:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    4c10:	4c07      	ldr	r4, [pc, #28]	; (4c30 <AFE_ONE_VPC_ADC+0x50>)
    4c12:	0022      	movs	r2, r4
    4c14:	214a      	movs	r1, #74	; 0x4a
    4c16:	20e0      	movs	r0, #224	; 0xe0
    4c18:	4b06      	ldr	r3, [pc, #24]	; (4c34 <AFE_ONE_VPC_ADC+0x54>)
    4c1a:	4798      	blx	r3
			vpc = spi_read_value[0];
    4c1c:	8820      	ldrh	r0, [r4, #0]
			break;
    4c1e:	e006      	b.n	4c2e <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    4c20:	2001      	movs	r0, #1
    4c22:	47b8      	blx	r7
    4c24:	3c01      	subs	r4, #1
    4c26:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    4c28:	2c00      	cmp	r4, #0
    4c2a:	d1de      	bne.n	4bea <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    4c2c:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    4c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c30:	20000fb0 	.word	0x20000fb0
    4c34:	00008349 	.word	0x00008349
    4c38:	000085d5 	.word	0x000085d5
    4c3c:	0000826d 	.word	0x0000826d
    4c40:	00004001 	.word	0x00004001

00004c44 <SPI_AllReg_WR>:
NOTICE			: --STB----AD,--AD
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    4c44:	b570      	push	{r4, r5, r6, lr}
    if(sys_flags.val.afe_adirq2_flag == 1)
    4c46:	4b49      	ldr	r3, [pc, #292]	; (4d6c <SPI_AllReg_WR+0x128>)
    4c48:	785b      	ldrb	r3, [r3, #1]
    4c4a:	07db      	lsls	r3, r3, #31
    4c4c:	d400      	bmi.n	4c50 <SPI_AllReg_WR+0xc>
    4c4e:	e08c      	b.n	4d6a <SPI_AllReg_WR+0x126>
		else printf("SOV . \r\n");
		uint16_t adc_value = 0;
		Adc_Read_AdcValue(&adc_value);
		printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
    4c50:	4b47      	ldr	r3, [pc, #284]	; (4d70 <SPI_AllReg_WR+0x12c>)
    4c52:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
    4c54:	4b45      	ldr	r3, [pc, #276]	; (4d6c <SPI_AllReg_WR+0x128>)
    4c56:	785a      	ldrb	r2, [r3, #1]
    4c58:	2101      	movs	r1, #1
    4c5a:	438a      	bics	r2, r1
    4c5c:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    4c5e:	781a      	ldrb	r2, [r3, #0]
    4c60:	438a      	bics	r2, r1
    4c62:	701a      	strb	r2, [r3, #0]
    4c64:	2280      	movs	r2, #128	; 0x80
    4c66:	00d2      	lsls	r2, r2, #3
    4c68:	2382      	movs	r3, #130	; 0x82
    4c6a:	05db      	lsls	r3, r3, #23
    4c6c:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //AFEAFEAFE
		STB_Low();
		SPI_Slave_High();		//2ms
    4c6e:	4b41      	ldr	r3, [pc, #260]	; (4d74 <SPI_AllReg_WR+0x130>)
    4c70:	4798      	blx	r3
	    delay_ms(3);
    4c72:	2003      	movs	r0, #3
    4c74:	4b40      	ldr	r3, [pc, #256]	; (4d78 <SPI_AllReg_WR+0x134>)
    4c76:	4798      	blx	r3

	    sleep_delay_cycle++; //,,
    4c78:	4a40      	ldr	r2, [pc, #256]	; (4d7c <SPI_AllReg_WR+0x138>)
    4c7a:	7813      	ldrb	r3, [r2, #0]
    4c7c:	3301      	adds	r3, #1
    4c7e:	b2db      	uxtb	r3, r3
    4c80:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    4c82:	4b3f      	ldr	r3, [pc, #252]	; (4d80 <SPI_AllReg_WR+0x13c>)
    4c84:	785b      	ldrb	r3, [r3, #1]
    4c86:	065b      	lsls	r3, r3, #25
    4c88:	d533      	bpl.n	4cf2 <SPI_AllReg_WR+0xae>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //
    4c8a:	4a3e      	ldr	r2, [pc, #248]	; (4d84 <SPI_AllReg_WR+0x140>)
    4c8c:	210a      	movs	r1, #10
    4c8e:	20e0      	movs	r0, #224	; 0xe0
    4c90:	4d3d      	ldr	r5, [pc, #244]	; (4d88 <SPI_AllReg_WR+0x144>)
    4c92:	47a8      	blx	r5
		    Cells_Bal_Close();
    4c94:	4b3d      	ldr	r3, [pc, #244]	; (4d8c <SPI_AllReg_WR+0x148>)
    4c96:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4c98:	4c3d      	ldr	r4, [pc, #244]	; (4d90 <SPI_AllReg_WR+0x14c>)
    4c9a:	0022      	movs	r2, r4
    4c9c:	2130      	movs	r1, #48	; 0x30
    4c9e:	20e0      	movs	r0, #224	; 0xe0
    4ca0:	4b3c      	ldr	r3, [pc, #240]	; (4d94 <SPI_AllReg_WR+0x150>)
    4ca2:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4ca4:	2207      	movs	r2, #7
    4ca6:	2130      	movs	r1, #48	; 0x30
    4ca8:	20e0      	movs	r0, #224	; 0xe0
    4caa:	47a8      	blx	r5
		    delay_us(100);
    4cac:	2064      	movs	r0, #100	; 0x64
    4cae:	4b3a      	ldr	r3, [pc, #232]	; (4d98 <SPI_AllReg_WR+0x154>)
    4cb0:	4798      	blx	r3
		    //AD,
		    if((spi_read_value[0]&0x0005) == 0x0005)
    4cb2:	8823      	ldrh	r3, [r4, #0]
    4cb4:	2205      	movs	r2, #5
    4cb6:	4013      	ands	r3, r2
    4cb8:	2b05      	cmp	r3, #5
    4cba:	d106      	bne.n	4cca <SPI_AllReg_WR+0x86>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4cbc:	3251      	adds	r2, #81	; 0x51
    4cbe:	2101      	movs	r1, #1
    4cc0:	20e0      	movs	r0, #224	; 0xe0
    4cc2:	4b36      	ldr	r3, [pc, #216]	; (4d9c <SPI_AllReg_WR+0x158>)
    4cc4:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    4cc6:	4b36      	ldr	r3, [pc, #216]	; (4da0 <SPI_AllReg_WR+0x15c>)
    4cc8:	4798      	blx	r3
		    }
		    delay_us(200);
    4cca:	20c8      	movs	r0, #200	; 0xc8
    4ccc:	4b32      	ldr	r3, [pc, #200]	; (4d98 <SPI_AllReg_WR+0x154>)
    4cce:	4798      	blx	r3
		    delay_ms(1);
    4cd0:	2001      	movs	r0, #1
    4cd2:	4b29      	ldr	r3, [pc, #164]	; (4d78 <SPI_AllReg_WR+0x134>)
    4cd4:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    4cd6:	4b33      	ldr	r3, [pc, #204]	; (4da4 <SPI_AllReg_WR+0x160>)
    4cd8:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    4cda:	4b2d      	ldr	r3, [pc, #180]	; (4d90 <SPI_AllReg_WR+0x14c>)
    4cdc:	881b      	ldrh	r3, [r3, #0]
    4cde:	07db      	lsls	r3, r3, #31
    4ce0:	d525      	bpl.n	4d2e <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4ce2:	2256      	movs	r2, #86	; 0x56
    4ce4:	2101      	movs	r1, #1
    4ce6:	20e0      	movs	r0, #224	; 0xe0
    4ce8:	4b2c      	ldr	r3, [pc, #176]	; (4d9c <SPI_AllReg_WR+0x158>)
    4cea:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    4cec:	4b2e      	ldr	r3, [pc, #184]	; (4da8 <SPI_AllReg_WR+0x164>)
    4cee:	4798      	blx	r3
    4cf0:	e01d      	b.n	4d2e <SPI_AllReg_WR+0xea>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    4cf2:	4a2e      	ldr	r2, [pc, #184]	; (4dac <SPI_AllReg_WR+0x168>)
    4cf4:	210a      	movs	r1, #10
    4cf6:	20e0      	movs	r0, #224	; 0xe0
    4cf8:	4d23      	ldr	r5, [pc, #140]	; (4d88 <SPI_AllReg_WR+0x144>)
    4cfa:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4cfc:	4c24      	ldr	r4, [pc, #144]	; (4d90 <SPI_AllReg_WR+0x14c>)
    4cfe:	0022      	movs	r2, r4
    4d00:	2130      	movs	r1, #48	; 0x30
    4d02:	20e0      	movs	r0, #224	; 0xe0
    4d04:	4b23      	ldr	r3, [pc, #140]	; (4d94 <SPI_AllReg_WR+0x150>)
    4d06:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    4d08:	2207      	movs	r2, #7
    4d0a:	2130      	movs	r1, #48	; 0x30
    4d0c:	20e0      	movs	r0, #224	; 0xe0
    4d0e:	47a8      	blx	r5
		    delay_us(100);
    4d10:	2064      	movs	r0, #100	; 0x64
    4d12:	4b21      	ldr	r3, [pc, #132]	; (4d98 <SPI_AllReg_WR+0x154>)
    4d14:	4798      	blx	r3
		    //AD,

		    if((spi_read_value[0]&0x0005) == 0x0005)
    4d16:	8823      	ldrh	r3, [r4, #0]
    4d18:	2205      	movs	r2, #5
    4d1a:	4013      	ands	r3, r2
    4d1c:	2b05      	cmp	r3, #5
    4d1e:	d106      	bne.n	4d2e <SPI_AllReg_WR+0xea>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4d20:	3251      	adds	r2, #81	; 0x51
    4d22:	2101      	movs	r1, #1
    4d24:	20e0      	movs	r0, #224	; 0xe0
    4d26:	4b1d      	ldr	r3, [pc, #116]	; (4d9c <SPI_AllReg_WR+0x158>)
    4d28:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4d2a:	4b21      	ldr	r3, [pc, #132]	; (4db0 <SPI_AllReg_WR+0x16c>)
    4d2c:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    4d2e:	4b21      	ldr	r3, [pc, #132]	; (4db4 <SPI_AllReg_WR+0x170>)
    4d30:	4798      	blx	r3
	    AFE_Control();
    4d32:	4b21      	ldr	r3, [pc, #132]	; (4db8 <SPI_AllReg_WR+0x174>)
    4d34:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    4d36:	4b12      	ldr	r3, [pc, #72]	; (4d80 <SPI_AllReg_WR+0x13c>)
    4d38:	785b      	ldrb	r3, [r3, #1]
    4d3a:	065b      	lsls	r3, r3, #25
    4d3c:	d505      	bpl.n	4d4a <SPI_AllReg_WR+0x106>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4d3e:	4a1f      	ldr	r2, [pc, #124]	; (4dbc <SPI_AllReg_WR+0x178>)
    4d40:	2118      	movs	r1, #24
    4d42:	20e0      	movs	r0, #224	; 0xe0
    4d44:	4b10      	ldr	r3, [pc, #64]	; (4d88 <SPI_AllReg_WR+0x144>)
    4d46:	4798      	blx	r3
    4d48:	e004      	b.n	4d54 <SPI_AllReg_WR+0x110>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4d4a:	4a1d      	ldr	r2, [pc, #116]	; (4dc0 <SPI_AllReg_WR+0x17c>)
    4d4c:	2118      	movs	r1, #24
    4d4e:	20e0      	movs	r0, #224	; 0xe0
    4d50:	4b0d      	ldr	r3, [pc, #52]	; (4d88 <SPI_AllReg_WR+0x144>)
    4d52:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    4d54:	4b1b      	ldr	r3, [pc, #108]	; (4dc4 <SPI_AllReg_WR+0x180>)
    4d56:	4798      	blx	r3
	    delay_ms(3);
    4d58:	2003      	movs	r0, #3
    4d5a:	4b07      	ldr	r3, [pc, #28]	; (4d78 <SPI_AllReg_WR+0x134>)
    4d5c:	4798      	blx	r3
    
	    NormalCapacityProc();//
    4d5e:	4b1a      	ldr	r3, [pc, #104]	; (4dc8 <SPI_AllReg_WR+0x184>)
    4d60:	4798      	blx	r3
	    Sys_250ms_tick();    //250ms
    4d62:	4b1a      	ldr	r3, [pc, #104]	; (4dcc <SPI_AllReg_WR+0x188>)
    4d64:	4798      	blx	r3
		Flag_Process();     // 
    4d66:	4b1a      	ldr	r3, [pc, #104]	; (4dd0 <SPI_AllReg_WR+0x18c>)
    4d68:	4798      	blx	r3
	    //        if(low_power_cnt>8)         //zzy20161101  311-8
	    //            {
	    //                low_power_cnt++;
	    //            }
    }
}
    4d6a:	bd70      	pop	{r4, r5, r6, pc}
    4d6c:	20000fc0 	.word	0x20000fc0
    4d70:	00006349 	.word	0x00006349
    4d74:	000081f9 	.word	0x000081f9
    4d78:	000085d5 	.word	0x000085d5
    4d7c:	20000fbc 	.word	0x20000fbc
    4d80:	20001130 	.word	0x20001130
    4d84:	00004107 	.word	0x00004107
    4d88:	0000826d 	.word	0x0000826d
    4d8c:	00004b85 	.word	0x00004b85
    4d90:	20000fb0 	.word	0x20000fb0
    4d94:	00008349 	.word	0x00008349
    4d98:	000085a9 	.word	0x000085a9
    4d9c:	00008441 	.word	0x00008441
    4da0:	000045b5 	.word	0x000045b5
    4da4:	00004be1 	.word	0x00004be1
    4da8:	00004885 	.word	0x00004885
    4dac:	00004007 	.word	0x00004007
    4db0:	000048c5 	.word	0x000048c5
    4db4:	00004af9 	.word	0x00004af9
    4db8:	00007495 	.word	0x00007495
    4dbc:	00000701 	.word	0x00000701
    4dc0:	00000711 	.word	0x00000711
    4dc4:	0000807d 	.word	0x0000807d
    4dc8:	00007edd 	.word	0x00007edd
    4dcc:	0000698d 	.word	0x0000698d
    4dd0:	00006add 	.word	0x00006add

00004dd4 <AFE_Reg_Read>:
 *                     SPI
 *                                
 *                           
******************************************************************************/
void AFE_Reg_Read(void)
{
    4dd4:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 
    4dd6:	4b01      	ldr	r3, [pc, #4]	; (4ddc <AFE_Reg_Read+0x8>)
    4dd8:	4798      	blx	r3
}
    4dda:	bd10      	pop	{r4, pc}
    4ddc:	00004c45 	.word	0x00004c45

00004de0 <AFE_HardwareProtection_Read>:
NOTICE			: STAT,OV,UV,
*                 SCD,OCD,OCC,,,,,
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4de0:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4de2:	4a7c      	ldr	r2, [pc, #496]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
    4de4:	7853      	ldrb	r3, [r2, #1]
    4de6:	2104      	movs	r1, #4
    4de8:	438b      	bics	r3, r1
    4dea:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---
    4dec:	4a7a      	ldr	r2, [pc, #488]	; (4fd8 <AFE_HardwareProtection_Read+0x1f8>)
    4dee:	312c      	adds	r1, #44	; 0x2c
    4df0:	20e0      	movs	r0, #224	; 0xe0
    4df2:	4b7a      	ldr	r3, [pc, #488]	; (4fdc <AFE_HardwareProtection_Read+0x1fc>)
    4df4:	4798      	blx	r3
    4df6:	2800      	cmp	r0, #0
    4df8:	d123      	bne.n	4e42 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4dfa:	4c76      	ldr	r4, [pc, #472]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4dfc:	4b76      	ldr	r3, [pc, #472]	; (4fd8 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4dfe:	8819      	ldrh	r1, [r3, #0]
    4e00:	23dc      	movs	r3, #220	; 0xdc
    4e02:	009b      	lsls	r3, r3, #2
    4e04:	4019      	ands	r1, r3
    4e06:	8823      	ldrh	r3, [r4, #0]
    4e08:	4a75      	ldr	r2, [pc, #468]	; (4fe0 <AFE_HardwareProtection_Read+0x200>)
    4e0a:	4013      	ands	r3, r2
    4e0c:	430b      	orrs	r3, r1
    4e0e:	8023      	strh	r3, [r4, #0]
		//
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4e10:	2200      	movs	r2, #0
    4e12:	2152      	movs	r1, #82	; 0x52
    4e14:	30e0      	adds	r0, #224	; 0xe0
    4e16:	4d73      	ldr	r5, [pc, #460]	; (4fe4 <AFE_HardwareProtection_Read+0x204>)
    4e18:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4e1a:	2200      	movs	r2, #0
    4e1c:	2153      	movs	r1, #83	; 0x53
    4e1e:	20e0      	movs	r0, #224	; 0xe0
    4e20:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4e22:	7863      	ldrb	r3, [r4, #1]
    4e24:	079b      	lsls	r3, r3, #30
    4e26:	d100      	bne.n	4e2a <AFE_HardwareProtection_Read+0x4a>
    4e28:	e0cc      	b.n	4fc4 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4e2a:	4a6f      	ldr	r2, [pc, #444]	; (4fe8 <AFE_HardwareProtection_Read+0x208>)
    4e2c:	7851      	ldrb	r1, [r2, #1]
    4e2e:	2308      	movs	r3, #8
    4e30:	430b      	orrs	r3, r1
    4e32:	7053      	strb	r3, [r2, #1]
    4e34:	e00a      	b.n	4e4c <AFE_HardwareProtection_Read+0x6c>
		//20160912  afe_volt_protect_flag
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4e36:	4a6c      	ldr	r2, [pc, #432]	; (4fe8 <AFE_HardwareProtection_Read+0x208>)
    4e38:	7853      	ldrb	r3, [r2, #1]
    4e3a:	2108      	movs	r1, #8
    4e3c:	438b      	bics	r3, r1
    4e3e:	7053      	strb	r3, [r2, #1]
    4e40:	e004      	b.n	4e4c <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4e42:	4a64      	ldr	r2, [pc, #400]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
    4e44:	7851      	ldrb	r1, [r2, #1]
    4e46:	2304      	movs	r3, #4
    4e48:	430b      	orrs	r3, r1
    4e4a:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4e4c:	4b61      	ldr	r3, [pc, #388]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
    4e4e:	881b      	ldrh	r3, [r3, #0]
    4e50:	2270      	movs	r2, #112	; 0x70
    4e52:	421a      	tst	r2, r3
    4e54:	d100      	bne.n	4e58 <AFE_HardwareProtection_Read+0x78>
    4e56:	e080      	b.n	4f5a <AFE_HardwareProtection_Read+0x17a>
	{
		//
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4e58:	4b64      	ldr	r3, [pc, #400]	; (4fec <AFE_HardwareProtection_Read+0x20c>)
    4e5a:	781b      	ldrb	r3, [r3, #0]
    4e5c:	b2db      	uxtb	r3, r3
    4e5e:	2b28      	cmp	r3, #40	; 0x28
    4e60:	d925      	bls.n	4eae <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4e62:	4b63      	ldr	r3, [pc, #396]	; (4ff0 <AFE_HardwareProtection_Read+0x210>)
    4e64:	781b      	ldrb	r3, [r3, #0]
    4e66:	b2db      	uxtb	r3, r3
    4e68:	2b05      	cmp	r3, #5
    4e6a:	d81d      	bhi.n	4ea8 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4e6c:	4a60      	ldr	r2, [pc, #384]	; (4ff0 <AFE_HardwareProtection_Read+0x210>)
    4e6e:	7813      	ldrb	r3, [r2, #0]
    4e70:	3301      	adds	r3, #1
    4e72:	b2db      	uxtb	r3, r3
    4e74:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4e76:	2200      	movs	r2, #0
    4e78:	4b5c      	ldr	r3, [pc, #368]	; (4fec <AFE_HardwareProtection_Read+0x20c>)
    4e7a:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4e7c:	22a0      	movs	r2, #160	; 0xa0
    4e7e:	0212      	lsls	r2, r2, #8
    4e80:	2103      	movs	r1, #3
    4e82:	20e0      	movs	r0, #224	; 0xe0
    4e84:	4c57      	ldr	r4, [pc, #348]	; (4fe4 <AFE_HardwareProtection_Read+0x204>)
    4e86:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4e88:	22dc      	movs	r2, #220	; 0xdc
    4e8a:	0092      	lsls	r2, r2, #2
    4e8c:	2130      	movs	r1, #48	; 0x30
    4e8e:	20e0      	movs	r0, #224	; 0xe0
    4e90:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4e92:	2580      	movs	r5, #128	; 0x80
    4e94:	022d      	lsls	r5, r5, #8
    4e96:	002a      	movs	r2, r5
    4e98:	2103      	movs	r1, #3
    4e9a:	20e0      	movs	r0, #224	; 0xe0
    4e9c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4e9e:	002a      	movs	r2, r5
    4ea0:	2103      	movs	r1, #3
    4ea2:	20e0      	movs	r0, #224	; 0xe0
    4ea4:	47a0      	blx	r4
    4ea6:	e002      	b.n	4eae <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4ea8:	2229      	movs	r2, #41	; 0x29
    4eaa:	4b50      	ldr	r3, [pc, #320]	; (4fec <AFE_HardwareProtection_Read+0x20c>)
    4eac:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4eae:	4b51      	ldr	r3, [pc, #324]	; (4ff4 <AFE_HardwareProtection_Read+0x214>)
    4eb0:	781b      	ldrb	r3, [r3, #0]
    4eb2:	b2db      	uxtb	r3, r3
    4eb4:	2b50      	cmp	r3, #80	; 0x50
    4eb6:	d925      	bls.n	4f04 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4eb8:	4b4f      	ldr	r3, [pc, #316]	; (4ff8 <AFE_HardwareProtection_Read+0x218>)
    4eba:	781b      	ldrb	r3, [r3, #0]
    4ebc:	b2db      	uxtb	r3, r3
    4ebe:	2b05      	cmp	r3, #5
    4ec0:	d81d      	bhi.n	4efe <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4ec2:	4a4d      	ldr	r2, [pc, #308]	; (4ff8 <AFE_HardwareProtection_Read+0x218>)
    4ec4:	7813      	ldrb	r3, [r2, #0]
    4ec6:	3301      	adds	r3, #1
    4ec8:	b2db      	uxtb	r3, r3
    4eca:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4ecc:	2200      	movs	r2, #0
    4ece:	4b49      	ldr	r3, [pc, #292]	; (4ff4 <AFE_HardwareProtection_Read+0x214>)
    4ed0:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4ed2:	22a0      	movs	r2, #160	; 0xa0
    4ed4:	0212      	lsls	r2, r2, #8
    4ed6:	2103      	movs	r1, #3
    4ed8:	20e0      	movs	r0, #224	; 0xe0
    4eda:	4c42      	ldr	r4, [pc, #264]	; (4fe4 <AFE_HardwareProtection_Read+0x204>)
    4edc:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4ede:	22dc      	movs	r2, #220	; 0xdc
    4ee0:	0092      	lsls	r2, r2, #2
    4ee2:	2130      	movs	r1, #48	; 0x30
    4ee4:	20e0      	movs	r0, #224	; 0xe0
    4ee6:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ee8:	2580      	movs	r5, #128	; 0x80
    4eea:	022d      	lsls	r5, r5, #8
    4eec:	002a      	movs	r2, r5
    4eee:	2103      	movs	r1, #3
    4ef0:	20e0      	movs	r0, #224	; 0xe0
    4ef2:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4ef4:	002a      	movs	r2, r5
    4ef6:	2103      	movs	r1, #3
    4ef8:	20e0      	movs	r0, #224	; 0xe0
    4efa:	47a0      	blx	r4
    4efc:	e002      	b.n	4f04 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4efe:	2229      	movs	r2, #41	; 0x29
    4f00:	4b3c      	ldr	r3, [pc, #240]	; (4ff4 <AFE_HardwareProtection_Read+0x214>)
    4f02:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4f04:	4b3d      	ldr	r3, [pc, #244]	; (4ffc <AFE_HardwareProtection_Read+0x21c>)
    4f06:	781b      	ldrb	r3, [r3, #0]
    4f08:	b2db      	uxtb	r3, r3
    4f0a:	2b28      	cmp	r3, #40	; 0x28
    4f0c:	d925      	bls.n	4f5a <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4f0e:	4b3c      	ldr	r3, [pc, #240]	; (5000 <AFE_HardwareProtection_Read+0x220>)
    4f10:	781b      	ldrb	r3, [r3, #0]
    4f12:	b2db      	uxtb	r3, r3
    4f14:	2b05      	cmp	r3, #5
    4f16:	d81d      	bhi.n	4f54 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4f18:	4a39      	ldr	r2, [pc, #228]	; (5000 <AFE_HardwareProtection_Read+0x220>)
    4f1a:	7813      	ldrb	r3, [r2, #0]
    4f1c:	3301      	adds	r3, #1
    4f1e:	b2db      	uxtb	r3, r3
    4f20:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4f22:	2200      	movs	r2, #0
    4f24:	4b35      	ldr	r3, [pc, #212]	; (4ffc <AFE_HardwareProtection_Read+0x21c>)
    4f26:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4f28:	22a0      	movs	r2, #160	; 0xa0
    4f2a:	0212      	lsls	r2, r2, #8
    4f2c:	2103      	movs	r1, #3
    4f2e:	20e0      	movs	r0, #224	; 0xe0
    4f30:	4c2c      	ldr	r4, [pc, #176]	; (4fe4 <AFE_HardwareProtection_Read+0x204>)
    4f32:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4f34:	22dc      	movs	r2, #220	; 0xdc
    4f36:	0092      	lsls	r2, r2, #2
    4f38:	2130      	movs	r1, #48	; 0x30
    4f3a:	20e0      	movs	r0, #224	; 0xe0
    4f3c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4f3e:	2580      	movs	r5, #128	; 0x80
    4f40:	022d      	lsls	r5, r5, #8
    4f42:	002a      	movs	r2, r5
    4f44:	2103      	movs	r1, #3
    4f46:	20e0      	movs	r0, #224	; 0xe0
    4f48:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4f4a:	002a      	movs	r2, r5
    4f4c:	2103      	movs	r1, #3
    4f4e:	20e0      	movs	r0, #224	; 0xe0
    4f50:	47a0      	blx	r4
    4f52:	e002      	b.n	4f5a <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4f54:	2229      	movs	r2, #41	; 0x29
    4f56:	4b29      	ldr	r3, [pc, #164]	; (4ffc <AFE_HardwareProtection_Read+0x21c>)
    4f58:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4f5a:	4a1f      	ldr	r2, [pc, #124]	; (4fd8 <AFE_HardwareProtection_Read+0x1f8>)
    4f5c:	2103      	movs	r1, #3
    4f5e:	20e0      	movs	r0, #224	; 0xe0
    4f60:	4b1e      	ldr	r3, [pc, #120]	; (4fdc <AFE_HardwareProtection_Read+0x1fc>)
    4f62:	4798      	blx	r3
    4f64:	2800      	cmp	r0, #0
    4f66:	d115      	bne.n	4f94 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4f68:	4b1b      	ldr	r3, [pc, #108]	; (4fd8 <AFE_HardwareProtection_Read+0x1f8>)
    4f6a:	881b      	ldrh	r3, [r3, #0]
    4f6c:	049b      	lsls	r3, r3, #18
    4f6e:	d405      	bmi.n	4f7c <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4f70:	4a18      	ldr	r2, [pc, #96]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
    4f72:	7853      	ldrb	r3, [r2, #1]
    4f74:	217f      	movs	r1, #127	; 0x7f
    4f76:	400b      	ands	r3, r1
    4f78:	7053      	strb	r3, [r2, #1]
    4f7a:	e00b      	b.n	4f94 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4f7c:	4a15      	ldr	r2, [pc, #84]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
    4f7e:	7853      	ldrb	r3, [r2, #1]
    4f80:	2180      	movs	r1, #128	; 0x80
    4f82:	4249      	negs	r1, r1
    4f84:	430b      	orrs	r3, r1
    4f86:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4f88:	2280      	movs	r2, #128	; 0x80
    4f8a:	0212      	lsls	r2, r2, #8
    4f8c:	3183      	adds	r1, #131	; 0x83
    4f8e:	20e0      	movs	r0, #224	; 0xe0
    4f90:	4b14      	ldr	r3, [pc, #80]	; (4fe4 <AFE_HardwareProtection_Read+0x204>)
    4f92:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4f94:	4a10      	ldr	r2, [pc, #64]	; (4fd8 <AFE_HardwareProtection_Read+0x1f8>)
    4f96:	2155      	movs	r1, #85	; 0x55
    4f98:	20e0      	movs	r0, #224	; 0xe0
    4f9a:	4b10      	ldr	r3, [pc, #64]	; (4fdc <AFE_HardwareProtection_Read+0x1fc>)
    4f9c:	4798      	blx	r3
    4f9e:	2800      	cmp	r0, #0
    4fa0:	d10a      	bne.n	4fb8 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4fa2:	490c      	ldr	r1, [pc, #48]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4fa4:	4b0c      	ldr	r3, [pc, #48]	; (4fd8 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4fa6:	881b      	ldrh	r3, [r3, #0]
    4fa8:	071b      	lsls	r3, r3, #28
    4faa:	0f9b      	lsrs	r3, r3, #30
    4fac:	880a      	ldrh	r2, [r1, #0]
    4fae:	3003      	adds	r0, #3
    4fb0:	4382      	bics	r2, r0
    4fb2:	4313      	orrs	r3, r2
    4fb4:	800b      	strh	r3, [r1, #0]
    4fb6:	e00b      	b.n	4fd0 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4fb8:	4a06      	ldr	r2, [pc, #24]	; (4fd4 <AFE_HardwareProtection_Read+0x1f4>)
    4fba:	7851      	ldrb	r1, [r2, #1]
    4fbc:	2304      	movs	r3, #4
    4fbe:	430b      	orrs	r3, r1
    4fc0:	7053      	strb	r3, [r2, #1]
	}
}
    4fc2:	e005      	b.n	4fd0 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912  afe_volt_protect_flag
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4fc4:	4b08      	ldr	r3, [pc, #32]	; (4fe8 <AFE_HardwareProtection_Read+0x208>)
    4fc6:	785b      	ldrb	r3, [r3, #1]
    4fc8:	071b      	lsls	r3, r3, #28
    4fca:	d500      	bpl.n	4fce <AFE_HardwareProtection_Read+0x1ee>
    4fcc:	e733      	b.n	4e36 <AFE_HardwareProtection_Read+0x56>
    4fce:	e73d      	b.n	4e4c <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4fd0:	bd70      	pop	{r4, r5, r6, pc}
    4fd2:	46c0      	nop			; (mov r8, r8)
    4fd4:	20001130 	.word	0x20001130
    4fd8:	20000fb0 	.word	0x20000fb0
    4fdc:	00008349 	.word	0x00008349
    4fe0:	fffffc8f 	.word	0xfffffc8f
    4fe4:	0000826d 	.word	0x0000826d
    4fe8:	20000fc0 	.word	0x20000fc0
    4fec:	2000115a 	.word	0x2000115a
    4ff0:	20000032 	.word	0x20000032
    4ff4:	20001156 	.word	0x20001156
    4ff8:	20000031 	.word	0x20000031
    4ffc:	2000112e 	.word	0x2000112e
    5000:	20000030 	.word	0x20000030

00005004 <configure_can>:
uint8_t profile_data[128] = {0};
	
uint8_t address_conflict = 0;

void configure_can(void)
{
    5004:	b5f0      	push	{r4, r5, r6, r7, lr}
    5006:	4647      	mov	r7, r8
    5008:	b480      	push	{r7}
    500a:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    500c:	ae09      	add	r6, sp, #36	; 0x24
    500e:	2400      	movs	r4, #0
    5010:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    5012:	2501      	movs	r5, #1
    5014:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    5016:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    5018:	2306      	movs	r3, #6
    501a:	4698      	mov	r8, r3
    501c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    501e:	0031      	movs	r1, r6
    5020:	2018      	movs	r0, #24
    5022:	4f20      	ldr	r7, [pc, #128]	; (50a4 <configure_can+0xa0>)
    5024:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    5026:	4643      	mov	r3, r8
    5028:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    502a:	0031      	movs	r1, r6
    502c:	2019      	movs	r0, #25
    502e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    5030:	2308      	movs	r3, #8
    5032:	466a      	mov	r2, sp
    5034:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    5036:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    5038:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    503a:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    503c:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    503e:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    5040:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    5042:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    5044:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    5046:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    5048:	2301      	movs	r3, #1
    504a:	425b      	negs	r3, r3
    504c:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    504e:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    5050:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    5052:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    5054:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    5056:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    5058:	2302      	movs	r3, #2
    505a:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    505c:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    505e:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    5060:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    5062:	4b11      	ldr	r3, [pc, #68]	; (50a8 <configure_can+0xa4>)
    5064:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    5066:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    5068:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    506a:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    506c:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    506e:	2320      	movs	r3, #32
    5070:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    5072:	3301      	adds	r3, #1
    5074:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    5076:	4c0d      	ldr	r4, [pc, #52]	; (50ac <configure_can+0xa8>)
    5078:	490d      	ldr	r1, [pc, #52]	; (50b0 <configure_can+0xac>)
    507a:	0020      	movs	r0, r4
    507c:	4b0d      	ldr	r3, [pc, #52]	; (50b4 <configure_can+0xb0>)
    507e:	4798      	blx	r3

	can_start(&can_instance);
    5080:	0020      	movs	r0, r4
    5082:	4b0d      	ldr	r3, [pc, #52]	; (50b8 <configure_can+0xb4>)
    5084:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5086:	2280      	movs	r2, #128	; 0x80
    5088:	0212      	lsls	r2, r2, #8
    508a:	4b0c      	ldr	r3, [pc, #48]	; (50bc <configure_can+0xb8>)
    508c:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    508e:	6822      	ldr	r2, [r4, #0]
    5090:	6d53      	ldr	r3, [r2, #84]	; 0x54
    5092:	21c0      	movs	r1, #192	; 0xc0
    5094:	0549      	lsls	r1, r1, #21
    5096:	430b      	orrs	r3, r1
    5098:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    509a:	b00a      	add	sp, #40	; 0x28
    509c:	bc04      	pop	{r2}
    509e:	4690      	mov	r8, r2
    50a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    50a2:	46c0      	nop			; (mov r8, r8)
    50a4:	0000a4bd 	.word	0x0000a4bd
    50a8:	1fffffff 	.word	0x1fffffff
    50ac:	2000010c 	.word	0x2000010c
    50b0:	42001c00 	.word	0x42001c00
    50b4:	00008b75 	.word	0x00008b75
    50b8:	00008e75 	.word	0x00008e75
    50bc:	e000e100 	.word	0xe000e100

000050c0 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    50c0:	b510      	push	{r4, lr}
    50c2:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    50c4:	4b0a      	ldr	r3, [pc, #40]	; (50f0 <can_set_standard_filter_1+0x30>)
    50c6:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    50c8:	9a01      	ldr	r2, [sp, #4]
    50ca:	4b0a      	ldr	r3, [pc, #40]	; (50f4 <can_set_standard_filter_1+0x34>)
    50cc:	4013      	ands	r3, r2
    50ce:	2280      	movs	r2, #128	; 0x80
    50d0:	0252      	lsls	r2, r2, #9
    50d2:	4313      	orrs	r3, r2
    50d4:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    50d6:	4c08      	ldr	r4, [pc, #32]	; (50f8 <can_set_standard_filter_1+0x38>)
    50d8:	2201      	movs	r2, #1
    50da:	a901      	add	r1, sp, #4
    50dc:	0020      	movs	r0, r4
    50de:	4b07      	ldr	r3, [pc, #28]	; (50fc <can_set_standard_filter_1+0x3c>)
    50e0:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    50e2:	6822      	ldr	r2, [r4, #0]
    50e4:	6d51      	ldr	r1, [r2, #84]	; 0x54
    50e6:	2301      	movs	r3, #1
    50e8:	430b      	orrs	r3, r1
    50ea:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    50ec:	b002      	add	sp, #8
    50ee:	bd10      	pop	{r4, pc}
    50f0:	880007ff 	.word	0x880007ff
    50f4:	f800ffff 	.word	0xf800ffff
    50f8:	2000010c 	.word	0x2000010c
    50fc:	00008e8d 	.word	0x00008e8d

00005100 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    5100:	b510      	push	{r4, lr}
    5102:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    5104:	2300      	movs	r3, #0
    5106:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    5108:	2388      	movs	r3, #136	; 0x88
    510a:	041b      	lsls	r3, r3, #16
    510c:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    510e:	9b00      	ldr	r3, [sp, #0]
    5110:	0480      	lsls	r0, r0, #18
    5112:	4c12      	ldr	r4, [pc, #72]	; (515c <can_send_standard_message+0x5c>)
    5114:	4020      	ands	r0, r4
    5116:	4318      	orrs	r0, r3
    5118:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    511a:	9c01      	ldr	r4, [sp, #4]
    511c:	200f      	movs	r0, #15
    511e:	4010      	ands	r0, r2
    5120:	0400      	lsls	r0, r0, #16
    5122:	4b0f      	ldr	r3, [pc, #60]	; (5160 <can_send_standard_message+0x60>)
    5124:	4023      	ands	r3, r4
    5126:	4303      	orrs	r3, r0
    5128:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    512a:	2a00      	cmp	r2, #0
    512c:	d007      	beq.n	513e <can_send_standard_message+0x3e>
    512e:	ab02      	add	r3, sp, #8
    5130:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    5132:	7808      	ldrb	r0, [r1, #0]
    5134:	7018      	strb	r0, [r3, #0]
		data++;
    5136:	3101      	adds	r1, #1
    5138:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    513a:	4291      	cmp	r1, r2
    513c:	d1f9      	bne.n	5132 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    513e:	4c09      	ldr	r4, [pc, #36]	; (5164 <can_send_standard_message+0x64>)
    5140:	2200      	movs	r2, #0
    5142:	4669      	mov	r1, sp
    5144:	0020      	movs	r0, r4
    5146:	4b08      	ldr	r3, [pc, #32]	; (5168 <can_send_standard_message+0x68>)
    5148:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    514a:	6823      	ldr	r3, [r4, #0]
    514c:	699a      	ldr	r2, [r3, #24]
    514e:	0792      	lsls	r2, r2, #30
    5150:	d402      	bmi.n	5158 <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    5152:	2101      	movs	r1, #1
    5154:	22d0      	movs	r2, #208	; 0xd0
    5156:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    5158:	b004      	add	sp, #16
    515a:	bd10      	pop	{r4, pc}
    515c:	1ffc0000 	.word	0x1ffc0000
    5160:	fff0ffff 	.word	0xfff0ffff
    5164:	2000010c 	.word	0x2000010c
    5168:	00008f15 	.word	0x00008f15

0000516c <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    516c:	2300      	movs	r3, #0
    516e:	4a02      	ldr	r2, [pc, #8]	; (5178 <buff_init+0xc>)
    5170:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    5172:	4a02      	ldr	r2, [pc, #8]	; (517c <buff_init+0x10>)
    5174:	6013      	str	r3, [r2, #0]
}
    5176:	4770      	bx	lr
    5178:	20000044 	.word	0x20000044
    517c:	20000110 	.word	0x20000110

00005180 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    5180:	4b05      	ldr	r3, [pc, #20]	; (5198 <write_byte+0x18>)
    5182:	681a      	ldr	r2, [r3, #0]
    5184:	1c51      	adds	r1, r2, #1
    5186:	6019      	str	r1, [r3, #0]
    5188:	4904      	ldr	r1, [pc, #16]	; (519c <write_byte+0x1c>)
    518a:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    518c:	681a      	ldr	r2, [r3, #0]
    518e:	21ff      	movs	r1, #255	; 0xff
    5190:	400a      	ands	r2, r1
    5192:	601a      	str	r2, [r3, #0]
}
    5194:	4770      	bx	lr
    5196:	46c0      	nop			; (mov r8, r8)
    5198:	20000110 	.word	0x20000110
    519c:	20000114 	.word	0x20000114

000051a0 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    51a0:	b530      	push	{r4, r5, lr}
    51a2:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    51a4:	4b24      	ldr	r3, [pc, #144]	; (5238 <CAN0_Handler+0x98>)
    51a6:	681b      	ldr	r3, [r3, #0]
    51a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    51aa:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    51ac:	9a01      	ldr	r2, [sp, #4]
    51ae:	07d2      	lsls	r2, r2, #31
    51b0:	d52f      	bpl.n	5212 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    51b2:	2201      	movs	r2, #1
    51b4:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    51b6:	4c21      	ldr	r4, [pc, #132]	; (523c <CAN0_Handler+0x9c>)
    51b8:	6822      	ldr	r2, [r4, #0]
    51ba:	4d1f      	ldr	r5, [pc, #124]	; (5238 <CAN0_Handler+0x98>)
    51bc:	4920      	ldr	r1, [pc, #128]	; (5240 <CAN0_Handler+0xa0>)
    51be:	0028      	movs	r0, r5
    51c0:	4b20      	ldr	r3, [pc, #128]	; (5244 <CAN0_Handler+0xa4>)
    51c2:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    51c4:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    51c6:	6829      	ldr	r1, [r5, #0]
    51c8:	223f      	movs	r2, #63	; 0x3f
    51ca:	4013      	ands	r3, r2
    51cc:	3269      	adds	r2, #105	; 0x69
    51ce:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    51d0:	6823      	ldr	r3, [r4, #0]
    51d2:	3301      	adds	r3, #1
    51d4:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    51d6:	6823      	ldr	r3, [r4, #0]
    51d8:	2b20      	cmp	r3, #32
    51da:	d102      	bne.n	51e2 <CAN0_Handler+0x42>
			standard_receive_index = 0;
    51dc:	2200      	movs	r2, #0
    51de:	4b17      	ldr	r3, [pc, #92]	; (523c <CAN0_Handler+0x9c>)
    51e0:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    51e2:	2300      	movs	r3, #0
    51e4:	9300      	str	r3, [sp, #0]
    51e6:	4b16      	ldr	r3, [pc, #88]	; (5240 <CAN0_Handler+0xa0>)
    51e8:	685b      	ldr	r3, [r3, #4]
    51ea:	031b      	lsls	r3, r3, #12
    51ec:	0f1b      	lsrs	r3, r3, #28
    51ee:	9a00      	ldr	r2, [sp, #0]
    51f0:	4293      	cmp	r3, r2
    51f2:	d90e      	bls.n	5212 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    51f4:	4c12      	ldr	r4, [pc, #72]	; (5240 <CAN0_Handler+0xa0>)
    51f6:	4d14      	ldr	r5, [pc, #80]	; (5248 <CAN0_Handler+0xa8>)
    51f8:	9b00      	ldr	r3, [sp, #0]
    51fa:	18e3      	adds	r3, r4, r3
    51fc:	7a18      	ldrb	r0, [r3, #8]
    51fe:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    5200:	9b00      	ldr	r3, [sp, #0]
    5202:	3301      	adds	r3, #1
    5204:	9300      	str	r3, [sp, #0]
    5206:	6863      	ldr	r3, [r4, #4]
    5208:	031b      	lsls	r3, r3, #12
    520a:	0f1b      	lsrs	r3, r3, #28
    520c:	9a00      	ldr	r2, [sp, #0]
    520e:	4293      	cmp	r3, r2
    5210:	d8f2      	bhi.n	51f8 <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    5212:	9b01      	ldr	r3, [sp, #4]
    5214:	011b      	lsls	r3, r3, #4
    5216:	d402      	bmi.n	521e <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    5218:	9b01      	ldr	r3, [sp, #4]
    521a:	00db      	lsls	r3, r3, #3
    521c:	d509      	bpl.n	5232 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    521e:	4b06      	ldr	r3, [pc, #24]	; (5238 <CAN0_Handler+0x98>)
    5220:	681b      	ldr	r3, [r3, #0]
    5222:	22c0      	movs	r2, #192	; 0xc0
    5224:	0552      	lsls	r2, r2, #21
    5226:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    5228:	2280      	movs	r2, #128	; 0x80
    522a:	0512      	lsls	r2, r2, #20
    522c:	2382      	movs	r3, #130	; 0x82
    522e:	05db      	lsls	r3, r3, #23
    5230:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    5232:	b003      	add	sp, #12
    5234:	bd30      	pop	{r4, r5, pc}
    5236:	46c0      	nop			; (mov r8, r8)
    5238:	2000010c 	.word	0x2000010c
    523c:	20000214 	.word	0x20000214
    5240:	20000034 	.word	0x20000034
    5244:	00008ec9 	.word	0x00008ec9
    5248:	00005181 	.word	0x00005181

0000524c <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    524c:	b5f0      	push	{r4, r5, r6, r7, lr}
    524e:	4657      	mov	r7, sl
    5250:	464e      	mov	r6, r9
    5252:	4645      	mov	r5, r8
    5254:	b4e0      	push	{r5, r6, r7}
    5256:	4682      	mov	sl, r0
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    5258:	2900      	cmp	r1, #0
    525a:	d104      	bne.n	5266 <read_bytes+0x1a>
    525c:	e01e      	b.n	529c <read_bytes+0x50>
    525e:	3c01      	subs	r4, #1
	{
		//wdt_reset_count();
		i++;
		if (i == 10000)
    5260:	2c00      	cmp	r4, #0
    5262:	d109      	bne.n	5278 <read_bytes+0x2c>
    5264:	e01a      	b.n	529c <read_bytes+0x50>
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    5266:	4c10      	ldr	r4, [pc, #64]	; (52a8 <read_bytes+0x5c>)
    5268:	2300      	movs	r3, #0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    526a:	4f10      	ldr	r7, [pc, #64]	; (52ac <read_bytes+0x60>)
    526c:	4e10      	ldr	r6, [pc, #64]	; (52b0 <read_bytes+0x64>)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    526e:	003a      	movs	r2, r7
    5270:	4810      	ldr	r0, [pc, #64]	; (52b4 <read_bytes+0x68>)
    5272:	4680      	mov	r8, r0
			readOffset &= XMODEM_BUFLEN - 1;
    5274:	20ff      	movs	r0, #255	; 0xff
    5276:	4684      	mov	ip, r0
		if (i == 10000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    5278:	6838      	ldr	r0, [r7, #0]
    527a:	6835      	ldr	r5, [r6, #0]
    527c:	42a8      	cmp	r0, r5
    527e:	d00b      	beq.n	5298 <read_bytes+0x4c>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    5280:	6815      	ldr	r5, [r2, #0]
    5282:	1c68      	adds	r0, r5, #1
    5284:	6010      	str	r0, [r2, #0]
    5286:	4640      	mov	r0, r8
    5288:	5d45      	ldrb	r5, [r0, r5]
    528a:	4650      	mov	r0, sl
    528c:	54c5      	strb	r5, [r0, r3]
			readOffset &= XMODEM_BUFLEN - 1;
    528e:	6815      	ldr	r5, [r2, #0]
    5290:	4660      	mov	r0, ip
    5292:	4005      	ands	r5, r0
    5294:	6015      	str	r5, [r2, #0]
			break;
		}
		
		if (readOffset != writeOffset)
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    5296:	3301      	adds	r3, #1
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    5298:	428b      	cmp	r3, r1
    529a:	d1e0      	bne.n	525e <read_bytes+0x12>
		{
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    529c:	bc1c      	pop	{r2, r3, r4}
    529e:	4690      	mov	r8, r2
    52a0:	4699      	mov	r9, r3
    52a2:	46a2      	mov	sl, r4
    52a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52a6:	46c0      	nop			; (mov r8, r8)
    52a8:	0000270f 	.word	0x0000270f
    52ac:	20000044 	.word	0x20000044
    52b0:	20000110 	.word	0x20000110
    52b4:	20000114 	.word	0x20000114

000052b8 <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    52b8:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    52ba:	3901      	subs	r1, #1
    52bc:	2900      	cmp	r1, #0
    52be:	dd09      	ble.n	52d4 <check_sum+0x1c>
    52c0:	2200      	movs	r2, #0
    52c2:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    52c4:	5cc4      	ldrb	r4, [r0, r3]
    52c6:	1912      	adds	r2, r2, r4
    52c8:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    52ca:	3301      	adds	r3, #1
    52cc:	b2db      	uxtb	r3, r3
    52ce:	428b      	cmp	r3, r1
    52d0:	dbf8      	blt.n	52c4 <check_sum+0xc>
    52d2:	e000      	b.n	52d6 <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    52d4:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    52d6:	4250      	negs	r0, r2
    52d8:	b2c0      	uxtb	r0, r0
}
    52da:	bd10      	pop	{r4, pc}

000052dc <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    52dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    52de:	4657      	mov	r7, sl
    52e0:	464e      	mov	r6, r9
    52e2:	4645      	mov	r5, r8
    52e4:	b4e0      	push	{r5, r6, r7}
    52e6:	0007      	movs	r7, r0
    52e8:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    52ea:	1e4e      	subs	r6, r1, #1
    52ec:	10f6      	asrs	r6, r6, #3
    52ee:	3601      	adds	r6, #1
    52f0:	2e00      	cmp	r6, #0
    52f2:	dd1d      	ble.n	5330 <send_message+0x54>
    52f4:	2100      	movs	r1, #0
    52f6:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    52f8:	4b10      	ldr	r3, [pc, #64]	; (533c <send_message+0x60>)
    52fa:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    52fc:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    52fe:	4b10      	ldr	r3, [pc, #64]	; (5340 <send_message+0x64>)
    5300:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    5302:	2d08      	cmp	r5, #8
    5304:	d907      	bls.n	5316 <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    5306:	00c9      	lsls	r1, r1, #3
    5308:	1879      	adds	r1, r7, r1
    530a:	2208      	movs	r2, #8
    530c:	2001      	movs	r0, #1
    530e:	47c8      	blx	r9
			length = length - 8;
    5310:	3d08      	subs	r5, #8
    5312:	b2ed      	uxtb	r5, r5
    5314:	e004      	b.n	5320 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    5316:	00c9      	lsls	r1, r1, #3
    5318:	1879      	adds	r1, r7, r1
    531a:	002a      	movs	r2, r5
    531c:	2001      	movs	r0, #1
    531e:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    5320:	20fa      	movs	r0, #250	; 0xfa
    5322:	0040      	lsls	r0, r0, #1
    5324:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    5326:	3401      	adds	r4, #1
    5328:	b2e4      	uxtb	r4, r4
    532a:	1e21      	subs	r1, r4, #0
    532c:	42b1      	cmp	r1, r6
    532e:	dbe8      	blt.n	5302 <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    5330:	bc1c      	pop	{r2, r3, r4}
    5332:	4690      	mov	r8, r2
    5334:	4699      	mov	r9, r3
    5336:	46a2      	mov	sl, r4
    5338:	bdf0      	pop	{r4, r5, r6, r7, pc}
    533a:	46c0      	nop			; (mov r8, r8)
    533c:	00005101 	.word	0x00005101
    5340:	000085a9 	.word	0x000085a9

00005344 <address_answer>:
		}
	}
}

void address_answer(void)
{
    5344:	b510      	push	{r4, lr}
    5346:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5348:	ac01      	add	r4, sp, #4
    534a:	2355      	movs	r3, #85	; 0x55
    534c:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    534e:	4b0b      	ldr	r3, [pc, #44]	; (537c <address_answer+0x38>)
    5350:	781b      	ldrb	r3, [r3, #0]
    5352:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    5354:	4a0a      	ldr	r2, [pc, #40]	; (5380 <address_answer+0x3c>)
    5356:	7812      	ldrb	r2, [r2, #0]
    5358:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    535a:	2201      	movs	r2, #1
    535c:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    535e:	3257      	adds	r2, #87	; 0x57
    5360:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 
    5362:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    5364:	2104      	movs	r1, #4
    5366:	466b      	mov	r3, sp
    5368:	1dd8      	adds	r0, r3, #7
    536a:	4b06      	ldr	r3, [pc, #24]	; (5384 <address_answer+0x40>)
    536c:	4798      	blx	r3
    536e:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    5370:	2107      	movs	r1, #7
    5372:	0020      	movs	r0, r4
    5374:	4b04      	ldr	r3, [pc, #16]	; (5388 <address_answer+0x44>)
    5376:	4798      	blx	r3
}
    5378:	b004      	add	sp, #16
    537a:	bd10      	pop	{r4, pc}
    537c:	20000f51 	.word	0x20000f51
    5380:	20000fb4 	.word	0x20000fb4
    5384:	000052b9 	.word	0x000052b9
    5388:	000052dd 	.word	0x000052dd

0000538c <profile_answer>:

void profile_answer(void)
{
    538c:	b570      	push	{r4, r5, r6, lr}
	profile_data[0] = 0x55;
    538e:	4c5b      	ldr	r4, [pc, #364]	; (54fc <profile_answer+0x170>)
    5390:	2155      	movs	r1, #85	; 0x55
    5392:	7021      	strb	r1, [r4, #0]
	profile_data[1] = ID_address;
    5394:	4b5a      	ldr	r3, [pc, #360]	; (5500 <profile_answer+0x174>)
    5396:	781b      	ldrb	r3, [r3, #0]
    5398:	7063      	strb	r3, [r4, #1]
	profile_data[2] = Sequence_ID;
    539a:	4b5a      	ldr	r3, [pc, #360]	; (5504 <profile_answer+0x178>)
    539c:	781b      	ldrb	r3, [r3, #0]
    539e:	70a3      	strb	r3, [r4, #2]
	profile_data[3] = 90;
    53a0:	225a      	movs	r2, #90	; 0x5a
    53a2:	70e2      	strb	r2, [r4, #3]
	profile_data[4] = 0xd6;
    53a4:	23d6      	movs	r3, #214	; 0xd6
    53a6:	7123      	strb	r3, [r4, #4]
	profile_data[5] = 13;    //
    53a8:	3bc9      	subs	r3, #201	; 0xc9
    53aa:	7163      	strb	r3, [r4, #5]
	profile_data[6] = 1;
    53ac:	3b0c      	subs	r3, #12
    53ae:	71a3      	strb	r3, [r4, #6]
	profile_data[7] = 6300&0Xff;    //
    53b0:	339b      	adds	r3, #155	; 0x9b
    53b2:	71e3      	strb	r3, [r4, #7]
	profile_data[8] = 6300>>8;
    53b4:	3b84      	subs	r3, #132	; 0x84
    53b6:	7223      	strb	r3, [r4, #8]
	profile_data[9] = 4800&0xff;    // 
    53b8:	33a8      	adds	r3, #168	; 0xa8
    53ba:	7263      	strb	r3, [r4, #9]
	profile_data[10] = 4800>>8;
    53bc:	3bae      	subs	r3, #174	; 0xae
    53be:	72a3      	strb	r3, [r4, #10]
	profile_data[11] = 45;    //
    53c0:	202d      	movs	r0, #45	; 0x2d
    53c2:	72e0      	strb	r0, [r4, #11]
	profile_data[12] = -10;    //
    53c4:	33e4      	adds	r3, #228	; 0xe4
    53c6:	7323      	strb	r3, [r4, #12]
	
	profile_data[13] = 0;    //
    53c8:	2300      	movs	r3, #0
    53ca:	7363      	strb	r3, [r4, #13]
	profile_data[14] = 0;
    53cc:	73a3      	strb	r3, [r4, #14]
	profile_data[15] = 0;
    53ce:	73e3      	strb	r3, [r4, #15]
	profile_data[16] = 0;
    53d0:	7423      	strb	r3, [r4, #16]
	profile_data[17] = 0;
    53d2:	7463      	strb	r3, [r4, #17]
	profile_data[18] = 0;
    53d4:	74a3      	strb	r3, [r4, #18]
	profile_data[19] = 0;
    53d6:	74e3      	strb	r3, [r4, #19]
	profile_data[20] = 0;
    53d8:	7523      	strb	r3, [r4, #20]
	
	profile_data[21] = 0;    //
    53da:	7563      	strb	r3, [r4, #21]
	profile_data[22] = 0;
    53dc:	75a3      	strb	r3, [r4, #22]
	profile_data[23] = 0;
    53de:	75e3      	strb	r3, [r4, #23]
	profile_data[24] = 0;
    53e0:	7623      	strb	r3, [r4, #24]
	profile_data[25] = 0;
    53e2:	7663      	strb	r3, [r4, #25]
	profile_data[26] = 0;
    53e4:	76a3      	strb	r3, [r4, #26]
	profile_data[27] = 0;
    53e6:	76e3      	strb	r3, [r4, #27]
	profile_data[28] = 0;	
    53e8:	7723      	strb	r3, [r4, #28]
	
	profile_data[29] = 0;    //
    53ea:	7763      	strb	r3, [r4, #29]
	profile_data[30] = 0;
    53ec:	77a3      	strb	r3, [r4, #30]
	
	profile_data[31] = 0;    //S/N
    53ee:	77e3      	strb	r3, [r4, #31]
	profile_data[32] = 0;
    53f0:	2520      	movs	r5, #32
    53f2:	5563      	strb	r3, [r4, r5]
	
	profile_data[33] = 0;    //
    53f4:	3501      	adds	r5, #1
    53f6:	5563      	strb	r3, [r4, r5]
	profile_data[34] = 0;    //F/W version
    53f8:	3501      	adds	r5, #1
    53fa:	5563      	strb	r3, [r4, r5]
	profile_data[35] = 0;    // version
    53fc:	3501      	adds	r5, #1
    53fe:	5563      	strb	r3, [r4, r5]
	profile_data[36] = 0;    //version
    5400:	3501      	adds	r5, #1
    5402:	5563      	strb	r3, [r4, r5]
	
	profile_data[37] = 0;    //SOC
    5404:	3501      	adds	r5, #1
    5406:	5563      	strb	r3, [r4, r5]
	profile_data[38] = 0;	
    5408:	3501      	adds	r5, #1
    540a:	5563      	strb	r3, [r4, r5]
	
	profile_data[39] = 0;    //SOC
    540c:	3501      	adds	r5, #1
    540e:	5563      	strb	r3, [r4, r5]
	profile_data[40] = 0;
    5410:	3501      	adds	r5, #1
    5412:	5563      	strb	r3, [r4, r5]
		
	profile_data[41] = 0;    //CV1
    5414:	3501      	adds	r5, #1
    5416:	5563      	strb	r3, [r4, r5]
	profile_data[42] = 0;
    5418:	3501      	adds	r5, #1
    541a:	5563      	strb	r3, [r4, r5]
		
	profile_data[43] = 0;    //CV2
    541c:	3501      	adds	r5, #1
    541e:	5563      	strb	r3, [r4, r5]
	profile_data[44] = 0;		
    5420:	3501      	adds	r5, #1
    5422:	5563      	strb	r3, [r4, r5]

	profile_data[45] = 0;    //CV3
    5424:	5423      	strb	r3, [r4, r0]
	profile_data[46] = 0;
    5426:	3001      	adds	r0, #1
    5428:	5423      	strb	r3, [r4, r0]

	profile_data[47] = 0;    //CV4
    542a:	3001      	adds	r0, #1
    542c:	5423      	strb	r3, [r4, r0]
	profile_data[48] = 0;
    542e:	3001      	adds	r0, #1
    5430:	5423      	strb	r3, [r4, r0]

	profile_data[49] = 0;    //
    5432:	3001      	adds	r0, #1
    5434:	5423      	strb	r3, [r4, r0]
	profile_data[50] = 0;
    5436:	3001      	adds	r0, #1
    5438:	5423      	strb	r3, [r4, r0]
	
	profile_data[51] = 0;    //1
    543a:	3001      	adds	r0, #1
    543c:	5423      	strb	r3, [r4, r0]
	profile_data[52] = 0;
    543e:	3001      	adds	r0, #1
    5440:	5423      	strb	r3, [r4, r0]
	
	profile_data[53] = 0;    //1
    5442:	3001      	adds	r0, #1
    5444:	5423      	strb	r3, [r4, r0]
	profile_data[54] = 0;
    5446:	3001      	adds	r0, #1
    5448:	5423      	strb	r3, [r4, r0]

	profile_data[55] = 0;    //2
    544a:	3001      	adds	r0, #1
    544c:	5423      	strb	r3, [r4, r0]
	profile_data[56] = 0;
    544e:	3001      	adds	r0, #1
    5450:	5423      	strb	r3, [r4, r0]
	
	profile_data[57] = 0;    //2
    5452:	3001      	adds	r0, #1
    5454:	5423      	strb	r3, [r4, r0]
	profile_data[58] = 0;	
    5456:	3001      	adds	r0, #1
    5458:	5423      	strb	r3, [r4, r0]
	
	profile_data[59] = 0;    //
    545a:	3001      	adds	r0, #1
    545c:	5423      	strb	r3, [r4, r0]
	profile_data[60] = 0;	
    545e:	3001      	adds	r0, #1
    5460:	5423      	strb	r3, [r4, r0]
	
	profile_data[61] = 0;    //
    5462:	3001      	adds	r0, #1
    5464:	5423      	strb	r3, [r4, r0]
	profile_data[62] = 0;	
    5466:	3001      	adds	r0, #1
    5468:	5423      	strb	r3, [r4, r0]
	
	profile_data[63] = 0;    //
    546a:	3001      	adds	r0, #1
    546c:	5423      	strb	r3, [r4, r0]
	profile_data[64] = 0;
    546e:	3001      	adds	r0, #1
    5470:	5423      	strb	r3, [r4, r0]
	
	profile_data[65] = 0;    //
    5472:	3001      	adds	r0, #1
    5474:	5423      	strb	r3, [r4, r0]
	profile_data[66] = 0;
    5476:	3001      	adds	r0, #1
    5478:	5423      	strb	r3, [r4, r0]
	
	profile_data[67] = 0;    //
    547a:	3001      	adds	r0, #1
    547c:	5423      	strb	r3, [r4, r0]
	profile_data[68] = 0;	 //
    547e:	3001      	adds	r0, #1
    5480:	5423      	strb	r3, [r4, r0]
	profile_data[69] = 0;    //
    5482:	3001      	adds	r0, #1
    5484:	5423      	strb	r3, [r4, r0]
	profile_data[70] = 0;    //SOC
    5486:	3001      	adds	r0, #1
    5488:	5423      	strb	r3, [r4, r0]
	
	profile_data[71] = 0;    //1C 
    548a:	3001      	adds	r0, #1
    548c:	5423      	strb	r3, [r4, r0]
	profile_data[72] = 0;
    548e:	3001      	adds	r0, #1
    5490:	5423      	strb	r3, [r4, r0]
	
	profile_data[73] = 0;    //1
    5492:	3001      	adds	r0, #1
    5494:	5423      	strb	r3, [r4, r0]
	profile_data[74] = 0;
    5496:	3001      	adds	r0, #1
    5498:	5423      	strb	r3, [r4, r0]

	profile_data[75] = 0;    //2
    549a:	3001      	adds	r0, #1
    549c:	5423      	strb	r3, [r4, r0]
	profile_data[76] = 0;
    549e:	3001      	adds	r0, #1
    54a0:	5423      	strb	r3, [r4, r0]
	
	profile_data[77] = 0;    //3
    54a2:	3001      	adds	r0, #1
    54a4:	5423      	strb	r3, [r4, r0]
	profile_data[78] = 0;
    54a6:	3001      	adds	r0, #1
    54a8:	5423      	strb	r3, [r4, r0]
	
	profile_data[79] = 0;    //4
    54aa:	3001      	adds	r0, #1
    54ac:	5423      	strb	r3, [r4, r0]
	profile_data[80] = 0;
    54ae:	3001      	adds	r0, #1
    54b0:	5423      	strb	r3, [r4, r0]
	
	profile_data[81] = 0;    //1
    54b2:	3001      	adds	r0, #1
    54b4:	5423      	strb	r3, [r4, r0]
	profile_data[82] = 0;
    54b6:	3001      	adds	r0, #1
    54b8:	5423      	strb	r3, [r4, r0]

	profile_data[83] = 0;    //2
    54ba:	3001      	adds	r0, #1
    54bc:	5423      	strb	r3, [r4, r0]
	profile_data[84] = 0;
    54be:	3001      	adds	r0, #1
    54c0:	5423      	strb	r3, [r4, r0]
	
	profile_data[85] = 0;    //3
    54c2:	5463      	strb	r3, [r4, r1]
	profile_data[86] = 0;
    54c4:	3101      	adds	r1, #1
    54c6:	5463      	strb	r3, [r4, r1]
	
	profile_data[87] = 0;    //4
    54c8:	3101      	adds	r1, #1
    54ca:	5463      	strb	r3, [r4, r1]
	profile_data[88] = 0;
    54cc:	3101      	adds	r1, #1
    54ce:	5463      	strb	r3, [r4, r1]
	
	profile_data[89] = 0;    //DOD1
    54d0:	3101      	adds	r1, #1
    54d2:	5463      	strb	r3, [r4, r1]
	profile_data[90] = 0;    //DOD2
    54d4:	54a3      	strb	r3, [r4, r2]
	profile_data[91] = 0;    //DOD3
    54d6:	3201      	adds	r2, #1
    54d8:	54a3      	strb	r3, [r4, r2]
	profile_data[92] = 0;    //DOD4
    54da:	3201      	adds	r2, #1
    54dc:	54a3      	strb	r3, [r4, r2]
	
	profile_data[93] = 0;    //lot rank
    54de:	3201      	adds	r2, #1
    54e0:	54a3      	strb	r3, [r4, r2]
	profile_data[94] = 0;
    54e2:	3201      	adds	r2, #1
    54e4:	54a3      	strb	r3, [r4, r2]
	
	profile_data[95] = check_sum(profile_data+3,93);
    54e6:	1ce0      	adds	r0, r4, #3
    54e8:	3104      	adds	r1, #4
    54ea:	4b07      	ldr	r3, [pc, #28]	; (5508 <profile_answer+0x17c>)
    54ec:	4798      	blx	r3
    54ee:	235f      	movs	r3, #95	; 0x5f
    54f0:	54e0      	strb	r0, [r4, r3]
	send_message(profile_data,96);
    54f2:	2160      	movs	r1, #96	; 0x60
    54f4:	0020      	movs	r0, r4
    54f6:	4b05      	ldr	r3, [pc, #20]	; (550c <profile_answer+0x180>)
    54f8:	4798      	blx	r3
}
    54fa:	bd70      	pop	{r4, r5, r6, pc}
    54fc:	20000048 	.word	0x20000048
    5500:	20000f51 	.word	0x20000f51
    5504:	20000fb4 	.word	0x20000fb4
    5508:	000052b9 	.word	0x000052b9
    550c:	000052dd 	.word	0x000052dd

00005510 <battery_answer>:

void battery_answer(void)
{
    5510:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    5512:	2137      	movs	r1, #55	; 0x37
    5514:	4801      	ldr	r0, [pc, #4]	; (551c <battery_answer+0xc>)
    5516:	4b02      	ldr	r3, [pc, #8]	; (5520 <battery_answer+0x10>)
    5518:	4798      	blx	r3
}
    551a:	bd10      	pop	{r4, pc}
    551c:	200000cc 	.word	0x200000cc
    5520:	000052dd 	.word	0x000052dd

00005524 <latch_answer>:

void latch_answer(void)
{
    5524:	b510      	push	{r4, lr}
    5526:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5528:	ac01      	add	r4, sp, #4
    552a:	2355      	movs	r3, #85	; 0x55
    552c:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    552e:	4b0c      	ldr	r3, [pc, #48]	; (5560 <latch_answer+0x3c>)
    5530:	781b      	ldrb	r3, [r3, #0]
    5532:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    5534:	4b0b      	ldr	r3, [pc, #44]	; (5564 <latch_answer+0x40>)
    5536:	781b      	ldrb	r3, [r3, #0]
    5538:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x01;
    553a:	2301      	movs	r3, #1
    553c:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x58;
    553e:	3357      	adds	r3, #87	; 0x57
    5540:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = Latch_id;    // 
    5542:	4b09      	ldr	r3, [pc, #36]	; (5568 <latch_answer+0x44>)
    5544:	781b      	ldrb	r3, [r3, #0]
    5546:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    5548:	2104      	movs	r1, #4
    554a:	466b      	mov	r3, sp
    554c:	1dd8      	adds	r0, r3, #7
    554e:	4b07      	ldr	r3, [pc, #28]	; (556c <latch_answer+0x48>)
    5550:	4798      	blx	r3
    5552:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    5554:	2107      	movs	r1, #7
    5556:	0020      	movs	r0, r4
    5558:	4b05      	ldr	r3, [pc, #20]	; (5570 <latch_answer+0x4c>)
    555a:	4798      	blx	r3
}
    555c:	b004      	add	sp, #16
    555e:	bd10      	pop	{r4, pc}
    5560:	20000f51 	.word	0x20000f51
    5564:	20000fb4 	.word	0x20000fb4
    5568:	20000f58 	.word	0x20000f58
    556c:	000052b9 	.word	0x000052b9
    5570:	000052dd 	.word	0x000052dd

00005574 <battery_load>:
{
	
}

void battery_load(void)
{
    5574:	b5f0      	push	{r4, r5, r6, r7, lr}
    5576:	4647      	mov	r7, r8
    5578:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	uint32_t DCH_CHG_temp = 0;
	
	battery_data[0] = 0x55;
    557a:	4c61      	ldr	r4, [pc, #388]	; (5700 <battery_load+0x18c>)
    557c:	2355      	movs	r3, #85	; 0x55
    557e:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    5580:	4b60      	ldr	r3, [pc, #384]	; (5704 <battery_load+0x190>)
    5582:	781b      	ldrb	r3, [r3, #0]
    5584:	7063      	strb	r3, [r4, #1]
	battery_data[2] = Sequence_ID;
    5586:	4b60      	ldr	r3, [pc, #384]	; (5708 <battery_load+0x194>)
    5588:	781b      	ldrb	r3, [r3, #0]
    558a:	70a3      	strb	r3, [r4, #2]
	battery_data[3] = 49;
    558c:	2631      	movs	r6, #49	; 0x31
    558e:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    5590:	23d5      	movs	r3, #213	; 0xd5
    5592:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; //  latch id
    5594:	4b5d      	ldr	r3, [pc, #372]	; (570c <battery_load+0x198>)
    5596:	781b      	ldrb	r3, [r3, #0]
    5598:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//
    559a:	4b5d      	ldr	r3, [pc, #372]	; (5710 <battery_load+0x19c>)
    559c:	881a      	ldrh	r2, [r3, #0]
    559e:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    55a0:	881a      	ldrh	r2, [r3, #0]
    55a2:	0a12      	lsrs	r2, r2, #8
    55a4:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//
    55a6:	685a      	ldr	r2, [r3, #4]
    55a8:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    55aa:	685a      	ldr	r2, [r3, #4]
    55ac:	1212      	asrs	r2, r2, #8
    55ae:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//
    55b0:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    55b2:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    55b4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    55b6:	0a1b      	lsrs	r3, r3, #8
    55b8:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//
    55ba:	4b56      	ldr	r3, [pc, #344]	; (5714 <battery_load+0x1a0>)
    55bc:	2200      	movs	r2, #0
    55be:	5e9a      	ldrsh	r2, [r3, r2]
    55c0:	23e1      	movs	r3, #225	; 0xe1
    55c2:	00db      	lsls	r3, r3, #3
    55c4:	435a      	muls	r2, r3
    55c6:	17d3      	asrs	r3, r2, #31
    55c8:	045b      	lsls	r3, r3, #17
    55ca:	0c5b      	lsrs	r3, r3, #17
    55cc:	189b      	adds	r3, r3, r2
    55ce:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    55d0:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    55d2:	121b      	asrs	r3, r3, #8
    55d4:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//
    55d6:	4b50      	ldr	r3, [pc, #320]	; (5718 <battery_load+0x1a4>)
    55d8:	2000      	movs	r0, #0
    55da:	5618      	ldrsb	r0, [r3, r0]
    55dc:	4b4f      	ldr	r3, [pc, #316]	; (571c <battery_load+0x1a8>)
    55de:	781b      	ldrb	r3, [r3, #0]
    55e0:	b25b      	sxtb	r3, r3
    55e2:	18c0      	adds	r0, r0, r3
    55e4:	4b4e      	ldr	r3, [pc, #312]	; (5720 <battery_load+0x1ac>)
    55e6:	781b      	ldrb	r3, [r3, #0]
    55e8:	b25b      	sxtb	r3, r3
    55ea:	18c0      	adds	r0, r0, r3
    55ec:	4f4d      	ldr	r7, [pc, #308]	; (5724 <battery_load+0x1b0>)
    55ee:	2103      	movs	r1, #3
    55f0:	47b8      	blx	r7
    55f2:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//
    55f4:	4b4c      	ldr	r3, [pc, #304]	; (5728 <battery_load+0x1b4>)
    55f6:	781b      	ldrb	r3, [r3, #0]
    55f8:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//
    55fa:	4b4c      	ldr	r3, [pc, #304]	; (572c <battery_load+0x1b8>)
    55fc:	781b      	ldrb	r3, [r3, #0]
    55fe:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //
    5600:	2500      	movs	r5, #0
    5602:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //
    5604:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    5606:	4b4a      	ldr	r3, [pc, #296]	; (5730 <battery_load+0x1bc>)
    5608:	8818      	ldrh	r0, [r3, #0]
    560a:	4b4a      	ldr	r3, [pc, #296]	; (5734 <battery_load+0x1c0>)
    560c:	4358      	muls	r0, r3
    560e:	494a      	ldr	r1, [pc, #296]	; (5738 <battery_load+0x1c4>)
    5610:	47b8      	blx	r7
	battery_data[19] = V_temp; // 
    5612:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    5614:	0a00      	lsrs	r0, r0, #8
    5616:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    5618:	4b48      	ldr	r3, [pc, #288]	; (573c <battery_load+0x1c8>)
    561a:	8818      	ldrh	r0, [r3, #0]
    561c:	2332      	movs	r3, #50	; 0x32
    561e:	33ff      	adds	r3, #255	; 0xff
    5620:	4698      	mov	r8, r3
    5622:	4358      	muls	r0, r3
    5624:	4944      	ldr	r1, [pc, #272]	; (5738 <battery_load+0x1c4>)
    5626:	47b8      	blx	r7
	battery_data[21] = V_temp; // 
    5628:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    562a:	0a00      	lsrs	r0, r0, #8
    562c:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    562e:	4b44      	ldr	r3, [pc, #272]	; (5740 <battery_load+0x1cc>)
    5630:	8818      	ldrh	r0, [r3, #0]
    5632:	4643      	mov	r3, r8
    5634:	4358      	muls	r0, r3
    5636:	4940      	ldr	r1, [pc, #256]	; (5738 <battery_load+0x1c4>)
    5638:	47b8      	blx	r7
	battery_data[23] = V_temp; // 
    563a:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    563c:	0a00      	lsrs	r0, r0, #8
    563e:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    5640:	4b40      	ldr	r3, [pc, #256]	; (5744 <battery_load+0x1d0>)
    5642:	8818      	ldrh	r0, [r3, #0]
    5644:	4643      	mov	r3, r8
    5646:	4358      	muls	r0, r3
    5648:	493b      	ldr	r1, [pc, #236]	; (5738 <battery_load+0x1c4>)
    564a:	47b8      	blx	r7
	battery_data[25] = V_temp; // 
    564c:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    564e:	0a00      	lsrs	r0, r0, #8
    5650:	76a0      	strb	r0, [r4, #26]
	
	DCH_CHG_temp = DCH_Val/1000;
    5652:	4b3d      	ldr	r3, [pc, #244]	; (5748 <battery_load+0x1d4>)
    5654:	6818      	ldr	r0, [r3, #0]
    5656:	4f3d      	ldr	r7, [pc, #244]	; (574c <battery_load+0x1d8>)
    5658:	21fa      	movs	r1, #250	; 0xfa
    565a:	0089      	lsls	r1, r1, #2
    565c:	47b8      	blx	r7
	battery_data[27] = DCH_CHG_temp;    //
    565e:	76e0      	strb	r0, [r4, #27]
	battery_data[28] = DCH_CHG_temp>>8;
    5660:	0a03      	lsrs	r3, r0, #8
    5662:	7723      	strb	r3, [r4, #28]
	battery_data[29] = DCH_CHG_temp>>16;
    5664:	0c03      	lsrs	r3, r0, #16
    5666:	7763      	strb	r3, [r4, #29]
	battery_data[30] = DCH_CHG_temp>>24;
    5668:	0e00      	lsrs	r0, r0, #24
    566a:	77a0      	strb	r0, [r4, #30]
	
	DCH_CHG_temp = CHG_Val/1000;
    566c:	4b38      	ldr	r3, [pc, #224]	; (5750 <battery_load+0x1dc>)
    566e:	6818      	ldr	r0, [r3, #0]
    5670:	21fa      	movs	r1, #250	; 0xfa
    5672:	0089      	lsls	r1, r1, #2
    5674:	47b8      	blx	r7
	battery_data[31] = DCH_CHG_temp;    //
    5676:	77e0      	strb	r0, [r4, #31]
	battery_data[32] = DCH_CHG_temp>>8;
    5678:	0a02      	lsrs	r2, r0, #8
    567a:	2320      	movs	r3, #32
    567c:	54e2      	strb	r2, [r4, r3]
	battery_data[33] = DCH_CHG_temp>>16;
    567e:	0c02      	lsrs	r2, r0, #16
    5680:	3301      	adds	r3, #1
    5682:	54e2      	strb	r2, [r4, r3]
	battery_data[34] = DCH_CHG_temp>>24;	
    5684:	0e00      	lsrs	r0, r0, #24
    5686:	3301      	adds	r3, #1
    5688:	54e0      	strb	r0, [r4, r3]
	
	battery_data[35] = Time_Val;    //
    568a:	4b32      	ldr	r3, [pc, #200]	; (5754 <battery_load+0x1e0>)
    568c:	681b      	ldr	r3, [r3, #0]
    568e:	2223      	movs	r2, #35	; 0x23
    5690:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    5692:	0a19      	lsrs	r1, r3, #8
    5694:	3201      	adds	r2, #1
    5696:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    5698:	0c19      	lsrs	r1, r3, #16
    569a:	3201      	adds	r2, #1
    569c:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    569e:	0e1b      	lsrs	r3, r3, #24
    56a0:	3201      	adds	r2, #1
    56a2:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //
    56a4:	2327      	movs	r3, #39	; 0x27
    56a6:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    56a8:	3301      	adds	r3, #1
    56aa:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //
    56ac:	3301      	adds	r3, #1
    56ae:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    56b0:	3301      	adds	r3, #1
    56b2:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //
    56b4:	3301      	adds	r3, #1
    56b6:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    56b8:	3301      	adds	r3, #1
    56ba:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    56bc:	3301      	adds	r3, #1
    56be:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = (AbnormalState.VAL);    // Flag
    56c0:	4b25      	ldr	r3, [pc, #148]	; (5758 <battery_load+0x1e4>)
    56c2:	681b      	ldr	r3, [r3, #0]
    56c4:	3208      	adds	r2, #8
    56c6:	54a3      	strb	r3, [r4, r2]
	battery_data[47] = (AbnormalState.VAL)>>8;    // Flag
    56c8:	0a19      	lsrs	r1, r3, #8
    56ca:	3201      	adds	r2, #1
    56cc:	54a1      	strb	r1, [r4, r2]
	battery_data[48] = (AbnormalState.VAL)>>16;    // Flag
    56ce:	0c1b      	lsrs	r3, r3, #16
    56d0:	3201      	adds	r2, #1
    56d2:	54a3      	strb	r3, [r4, r2]
	
	battery_data[49] = BatteryState.VAL;    //
    56d4:	4b21      	ldr	r3, [pc, #132]	; (575c <battery_load+0x1e8>)
    56d6:	781b      	ldrb	r3, [r3, #0]
    56d8:	55a3      	strb	r3, [r4, r6]
	
	battery_data[50] = 0;    //3
    56da:	2332      	movs	r3, #50	; 0x32
    56dc:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    56de:	3301      	adds	r3, #1
    56e0:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //8%
    56e2:	3245      	adds	r2, #69	; 0x45
    56e4:	3301      	adds	r3, #1
    56e6:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    56e8:	3a68      	subs	r2, #104	; 0x68
    56ea:	3301      	adds	r3, #1
    56ec:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    56ee:	1ce0      	adds	r0, r4, #3
    56f0:	2134      	movs	r1, #52	; 0x34
    56f2:	4b1b      	ldr	r3, [pc, #108]	; (5760 <battery_load+0x1ec>)
    56f4:	4798      	blx	r3
    56f6:	2336      	movs	r3, #54	; 0x36
    56f8:	54e0      	strb	r0, [r4, r3]
}
    56fa:	bc04      	pop	{r2}
    56fc:	4690      	mov	r8, r2
    56fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5700:	200000cc 	.word	0x200000cc
    5704:	20000f51 	.word	0x20000f51
    5708:	20000fb4 	.word	0x20000fb4
    570c:	20000f58 	.word	0x20000f58
    5710:	20000f5c 	.word	0x20000f5c
    5714:	20000fbe 	.word	0x20000fbe
    5718:	20000f8a 	.word	0x20000f8a
    571c:	20000f52 	.word	0x20000f52
    5720:	20000f50 	.word	0x20000f50
    5724:	0000a859 	.word	0x0000a859
    5728:	20000e98 	.word	0x20000e98
    572c:	20001128 	.word	0x20001128
    5730:	20000f88 	.word	0x20000f88
    5734:	000017d8 	.word	0x000017d8
    5738:	00002710 	.word	0x00002710
    573c:	20000f54 	.word	0x20000f54
    5740:	20000f56 	.word	0x20000f56
    5744:	20000f90 	.word	0x20000f90
    5748:	20000fb8 	.word	0x20000fb8
    574c:	0000a745 	.word	0x0000a745
    5750:	20000f8c 	.word	0x20000f8c
    5754:	20000fac 	.word	0x20000fac
    5758:	20000fa0 	.word	0x20000fa0
    575c:	20001158 	.word	0x20001158
    5760:	000052b9 	.word	0x000052b9

00005764 <can_process>:
	}
}


void can_process(void)
{
    5764:	b570      	push	{r4, r5, r6, lr}
    5766:	b0c2      	sub	sp, #264	; 0x108
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
    5768:	4b6a      	ldr	r3, [pc, #424]	; (5914 <can_process+0x1b0>)
    576a:	681a      	ldr	r2, [r3, #0]
    576c:	4b6a      	ldr	r3, [pc, #424]	; (5918 <can_process+0x1b4>)
    576e:	681b      	ldr	r3, [r3, #0]
    5770:	429a      	cmp	r2, r3
    5772:	d100      	bne.n	5776 <can_process+0x12>
    5774:	e0cb      	b.n	590e <can_process+0x1aa>
	{
		broadcast = 0;
		CanTxBuffer[0] = 0x55;
    5776:	2255      	movs	r2, #85	; 0x55
    5778:	4b68      	ldr	r3, [pc, #416]	; (591c <can_process+0x1b8>)
    577a:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    577c:	2101      	movs	r1, #1
    577e:	466b      	mov	r3, sp
    5780:	1dd8      	adds	r0, r3, #7
    5782:	4b67      	ldr	r3, [pc, #412]	; (5920 <can_process+0x1bc>)
    5784:	4798      	blx	r3
		if (ch == 0x55)  // 0x55
    5786:	466b      	mov	r3, sp
    5788:	3307      	adds	r3, #7
    578a:	781b      	ldrb	r3, [r3, #0]
    578c:	2b55      	cmp	r3, #85	; 0x55
    578e:	d000      	beq.n	5792 <can_process+0x2e>
    5790:	e0bd      	b.n	590e <can_process+0x1aa>
		{
			read_bytes(&ch,1);
    5792:	2101      	movs	r1, #1
    5794:	466b      	mov	r3, sp
    5796:	1dd8      	adds	r0, r3, #7
    5798:	4b61      	ldr	r3, [pc, #388]	; (5920 <can_process+0x1bc>)
    579a:	4798      	blx	r3
			if (ch == 0x00)  // 0x00
    579c:	466b      	mov	r3, sp
    579e:	79dc      	ldrb	r4, [r3, #7]
    57a0:	2c00      	cmp	r4, #0
    57a2:	d136      	bne.n	5812 <can_process+0xae>
			{
				read_bytes(&ch,1);
    57a4:	2101      	movs	r1, #1
    57a6:	466b      	mov	r3, sp
    57a8:	1dd8      	adds	r0, r3, #7
    57aa:	4b5d      	ldr	r3, [pc, #372]	; (5920 <can_process+0x1bc>)
    57ac:	4798      	blx	r3
				if (ch == 0x00)  // 0x00
    57ae:	466b      	mov	r3, sp
    57b0:	3307      	adds	r3, #7
    57b2:	781b      	ldrb	r3, [r3, #0]
    57b4:	2b00      	cmp	r3, #0
    57b6:	d000      	beq.n	57ba <can_process+0x56>
    57b8:	e0a9      	b.n	590e <can_process+0x1aa>
				{
					read_bytes(&ch,1);   // 
    57ba:	2101      	movs	r1, #1
    57bc:	466b      	mov	r3, sp
    57be:	1dd8      	adds	r0, r3, #7
    57c0:	4b57      	ldr	r3, [pc, #348]	; (5920 <can_process+0x1bc>)
    57c2:	4798      	blx	r3
					if(ch == 0x00)
    57c4:	466b      	mov	r3, sp
    57c6:	3307      	adds	r3, #7
    57c8:	781b      	ldrb	r3, [r3, #0]
    57ca:	2b00      	cmp	r3, #0
    57cc:	d000      	beq.n	57d0 <can_process+0x6c>
    57ce:	e09e      	b.n	590e <can_process+0x1aa>
					{
						read_bytes(&ch,1); 
    57d0:	2101      	movs	r1, #1
    57d2:	466b      	mov	r3, sp
    57d4:	1dd8      	adds	r0, r3, #7
    57d6:	4b52      	ldr	r3, [pc, #328]	; (5920 <can_process+0x1bc>)
    57d8:	4798      	blx	r3
						if(ch == 0x01)
    57da:	466b      	mov	r3, sp
    57dc:	3307      	adds	r3, #7
    57de:	781b      	ldrb	r3, [r3, #0]
    57e0:	2b01      	cmp	r3, #1
    57e2:	d000      	beq.n	57e6 <can_process+0x82>
    57e4:	e093      	b.n	590e <can_process+0x1aa>
						{
							read_bytes(&ch,1); 
    57e6:	2101      	movs	r1, #1
    57e8:	466b      	mov	r3, sp
    57ea:	1dd8      	adds	r0, r3, #7
    57ec:	4b4c      	ldr	r3, [pc, #304]	; (5920 <can_process+0x1bc>)
    57ee:	4798      	blx	r3
							if(ch == 0xff)
    57f0:	466b      	mov	r3, sp
    57f2:	3307      	adds	r3, #7
    57f4:	781b      	ldrb	r3, [r3, #0]
    57f6:	2bff      	cmp	r3, #255	; 0xff
    57f8:	d000      	beq.n	57fc <can_process+0x98>
    57fa:	e088      	b.n	590e <can_process+0x1aa>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    57fc:	4849      	ldr	r0, [pc, #292]	; (5924 <can_process+0x1c0>)
    57fe:	4b4a      	ldr	r3, [pc, #296]	; (5928 <can_process+0x1c4>)
    5800:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    5802:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    5806:	4a49      	ldr	r2, [pc, #292]	; (592c <can_process+0x1c8>)
    5808:	4b49      	ldr	r3, [pc, #292]	; (5930 <can_process+0x1cc>)
    580a:	60da      	str	r2, [r3, #12]
    580c:	f3bf 8f4f 	dsb	sy
    5810:	e7fe      	b.n	5810 <can_process+0xac>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //
    5812:	4b48      	ldr	r3, [pc, #288]	; (5934 <can_process+0x1d0>)
    5814:	781b      	ldrb	r3, [r3, #0]
    5816:	42a3      	cmp	r3, r4
    5818:	d001      	beq.n	581e <can_process+0xba>
    581a:	2cff      	cmp	r4, #255	; 0xff
    581c:	d177      	bne.n	590e <can_process+0x1aa>
			{
				if (ch == 0xff)
				{
					broadcast = 1;
				}
				read_bytes(&Sequence_ID,1);   //ID
    581e:	2101      	movs	r1, #1
    5820:	4845      	ldr	r0, [pc, #276]	; (5938 <can_process+0x1d4>)
    5822:	4d3f      	ldr	r5, [pc, #252]	; (5920 <can_process+0x1bc>)
    5824:	47a8      	blx	r5
				read_bytes(buffer,1);   // 
    5826:	2101      	movs	r1, #1
    5828:	a802      	add	r0, sp, #8
    582a:	47a8      	blx	r5

				if(buffer[0] <= 9)
    582c:	ab02      	add	r3, sp, #8
    582e:	7819      	ldrb	r1, [r3, #0]
    5830:	2909      	cmp	r1, #9
    5832:	d86c      	bhi.n	590e <can_process+0x1aa>
				{
					read_bytes(buffer+1,buffer[0]+2);
    5834:	3102      	adds	r1, #2
    5836:	2009      	movs	r0, #9
    5838:	4468      	add	r0, sp
    583a:	4b39      	ldr	r3, [pc, #228]	; (5920 <can_process+0x1bc>)
    583c:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    583e:	ae02      	add	r6, sp, #8
    5840:	7835      	ldrb	r5, [r6, #0]
    5842:	1ce9      	adds	r1, r5, #3
    5844:	b2c9      	uxtb	r1, r1
    5846:	0030      	movs	r0, r6
    5848:	4b3c      	ldr	r3, [pc, #240]	; (593c <can_process+0x1d8>)
    584a:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    584c:	1975      	adds	r5, r6, r5
    584e:	78ab      	ldrb	r3, [r5, #2]
    5850:	4283      	cmp	r3, r0
    5852:	d15c      	bne.n	590e <can_process+0x1aa>
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
	{
		broadcast = 0;
    5854:	0023      	movs	r3, r4
    5856:	3bff      	subs	r3, #255	; 0xff
    5858:	425a      	negs	r2, r3
    585a:	4153      	adcs	r3, r2
    585c:	b2da      	uxtb	r2, r3
				{
					read_bytes(buffer+1,buffer[0]+2);
					checksum = check_sum(buffer,buffer[0]+3);
					if ( checksum == (buffer[buffer[0]+2]) )
					{
						switch(buffer[1])
    585e:	ab02      	add	r3, sp, #8
    5860:	785b      	ldrb	r3, [r3, #1]
    5862:	2b58      	cmp	r3, #88	; 0x58
    5864:	d042      	beq.n	58ec <can_process+0x188>
    5866:	b2d9      	uxtb	r1, r3
    5868:	2958      	cmp	r1, #88	; 0x58
    586a:	d804      	bhi.n	5876 <can_process+0x112>
    586c:	2b38      	cmp	r3, #56	; 0x38
    586e:	d04b      	beq.n	5908 <can_process+0x1a4>
    5870:	2b48      	cmp	r3, #72	; 0x48
    5872:	d034      	beq.n	58de <can_process+0x17a>
    5874:	e04b      	b.n	590e <can_process+0x1aa>
    5876:	b2d9      	uxtb	r1, r3
    5878:	29c6      	cmp	r1, #198	; 0xc6
    587a:	d029      	beq.n	58d0 <can_process+0x16c>
    587c:	29ce      	cmp	r1, #206	; 0xce
    587e:	d002      	beq.n	5886 <can_process+0x122>
    5880:	29c5      	cmp	r1, #197	; 0xc5
    5882:	d144      	bne.n	590e <can_process+0x1aa>
    5884:	e012      	b.n	58ac <can_process+0x148>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    5886:	4b2e      	ldr	r3, [pc, #184]	; (5940 <can_process+0x1dc>)
    5888:	781b      	ldrb	r3, [r3, #0]
    588a:	2b00      	cmp	r3, #0
    588c:	d13f      	bne.n	590e <can_process+0x1aa>
								{
									if (buffer[2] != 0x00 && buffer[2] != 0xff )
    588e:	ab02      	add	r3, sp, #8
    5890:	789a      	ldrb	r2, [r3, #2]
    5892:	1e53      	subs	r3, r2, #1
    5894:	b2db      	uxtb	r3, r3
    5896:	2bfd      	cmp	r3, #253	; 0xfd
    5898:	d839      	bhi.n	590e <can_process+0x1aa>
									{
										Latch_id = buffer[2];
    589a:	4b2a      	ldr	r3, [pc, #168]	; (5944 <can_process+0x1e0>)
    589c:	701a      	strb	r2, [r3, #0]
										battery_load();
    589e:	4b2a      	ldr	r3, [pc, #168]	; (5948 <can_process+0x1e4>)
    58a0:	4798      	blx	r3
										if ( broadcast == 0)
    58a2:	2cff      	cmp	r4, #255	; 0xff
    58a4:	d033      	beq.n	590e <can_process+0x1aa>
										{
											latch_answer();
    58a6:	4b29      	ldr	r3, [pc, #164]	; (594c <can_process+0x1e8>)
    58a8:	4798      	blx	r3
    58aa:	e030      	b.n	590e <can_process+0x1aa>
										}
									}
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0 && broadcast == 0)
    58ac:	4b24      	ldr	r3, [pc, #144]	; (5940 <can_process+0x1dc>)
    58ae:	781b      	ldrb	r3, [r3, #0]
    58b0:	4313      	orrs	r3, r2
    58b2:	d12c      	bne.n	590e <can_process+0x1aa>
								{
									if (Latch_id != buffer[2])
    58b4:	ab02      	add	r3, sp, #8
    58b6:	789a      	ldrb	r2, [r3, #2]
    58b8:	4b22      	ldr	r3, [pc, #136]	; (5944 <can_process+0x1e0>)
    58ba:	781b      	ldrb	r3, [r3, #0]
    58bc:	429a      	cmp	r2, r3
    58be:	d004      	beq.n	58ca <can_process+0x166>
									{
										Latch_id = 0xff;
    58c0:	22ff      	movs	r2, #255	; 0xff
    58c2:	4b20      	ldr	r3, [pc, #128]	; (5944 <can_process+0x1e0>)
    58c4:	701a      	strb	r2, [r3, #0]
										battery_load();
    58c6:	4b20      	ldr	r3, [pc, #128]	; (5948 <can_process+0x1e4>)
    58c8:	4798      	blx	r3
									}
									battery_answer();
    58ca:	4b21      	ldr	r3, [pc, #132]	; (5950 <can_process+0x1ec>)
    58cc:	4798      	blx	r3
    58ce:	e01e      	b.n	590e <can_process+0x1aa>
								}
								break;
							case 0xC6:
								if (address_assign_flag == 0 && broadcast == 0)
    58d0:	4b1b      	ldr	r3, [pc, #108]	; (5940 <can_process+0x1dc>)
    58d2:	781b      	ldrb	r3, [r3, #0]
    58d4:	4313      	orrs	r3, r2
    58d6:	d11a      	bne.n	590e <can_process+0x1aa>
								{
									profile_answer();
    58d8:	4b1e      	ldr	r3, [pc, #120]	; (5954 <can_process+0x1f0>)
    58da:	4798      	blx	r3
    58dc:	e017      	b.n	590e <can_process+0x1aa>
								}
								break;
							case 0x48:
								if (address_assign_flag == 0 && broadcast == 0)
    58de:	4b18      	ldr	r3, [pc, #96]	; (5940 <can_process+0x1dc>)
    58e0:	781b      	ldrb	r3, [r3, #0]
    58e2:	4313      	orrs	r3, r2
    58e4:	d113      	bne.n	590e <can_process+0x1aa>
								{
									address_answer();
    58e6:	4b1c      	ldr	r3, [pc, #112]	; (5958 <can_process+0x1f4>)
    58e8:	4798      	blx	r3
    58ea:	e010      	b.n	590e <can_process+0x1aa>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    58ec:	ab02      	add	r3, sp, #8
    58ee:	789a      	ldrb	r2, [r3, #2]
    58f0:	4b10      	ldr	r3, [pc, #64]	; (5934 <can_process+0x1d0>)
    58f2:	781b      	ldrb	r3, [r3, #0]
    58f4:	429a      	cmp	r2, r3
    58f6:	d10a      	bne.n	590e <can_process+0x1aa>
    58f8:	4b11      	ldr	r3, [pc, #68]	; (5940 <can_process+0x1dc>)
    58fa:	781b      	ldrb	r3, [r3, #0]
    58fc:	2b01      	cmp	r3, #1
    58fe:	d106      	bne.n	590e <can_process+0x1aa>
								{
									address_conflict = 1;
    5900:	2201      	movs	r2, #1
    5902:	4b16      	ldr	r3, [pc, #88]	; (595c <can_process+0x1f8>)
    5904:	701a      	strb	r2, [r3, #0]
    5906:	e002      	b.n	590e <can_process+0x1aa>
								}
								break;
#ifdef SIMULATION_AFE 
							case 0x38:
								Can_var(buffer);
    5908:	a802      	add	r0, sp, #8
    590a:	4b15      	ldr	r3, [pc, #84]	; (5960 <can_process+0x1fc>)
    590c:	4798      	blx	r3
					}
				}
			}
		}
	}
}
    590e:	b042      	add	sp, #264	; 0x108
    5910:	bd70      	pop	{r4, r5, r6, pc}
    5912:	46c0      	nop			; (mov r8, r8)
    5914:	20000044 	.word	0x20000044
    5918:	20000110 	.word	0x20000110
    591c:	20001028 	.word	0x20001028
    5920:	0000524d 	.word	0x0000524d
    5924:	0003fd00 	.word	0x0003fd00
    5928:	00009425 	.word	0x00009425
    592c:	05fa0004 	.word	0x05fa0004
    5930:	e000ed00 	.word	0xe000ed00
    5934:	20000f51 	.word	0x20000f51
    5938:	20000fb4 	.word	0x20000fb4
    593c:	000052b9 	.word	0x000052b9
    5940:	20001159 	.word	0x20001159
    5944:	20000f58 	.word	0x20000f58
    5948:	00005575 	.word	0x00005575
    594c:	00005525 	.word	0x00005525
    5950:	00005511 	.word	0x00005511
    5954:	0000538d 	.word	0x0000538d
    5958:	00005345 	.word	0x00005345
    595c:	20000218 	.word	0x20000218
    5960:	000075b1 	.word	0x000075b1

00005964 <Address_Send>:
		
	}
}

void Address_Send(void)
{
    5964:	b510      	push	{r4, lr}
    5966:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5968:	ac01      	add	r4, sp, #4
    596a:	2355      	movs	r3, #85	; 0x55
    596c:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    596e:	4b0a      	ldr	r3, [pc, #40]	; (5998 <Address_Send+0x34>)
    5970:	781b      	ldrb	r3, [r3, #0]
    5972:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    5974:	2300      	movs	r3, #0
    5976:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    5978:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    597a:	3348      	adds	r3, #72	; 0x48
    597c:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    597e:	2103      	movs	r1, #3
    5980:	466b      	mov	r3, sp
    5982:	1dd8      	adds	r0, r3, #7
    5984:	4b05      	ldr	r3, [pc, #20]	; (599c <Address_Send+0x38>)
    5986:	4798      	blx	r3
    5988:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    598a:	2106      	movs	r1, #6
    598c:	0020      	movs	r0, r4
    598e:	4b04      	ldr	r3, [pc, #16]	; (59a0 <Address_Send+0x3c>)
    5990:	4798      	blx	r3
}
    5992:	b004      	add	sp, #16
    5994:	bd10      	pop	{r4, pc}
    5996:	46c0      	nop			; (mov r8, r8)
    5998:	20000f51 	.word	0x20000f51
    599c:	000052b9 	.word	0x000052b9
    59a0:	000052dd 	.word	0x000052dd

000059a4 <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    59a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    59a6:	464f      	mov	r7, r9
    59a8:	4646      	mov	r6, r8
    59aa:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    59ac:	2382      	movs	r3, #130	; 0x82
    59ae:	05db      	lsls	r3, r3, #23
    59b0:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    59b2:	065b      	lsls	r3, r3, #25
    59b4:	d40d      	bmi.n	59d2 <Address_Init+0x2e>
	{
		ID_address = 0x01;
    59b6:	2201      	movs	r2, #1
    59b8:	4b28      	ldr	r3, [pc, #160]	; (5a5c <Address_Init+0xb8>)
    59ba:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    59bc:	2200      	movs	r2, #0
    59be:	4b28      	ldr	r3, [pc, #160]	; (5a60 <Address_Init+0xbc>)
    59c0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    59c2:	2382      	movs	r3, #130	; 0x82
    59c4:	05db      	lsls	r3, r3, #23
    59c6:	3220      	adds	r2, #32
    59c8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    59ca:	2280      	movs	r2, #128	; 0x80
    59cc:	0112      	lsls	r2, r2, #4
    59ce:	615a      	str	r2, [r3, #20]
    59d0:	e040      	b.n	5a54 <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    59d2:	2182      	movs	r1, #130	; 0x82
    59d4:	05c9      	lsls	r1, r1, #23
		ID_OUT_High();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == false);//ID_IN 
    59d6:	2210      	movs	r2, #16
    59d8:	6a0b      	ldr	r3, [r1, #32]
    59da:	421a      	tst	r2, r3
    59dc:	d0fc      	beq.n	59d8 <Address_Init+0x34>
		delay_ms(10);
    59de:	200a      	movs	r0, #10
    59e0:	4b20      	ldr	r3, [pc, #128]	; (5a64 <Address_Init+0xc0>)
    59e2:	4798      	blx	r3
    59e4:	2182      	movs	r1, #130	; 0x82
    59e6:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == false);//ID_IN 
    59e8:	2210      	movs	r2, #16
    59ea:	6a0b      	ldr	r3, [r1, #32]
    59ec:	421a      	tst	r2, r3
    59ee:	d0fc      	beq.n	59ea <Address_Init+0x46>
		
		ID_address = 0x01;
    59f0:	2201      	movs	r2, #1
    59f2:	4b1a      	ldr	r3, [pc, #104]	; (5a5c <Address_Init+0xb8>)
    59f4:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    59f6:	4f1a      	ldr	r7, [pc, #104]	; (5a60 <Address_Init+0xbc>)
		{
			Address_Send();
    59f8:	4b1b      	ldr	r3, [pc, #108]	; (5a68 <Address_Init+0xc4>)
    59fa:	4699      	mov	r9, r3
			time_count = 0;
    59fc:	4b1b      	ldr	r3, [pc, #108]	; (5a6c <Address_Init+0xc8>)
    59fe:	4698      	mov	r8, r3
		while(ID_IN_Read() == false);//ID_IN 
		delay_ms(10);
		while(ID_IN_Read() == false);//ID_IN 
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5a00:	e025      	b.n	5a4e <Address_Init+0xaa>
		{
			Address_Send();
    5a02:	47c8      	blx	r9
			time_count = 0;
    5a04:	2300      	movs	r3, #0
    5a06:	4642      	mov	r2, r8
    5a08:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    5a0a:	4a19      	ldr	r2, [pc, #100]	; (5a70 <Address_Init+0xcc>)
    5a0c:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    5a0e:	4e19      	ldr	r6, [pc, #100]	; (5a74 <Address_Init+0xd0>)
				time_count++;
    5a10:	4c16      	ldr	r4, [pc, #88]	; (5a6c <Address_Init+0xc8>)
				delay_ms(1);
    5a12:	4d14      	ldr	r5, [pc, #80]	; (5a64 <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    5a14:	47b0      	blx	r6
				time_count++;
    5a16:	6823      	ldr	r3, [r4, #0]
    5a18:	3301      	adds	r3, #1
    5a1a:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    5a1c:	2001      	movs	r0, #1
    5a1e:	47a8      	blx	r5
				if (time_count >= 50)
    5a20:	6823      	ldr	r3, [r4, #0]
    5a22:	2b31      	cmp	r3, #49	; 0x31
    5a24:	d907      	bls.n	5a36 <Address_Init+0x92>
				{
					address_assign_flag = 0;
    5a26:	2200      	movs	r2, #0
    5a28:	4b0d      	ldr	r3, [pc, #52]	; (5a60 <Address_Init+0xbc>)
    5a2a:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5a2c:	3220      	adds	r2, #32
    5a2e:	2382      	movs	r3, #130	; 0x82
    5a30:	05db      	lsls	r3, r3, #23
    5a32:	619a      	str	r2, [r3, #24]
    5a34:	e00b      	b.n	5a4e <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    5a36:	4b0e      	ldr	r3, [pc, #56]	; (5a70 <Address_Init+0xcc>)
    5a38:	781b      	ldrb	r3, [r3, #0]
    5a3a:	2b00      	cmp	r3, #0
    5a3c:	d0ea      	beq.n	5a14 <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_High();
					break;
				}
			}
			if (address_assign_flag == 1)
    5a3e:	4b08      	ldr	r3, [pc, #32]	; (5a60 <Address_Init+0xbc>)
    5a40:	781b      	ldrb	r3, [r3, #0]
    5a42:	2b01      	cmp	r3, #1
    5a44:	d103      	bne.n	5a4e <Address_Init+0xaa>
			{
				ID_address++;
    5a46:	4a05      	ldr	r2, [pc, #20]	; (5a5c <Address_Init+0xb8>)
    5a48:	7813      	ldrb	r3, [r2, #0]
    5a4a:	3301      	adds	r3, #1
    5a4c:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == false);//ID_IN 
		delay_ms(10);
		while(ID_IN_Read() == false);//ID_IN 
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5a4e:	783b      	ldrb	r3, [r7, #0]
    5a50:	2b01      	cmp	r3, #1
    5a52:	d0d6      	beq.n	5a02 <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    5a54:	bc0c      	pop	{r2, r3}
    5a56:	4690      	mov	r8, r2
    5a58:	4699      	mov	r9, r3
    5a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a5c:	20000f51 	.word	0x20000f51
    5a60:	20001159 	.word	0x20001159
    5a64:	000085d5 	.word	0x000085d5
    5a68:	00005965 	.word	0x00005965
    5a6c:	200000c8 	.word	0x200000c8
    5a70:	20000218 	.word	0x20000218
    5a74:	00005765 	.word	0x00005765

00005a78 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    5a78:	b500      	push	{lr}
    5a7a:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    5a7c:	2300      	movs	r3, #0
    5a7e:	466a      	mov	r2, sp
    5a80:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    5a82:	4a07      	ldr	r2, [pc, #28]	; (5aa0 <Configure_Flash+0x28>)
    5a84:	6852      	ldr	r2, [r2, #4]
    5a86:	06d2      	lsls	r2, r2, #27
    5a88:	0f12      	lsrs	r2, r2, #28
    5a8a:	4669      	mov	r1, sp
    5a8c:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    5a8e:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    5a90:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    5a92:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    5a94:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    5a96:	4668      	mov	r0, sp
    5a98:	4b02      	ldr	r3, [pc, #8]	; (5aa4 <Configure_Flash+0x2c>)
    5a9a:	4798      	blx	r3
}
    5a9c:	b003      	add	sp, #12
    5a9e:	bd00      	pop	{pc}
    5aa0:	41004000 	.word	0x41004000
    5aa4:	0000919d 	.word	0x0000919d

00005aa8 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    5aa8:	b570      	push	{r4, r5, r6, lr}
    5aaa:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    5aac:	4c02      	ldr	r4, [pc, #8]	; (5ab8 <Bsp_Erase_Row+0x10>)
    5aae:	0028      	movs	r0, r5
    5ab0:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    5ab2:	2805      	cmp	r0, #5
    5ab4:	d0fb      	beq.n	5aae <Bsp_Erase_Row+0x6>
}
    5ab6:	bd70      	pop	{r4, r5, r6, pc}
    5ab8:	00009425 	.word	0x00009425

00005abc <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5abe:	0006      	movs	r6, r0
    5ac0:	000d      	movs	r5, r1
    5ac2:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    5ac4:	4f03      	ldr	r7, [pc, #12]	; (5ad4 <Bsp_Write_Buffer+0x18>)
    5ac6:	0022      	movs	r2, r4
    5ac8:	0029      	movs	r1, r5
    5aca:	0030      	movs	r0, r6
    5acc:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5ace:	2805      	cmp	r0, #5
    5ad0:	d0f9      	beq.n	5ac6 <Bsp_Write_Buffer+0xa>
}
    5ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5ad4:	000092e5 	.word	0x000092e5

00005ad8 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5ada:	0006      	movs	r6, r0
    5adc:	000d      	movs	r5, r1
    5ade:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    5ae0:	4f03      	ldr	r7, [pc, #12]	; (5af0 <Bsp_Read_Buffer+0x18>)
    5ae2:	0022      	movs	r2, r4
    5ae4:	0029      	movs	r1, r5
    5ae6:	0030      	movs	r0, r6
    5ae8:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    5aea:	2805      	cmp	r0, #5
    5aec:	d0f9      	beq.n	5ae2 <Bsp_Read_Buffer+0xa>
}
    5aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5af0:	000093ad 	.word	0x000093ad

00005af4 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    5af4:	4a34      	ldr	r2, [pc, #208]	; (5bc8 <EEPROM_To_RAM+0xd4>)
    5af6:	7851      	ldrb	r1, [r2, #1]
    5af8:	4b34      	ldr	r3, [pc, #208]	; (5bcc <EEPROM_To_RAM+0xd8>)
    5afa:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    5afc:	7c99      	ldrb	r1, [r3, #18]
    5afe:	b2c9      	uxtb	r1, r1
    5b00:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //soc20161010zzysoc3
    5b02:	7c99      	ldrb	r1, [r3, #18]
    5b04:	b2c9      	uxtb	r1, r1
    5b06:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    5b08:	7911      	ldrb	r1, [r2, #4]
    5b0a:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    5b0c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    5b0e:	0209      	lsls	r1, r1, #8
    5b10:	b289      	uxth	r1, r1
    5b12:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    5b14:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    5b16:	7951      	ldrb	r1, [r2, #5]
    5b18:	4301      	orrs	r1, r0
    5b1a:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    5b1c:	7991      	ldrb	r1, [r2, #6]
    5b1e:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    5b20:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    5b22:	0209      	lsls	r1, r1, #8
    5b24:	b289      	uxth	r1, r1
    5b26:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    5b28:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    5b2a:	79d1      	ldrb	r1, [r2, #7]
    5b2c:	4301      	orrs	r1, r0
    5b2e:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    5b30:	7a11      	ldrb	r1, [r2, #8]
    5b32:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    5b34:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    5b36:	0209      	lsls	r1, r1, #8
    5b38:	b289      	uxth	r1, r1
    5b3a:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    5b3c:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    5b3e:	7a51      	ldrb	r1, [r2, #9]
    5b40:	4301      	orrs	r1, r0
    5b42:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    5b44:	7ad1      	ldrb	r1, [r2, #11]
    5b46:	4b22      	ldr	r3, [pc, #136]	; (5bd0 <EEPROM_To_RAM+0xdc>)
    5b48:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    5b4a:	7b11      	ldrb	r1, [r2, #12]
    5b4c:	4b21      	ldr	r3, [pc, #132]	; (5bd4 <EEPROM_To_RAM+0xe0>)
    5b4e:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    5b50:	8819      	ldrh	r1, [r3, #0]
    5b52:	0209      	lsls	r1, r1, #8
    5b54:	b289      	uxth	r1, r1
    5b56:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    5b58:	8818      	ldrh	r0, [r3, #0]
    5b5a:	7b51      	ldrb	r1, [r2, #13]
    5b5c:	4301      	orrs	r1, r0
    5b5e:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    5b60:	7b91      	ldrb	r1, [r2, #14]
    5b62:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    5b64:	8859      	ldrh	r1, [r3, #2]
    5b66:	0209      	lsls	r1, r1, #8
    5b68:	b289      	uxth	r1, r1
    5b6a:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    5b6c:	8858      	ldrh	r0, [r3, #2]
    5b6e:	7bd1      	ldrb	r1, [r2, #15]
    5b70:	4301      	orrs	r1, r0
    5b72:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    5b74:	2110      	movs	r1, #16
    5b76:	5651      	ldrsb	r1, [r2, r1]
    5b78:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    5b7a:	2111      	movs	r1, #17
    5b7c:	5651      	ldrsb	r1, [r2, r1]
    5b7e:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    5b80:	7c91      	ldrb	r1, [r2, #18]
    5b82:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    5b84:	88d9      	ldrh	r1, [r3, #6]
    5b86:	b249      	sxtb	r1, r1
    5b88:	0209      	lsls	r1, r1, #8
    5b8a:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    5b8c:	88d9      	ldrh	r1, [r3, #6]
    5b8e:	b209      	sxth	r1, r1
    5b90:	7cd0      	ldrb	r0, [r2, #19]
    5b92:	4301      	orrs	r1, r0
    5b94:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    5b96:	7d11      	ldrb	r1, [r2, #20]
    5b98:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    5b9a:	8919      	ldrh	r1, [r3, #8]
    5b9c:	b249      	sxtb	r1, r1
    5b9e:	0209      	lsls	r1, r1, #8
    5ba0:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    5ba2:	8919      	ldrh	r1, [r3, #8]
    5ba4:	b209      	sxth	r1, r1
    5ba6:	7d50      	ldrb	r0, [r2, #21]
    5ba8:	4301      	orrs	r1, r0
    5baa:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    5bac:	7d91      	ldrb	r1, [r2, #22]
    5bae:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    5bb0:	8959      	ldrh	r1, [r3, #10]
    5bb2:	0209      	lsls	r1, r1, #8
    5bb4:	b289      	uxth	r1, r1
    5bb6:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    5bb8:	8958      	ldrh	r0, [r3, #10]
    5bba:	7dd1      	ldrb	r1, [r2, #23]
    5bbc:	4301      	orrs	r1, r0
    5bbe:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    5bc0:	7e12      	ldrb	r2, [r2, #24]
    5bc2:	b252      	sxtb	r2, r2
    5bc4:	731a      	strb	r2, [r3, #12]
}
    5bc6:	4770      	bx	lr
    5bc8:	20001138 	.word	0x20001138
    5bcc:	20000f5c 	.word	0x20000f5c
    5bd0:	20001024 	.word	0x20001024
    5bd4:	20001014 	.word	0x20001014

00005bd8 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    5bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    5bda:	4b2e      	ldr	r3, [pc, #184]	; (5c94 <EEPROM_Init+0xbc>)
    5bdc:	22b3      	movs	r2, #179	; 0xb3
    5bde:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    5be0:	492d      	ldr	r1, [pc, #180]	; (5c98 <EEPROM_Init+0xc0>)
    5be2:	880a      	ldrh	r2, [r1, #0]
    5be4:	0a12      	lsrs	r2, r2, #8
    5be6:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    5be8:	880a      	ldrh	r2, [r1, #0]
    5bea:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    5bec:	4a2b      	ldr	r2, [pc, #172]	; (5c9c <EEPROM_Init+0xc4>)
    5bee:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5bf0:	0a09      	lsrs	r1, r1, #8
    5bf2:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    5bf4:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5bf6:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    5bf8:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5bfa:	0a09      	lsrs	r1, r1, #8
    5bfc:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    5bfe:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5c00:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    5c02:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    5c04:	0a09      	lsrs	r1, r1, #8
    5c06:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    5c08:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    5c0a:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    5c0c:	4a24      	ldr	r2, [pc, #144]	; (5ca0 <EEPROM_Init+0xc8>)
    5c0e:	8812      	ldrh	r2, [r2, #0]
    5c10:	0a11      	lsrs	r1, r2, #8
    5c12:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    5c14:	72da      	strb	r2, [r3, #11]
    //20160810
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    5c16:	4a23      	ldr	r2, [pc, #140]	; (5ca4 <EEPROM_Init+0xcc>)
    5c18:	8811      	ldrh	r1, [r2, #0]
    5c1a:	0a09      	lsrs	r1, r1, #8
    5c1c:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    5c1e:	8811      	ldrh	r1, [r2, #0]
    5c20:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    5c22:	8851      	ldrh	r1, [r2, #2]
    5c24:	0a09      	lsrs	r1, r1, #8
    5c26:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    5c28:	8851      	ldrh	r1, [r2, #2]
    5c2a:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    5c2c:	7911      	ldrb	r1, [r2, #4]
    5c2e:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    5c30:	7951      	ldrb	r1, [r2, #5]
    5c32:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    5c34:	88d1      	ldrh	r1, [r2, #6]
    5c36:	0a09      	lsrs	r1, r1, #8
    5c38:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    5c3a:	88d1      	ldrh	r1, [r2, #6]
    5c3c:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    5c3e:	8911      	ldrh	r1, [r2, #8]
    5c40:	0a09      	lsrs	r1, r1, #8
    5c42:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    5c44:	8911      	ldrh	r1, [r2, #8]
    5c46:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    5c48:	8951      	ldrh	r1, [r2, #10]
    5c4a:	0a09      	lsrs	r1, r1, #8
    5c4c:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    5c4e:	8951      	ldrh	r1, [r2, #10]
    5c50:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    5c52:	7b12      	ldrb	r2, [r2, #12]
    5c54:	b252      	sxtb	r2, r2
    5c56:	1212      	asrs	r2, r2, #8
    5c58:	761a      	strb	r2, [r3, #24]
    5c5a:	001a      	movs	r2, r3
    5c5c:	3319      	adds	r3, #25
    5c5e:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    5c60:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    5c62:	7810      	ldrb	r0, [r2, #0]
    5c64:	181b      	adds	r3, r3, r0
    5c66:	b2db      	uxtb	r3, r3
    5c68:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    5c6a:	428a      	cmp	r2, r1
    5c6c:	d1f9      	bne.n	5c62 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    5c6e:	4c09      	ldr	r4, [pc, #36]	; (5c94 <EEPROM_Init+0xbc>)
    5c70:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5c72:	4d0d      	ldr	r5, [pc, #52]	; (5ca8 <EEPROM_Init+0xd0>)
    5c74:	0028      	movs	r0, r5
    5c76:	4f0d      	ldr	r7, [pc, #52]	; (5cac <EEPROM_Init+0xd4>)
    5c78:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5c7a:	4e0d      	ldr	r6, [pc, #52]	; (5cb0 <EEPROM_Init+0xd8>)
    5c7c:	0030      	movs	r0, r6
    5c7e:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5c80:	221a      	movs	r2, #26
    5c82:	0021      	movs	r1, r4
    5c84:	0028      	movs	r0, r5
    5c86:	4d0b      	ldr	r5, [pc, #44]	; (5cb4 <EEPROM_Init+0xdc>)
    5c88:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5c8a:	221a      	movs	r2, #26
    5c8c:	0021      	movs	r1, r4
    5c8e:	0030      	movs	r0, r6
    5c90:	47a8      	blx	r5

    5c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5c94:	20001138 	.word	0x20001138
    5c98:	20000f94 	.word	0x20000f94
    5c9c:	20000f5c 	.word	0x20000f5c
    5ca0:	20001024 	.word	0x20001024
    5ca4:	20001014 	.word	0x20001014
    5ca8:	0003fe00 	.word	0x0003fe00
    5cac:	00005aa9 	.word	0x00005aa9
    5cb0:	0003ff00 	.word	0x0003ff00
    5cb4:	00005abd 	.word	0x00005abd

00005cb8 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    5cb8:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5cba:	4c10      	ldr	r4, [pc, #64]	; (5cfc <EEPROM_BACKUP_READ+0x44>)
    5cbc:	221a      	movs	r2, #26
    5cbe:	0021      	movs	r1, r4
    5cc0:	480f      	ldr	r0, [pc, #60]	; (5d00 <EEPROM_BACKUP_READ+0x48>)
    5cc2:	4b10      	ldr	r3, [pc, #64]	; (5d04 <EEPROM_BACKUP_READ+0x4c>)
    5cc4:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    5cc6:	7823      	ldrb	r3, [r4, #0]
    5cc8:	2bb3      	cmp	r3, #179	; 0xb3
    5cca:	d113      	bne.n	5cf4 <EEPROM_BACKUP_READ+0x3c>
    5ccc:	4a0b      	ldr	r2, [pc, #44]	; (5cfc <EEPROM_BACKUP_READ+0x44>)
    5cce:	0010      	movs	r0, r2
    5cd0:	3019      	adds	r0, #25
    5cd2:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    5cd4:	7811      	ldrb	r1, [r2, #0]
    5cd6:	185b      	adds	r3, r3, r1
    5cd8:	b2db      	uxtb	r3, r3
    5cda:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    5cdc:	4282      	cmp	r2, r0
    5cde:	d1f9      	bne.n	5cd4 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5ce0:	4a06      	ldr	r2, [pc, #24]	; (5cfc <EEPROM_BACKUP_READ+0x44>)
    5ce2:	7e52      	ldrb	r2, [r2, #25]
    5ce4:	429a      	cmp	r2, r3
    5ce6:	d102      	bne.n	5cee <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    5ce8:	4b07      	ldr	r3, [pc, #28]	; (5d08 <EEPROM_BACKUP_READ+0x50>)
    5cea:	4798      	blx	r3
    5cec:	e004      	b.n	5cf8 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    5cee:	4b07      	ldr	r3, [pc, #28]	; (5d0c <EEPROM_BACKUP_READ+0x54>)
    5cf0:	4798      	blx	r3
    5cf2:	e001      	b.n	5cf8 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    5cf4:	4b05      	ldr	r3, [pc, #20]	; (5d0c <EEPROM_BACKUP_READ+0x54>)
    5cf6:	4798      	blx	r3
   }
}
    5cf8:	bd10      	pop	{r4, pc}
    5cfa:	46c0      	nop			; (mov r8, r8)
    5cfc:	20001138 	.word	0x20001138
    5d00:	0003ff00 	.word	0x0003ff00
    5d04:	00005ad9 	.word	0x00005ad9
    5d08:	00005af5 	.word	0x00005af5
    5d0c:	00005bd9 	.word	0x00005bd9

00005d10 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    5d10:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5d12:	4c10      	ldr	r4, [pc, #64]	; (5d54 <SYS_EEPROM_Init+0x44>)
    5d14:	221a      	movs	r2, #26
    5d16:	0021      	movs	r1, r4
    5d18:	480f      	ldr	r0, [pc, #60]	; (5d58 <SYS_EEPROM_Init+0x48>)
    5d1a:	4b10      	ldr	r3, [pc, #64]	; (5d5c <SYS_EEPROM_Init+0x4c>)
    5d1c:	4798      	blx	r3
	//FLASH
	if(flash_ram_buffer[0] == 0xB3)
    5d1e:	7823      	ldrb	r3, [r4, #0]
    5d20:	2bb3      	cmp	r3, #179	; 0xb3
    5d22:	d113      	bne.n	5d4c <SYS_EEPROM_Init+0x3c>
    5d24:	4a0b      	ldr	r2, [pc, #44]	; (5d54 <SYS_EEPROM_Init+0x44>)
    5d26:	0010      	movs	r0, r2
    5d28:	3019      	adds	r0, #25
    5d2a:	2300      	movs	r3, #0
		//1,4
		//BLOCK1HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    5d2c:	7811      	ldrb	r1, [r2, #0]
    5d2e:	185b      	adds	r3, r3, r1
    5d30:	b2db      	uxtb	r3, r3
    5d32:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//1,4
		//BLOCK1HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5d34:	4282      	cmp	r2, r0
    5d36:	d1f9      	bne.n	5d2c <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5d38:	4a06      	ldr	r2, [pc, #24]	; (5d54 <SYS_EEPROM_Init+0x44>)
    5d3a:	7e52      	ldrb	r2, [r2, #25]
    5d3c:	429a      	cmp	r2, r3
    5d3e:	d102      	bne.n	5d46 <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    5d40:	4b07      	ldr	r3, [pc, #28]	; (5d60 <SYS_EEPROM_Init+0x50>)
    5d42:	4798      	blx	r3
    5d44:	e004      	b.n	5d50 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    5d46:	4b07      	ldr	r3, [pc, #28]	; (5d64 <SYS_EEPROM_Init+0x54>)
    5d48:	4798      	blx	r3
    5d4a:	e001      	b.n	5d50 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5d4c:	4b05      	ldr	r3, [pc, #20]	; (5d64 <SYS_EEPROM_Init+0x54>)
    5d4e:	4798      	blx	r3
	}
}
    5d50:	bd10      	pop	{r4, pc}
    5d52:	46c0      	nop			; (mov r8, r8)
    5d54:	20001138 	.word	0x20001138
    5d58:	0003fe00 	.word	0x0003fe00
    5d5c:	00005ad9 	.word	0x00005ad9
    5d60:	00005af5 	.word	0x00005af5
    5d64:	00005cb9 	.word	0x00005cb9

00005d68 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5d68:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d6a:	4647      	mov	r7, r8
    5d6c:	b480      	push	{r7}
    5d6e:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5d70:	ac01      	add	r4, sp, #4
    5d72:	2701      	movs	r7, #1
    5d74:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    5d76:	2600      	movs	r6, #0
    5d78:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5d7a:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5d7c:	0021      	movs	r1, r4
    5d7e:	2029      	movs	r0, #41	; 0x29
    5d80:	4d13      	ldr	r5, [pc, #76]	; (5dd0 <Configure_GPIO+0x68>)
    5d82:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5d84:	2382      	movs	r3, #130	; 0x82
    5d86:	05db      	lsls	r3, r3, #23
    5d88:	4698      	mov	r8, r3
    5d8a:	3380      	adds	r3, #128	; 0x80
    5d8c:	2280      	movs	r2, #128	; 0x80
    5d8e:	0092      	lsls	r2, r2, #2
    5d90:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(MCU_STOP_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5d92:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    5d94:	0021      	movs	r1, r4
    5d96:	2005      	movs	r0, #5
    5d98:	47a8      	blx	r5
    5d9a:	2320      	movs	r3, #32
    5d9c:	4642      	mov	r2, r8
    5d9e:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(ID_OUT_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5da0:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    5da2:	0021      	movs	r1, r4
    5da4:	200b      	movs	r0, #11
    5da6:	47a8      	blx	r5
    5da8:	2380      	movs	r3, #128	; 0x80
    5daa:	011b      	lsls	r3, r3, #4
    5dac:	4642      	mov	r2, r8
    5dae:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5db0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    5db2:	0021      	movs	r1, r4
    5db4:	2004      	movs	r0, #4
    5db6:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5db8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    5dba:	0021      	movs	r1, r4
    5dbc:	2006      	movs	r0, #6
    5dbe:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5dc0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    5dc2:	0021      	movs	r1, r4
    5dc4:	2024      	movs	r0, #36	; 0x24
    5dc6:	47a8      	blx	r5
	
    5dc8:	b002      	add	sp, #8
    5dca:	bc04      	pop	{r2}
    5dcc:	4690      	mov	r8, r2
    5dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5dd0:	000094a9 	.word	0x000094a9

00005dd4 <EEPROM_Write_DATA>:
NOTICE			:
DATE			: 2016/08/10
*****************************************************************************/

void EEPROM_Write_DATA(uint16_t index,uint16_t val,uint8_t mode)
{
    5dd4:	b570      	push	{r4, r5, r6, lr}
	uint8_t i,block_crc;
	block_crc = 0;
	if(mode == 1)
    5dd6:	2a01      	cmp	r2, #1
    5dd8:	d11b      	bne.n	5e12 <EEPROM_Write_DATA+0x3e>
	{
		flash_ram_buffer[index] = (uint8_t)(val>>8);
    5dda:	4b1a      	ldr	r3, [pc, #104]	; (5e44 <EEPROM_Write_DATA+0x70>)
    5ddc:	0a0a      	lsrs	r2, r1, #8
    5dde:	541a      	strb	r2, [r3, r0]
		flash_ram_buffer[index+1] = (uint8_t)(val);
    5de0:	1818      	adds	r0, r3, r0
    5de2:	7041      	strb	r1, [r0, #1]
    5de4:	2319      	movs	r3, #25
    5de6:	3b01      	subs	r3, #1
    5de8:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5dea:	2b00      	cmp	r3, #0
    5dec:	d1fb      	bne.n	5de6 <EEPROM_Write_DATA+0x12>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5dee:	4c16      	ldr	r4, [pc, #88]	; (5e48 <EEPROM_Write_DATA+0x74>)
    5df0:	0020      	movs	r0, r4
    5df2:	4e16      	ldr	r6, [pc, #88]	; (5e4c <EEPROM_Write_DATA+0x78>)
    5df4:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5df6:	4d16      	ldr	r5, [pc, #88]	; (5e50 <EEPROM_Write_DATA+0x7c>)
    5df8:	0028      	movs	r0, r5
    5dfa:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5dfc:	4e11      	ldr	r6, [pc, #68]	; (5e44 <EEPROM_Write_DATA+0x70>)
    5dfe:	221a      	movs	r2, #26
    5e00:	0031      	movs	r1, r6
    5e02:	0020      	movs	r0, r4
    5e04:	4c13      	ldr	r4, [pc, #76]	; (5e54 <EEPROM_Write_DATA+0x80>)
    5e06:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5e08:	221a      	movs	r2, #26
    5e0a:	0031      	movs	r1, r6
    5e0c:	0028      	movs	r0, r5
    5e0e:	47a0      	blx	r4
    5e10:	e017      	b.n	5e42 <EEPROM_Write_DATA+0x6e>
	}
	else
	{
		flash_ram_buffer[index] = (uint8_t)(val);
    5e12:	4b0c      	ldr	r3, [pc, #48]	; (5e44 <EEPROM_Write_DATA+0x70>)
    5e14:	5419      	strb	r1, [r3, r0]
    5e16:	2319      	movs	r3, #25
    5e18:	3b01      	subs	r3, #1
    5e1a:	b2db      	uxtb	r3, r3
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5e1c:	2b00      	cmp	r3, #0
    5e1e:	d1fb      	bne.n	5e18 <EEPROM_Write_DATA+0x44>
		{
			block_crc += flash_ram_buffer[i];
		}
		Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    5e20:	4c09      	ldr	r4, [pc, #36]	; (5e48 <EEPROM_Write_DATA+0x74>)
    5e22:	0020      	movs	r0, r4
    5e24:	4e09      	ldr	r6, [pc, #36]	; (5e4c <EEPROM_Write_DATA+0x78>)
    5e26:	47b0      	blx	r6
		Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    5e28:	4d09      	ldr	r5, [pc, #36]	; (5e50 <EEPROM_Write_DATA+0x7c>)
    5e2a:	0028      	movs	r0, r5
    5e2c:	47b0      	blx	r6
		Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5e2e:	4e05      	ldr	r6, [pc, #20]	; (5e44 <EEPROM_Write_DATA+0x70>)
    5e30:	221a      	movs	r2, #26
    5e32:	0031      	movs	r1, r6
    5e34:	0020      	movs	r0, r4
    5e36:	4c07      	ldr	r4, [pc, #28]	; (5e54 <EEPROM_Write_DATA+0x80>)
    5e38:	47a0      	blx	r4
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5e3a:	221a      	movs	r2, #26
    5e3c:	0031      	movs	r1, r6
    5e3e:	0028      	movs	r0, r5
    5e40:	47a0      	blx	r4
	}
}
    5e42:	bd70      	pop	{r4, r5, r6, pc}
    5e44:	20001138 	.word	0x20001138
    5e48:	0003fe00 	.word	0x0003fe00
    5e4c:	00005aa9 	.word	0x00005aa9
    5e50:	0003ff00 	.word	0x0003ff00
    5e54:	00005abd 	.word	0x00005abd

00005e58 <His_Data_Save>:
OUTPUT			: none
NOTICE			:
DATE			: 2016/08/10
******************************************************************************/
void His_Data_Save(void)
{
    5e58:	b510      	push	{r4, lr}
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    5e5a:	4b82      	ldr	r3, [pc, #520]	; (6064 <His_Data_Save+0x20c>)
    5e5c:	881b      	ldrh	r3, [r3, #0]
    5e5e:	b29b      	uxth	r3, r3
    5e60:	4a81      	ldr	r2, [pc, #516]	; (6068 <His_Data_Save+0x210>)
    5e62:	8811      	ldrh	r1, [r2, #0]
    5e64:	428b      	cmp	r3, r1
    5e66:	d910      	bls.n	5e8a <His_Data_Save+0x32>
	{
		his_vcell_min_delay++;
    5e68:	4b80      	ldr	r3, [pc, #512]	; (606c <His_Data_Save+0x214>)
    5e6a:	781b      	ldrb	r3, [r3, #0]
    5e6c:	3301      	adds	r3, #1
    5e6e:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    5e70:	2b0a      	cmp	r3, #10
    5e72:	d802      	bhi.n	5e7a <His_Data_Save+0x22>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    5e74:	4a7d      	ldr	r2, [pc, #500]	; (606c <His_Data_Save+0x214>)
    5e76:	7013      	strb	r3, [r2, #0]
    5e78:	e00a      	b.n	5e90 <His_Data_Save+0x38>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    5e7a:	2200      	movs	r2, #0
    5e7c:	4b7b      	ldr	r3, [pc, #492]	; (606c <His_Data_Save+0x214>)
    5e7e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
    5e80:	3201      	adds	r2, #1
    5e82:	200c      	movs	r0, #12
    5e84:	4b7a      	ldr	r3, [pc, #488]	; (6070 <His_Data_Save+0x218>)
    5e86:	4798      	blx	r3
    5e88:	e002      	b.n	5e90 <His_Data_Save+0x38>
		}
	}
	else
	{
		his_vcell_min_delay =0;
    5e8a:	2200      	movs	r2, #0
    5e8c:	4b77      	ldr	r3, [pc, #476]	; (606c <His_Data_Save+0x214>)
    5e8e:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    5e90:	4b74      	ldr	r3, [pc, #464]	; (6064 <His_Data_Save+0x20c>)
    5e92:	885b      	ldrh	r3, [r3, #2]
    5e94:	b29b      	uxth	r3, r3
    5e96:	4a77      	ldr	r2, [pc, #476]	; (6074 <His_Data_Save+0x21c>)
    5e98:	8811      	ldrh	r1, [r2, #0]
    5e9a:	428b      	cmp	r3, r1
    5e9c:	d210      	bcs.n	5ec0 <His_Data_Save+0x68>
	{
		his_vcell_max_delay++;
    5e9e:	4b76      	ldr	r3, [pc, #472]	; (6078 <His_Data_Save+0x220>)
    5ea0:	781b      	ldrb	r3, [r3, #0]
    5ea2:	3301      	adds	r3, #1
    5ea4:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    5ea6:	2b0a      	cmp	r3, #10
    5ea8:	d802      	bhi.n	5eb0 <His_Data_Save+0x58>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5eaa:	4a73      	ldr	r2, [pc, #460]	; (6078 <His_Data_Save+0x220>)
    5eac:	7013      	strb	r3, [r2, #0]
    5eae:	e00a      	b.n	5ec6 <His_Data_Save+0x6e>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    5eb0:	2200      	movs	r2, #0
    5eb2:	4b71      	ldr	r3, [pc, #452]	; (6078 <His_Data_Save+0x220>)
    5eb4:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
    5eb6:	3201      	adds	r2, #1
    5eb8:	200e      	movs	r0, #14
    5eba:	4b6d      	ldr	r3, [pc, #436]	; (6070 <His_Data_Save+0x218>)
    5ebc:	4798      	blx	r3
    5ebe:	e002      	b.n	5ec6 <His_Data_Save+0x6e>
		}
	}
	else
	{
		his_vcell_max_delay =0;
    5ec0:	2200      	movs	r2, #0
    5ec2:	4b6d      	ldr	r3, [pc, #436]	; (6078 <His_Data_Save+0x220>)
    5ec4:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    5ec6:	4b67      	ldr	r3, [pc, #412]	; (6064 <His_Data_Save+0x20c>)
    5ec8:	791b      	ldrb	r3, [r3, #4]
    5eca:	b25b      	sxtb	r3, r3
    5ecc:	4a6b      	ldr	r2, [pc, #428]	; (607c <His_Data_Save+0x224>)
    5ece:	2100      	movs	r1, #0
    5ed0:	5651      	ldrsb	r1, [r2, r1]
    5ed2:	428b      	cmp	r3, r1
    5ed4:	dd10      	ble.n	5ef8 <His_Data_Save+0xa0>
	{
		his_bat_temp_min_delay++;
    5ed6:	4b6a      	ldr	r3, [pc, #424]	; (6080 <His_Data_Save+0x228>)
    5ed8:	781b      	ldrb	r3, [r3, #0]
    5eda:	3301      	adds	r3, #1
    5edc:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    5ede:	2b0a      	cmp	r3, #10
    5ee0:	d802      	bhi.n	5ee8 <His_Data_Save+0x90>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    5ee2:	4a67      	ldr	r2, [pc, #412]	; (6080 <His_Data_Save+0x228>)
    5ee4:	7013      	strb	r3, [r2, #0]
    5ee6:	e00a      	b.n	5efe <His_Data_Save+0xa6>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    5ee8:	2200      	movs	r2, #0
    5eea:	4b65      	ldr	r3, [pc, #404]	; (6080 <His_Data_Save+0x228>)
    5eec:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
    5eee:	b289      	uxth	r1, r1
    5ef0:	2010      	movs	r0, #16
    5ef2:	4b5f      	ldr	r3, [pc, #380]	; (6070 <His_Data_Save+0x218>)
    5ef4:	4798      	blx	r3
    5ef6:	e002      	b.n	5efe <His_Data_Save+0xa6>
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    5ef8:	2200      	movs	r2, #0
    5efa:	4b61      	ldr	r3, [pc, #388]	; (6080 <His_Data_Save+0x228>)
    5efc:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    5efe:	4b59      	ldr	r3, [pc, #356]	; (6064 <His_Data_Save+0x20c>)
    5f00:	795b      	ldrb	r3, [r3, #5]
    5f02:	b25b      	sxtb	r3, r3
    5f04:	4a5f      	ldr	r2, [pc, #380]	; (6084 <His_Data_Save+0x22c>)
    5f06:	2100      	movs	r1, #0
    5f08:	5651      	ldrsb	r1, [r2, r1]
    5f0a:	428b      	cmp	r3, r1
    5f0c:	da10      	bge.n	5f30 <His_Data_Save+0xd8>
	{
		his_bat_temp_max_delay++;
    5f0e:	4b5e      	ldr	r3, [pc, #376]	; (6088 <His_Data_Save+0x230>)
    5f10:	781b      	ldrb	r3, [r3, #0]
    5f12:	3301      	adds	r3, #1
    5f14:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    5f16:	2b0a      	cmp	r3, #10
    5f18:	d802      	bhi.n	5f20 <His_Data_Save+0xc8>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    5f1a:	4a5b      	ldr	r2, [pc, #364]	; (6088 <His_Data_Save+0x230>)
    5f1c:	7013      	strb	r3, [r2, #0]
    5f1e:	e00a      	b.n	5f36 <His_Data_Save+0xde>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    5f20:	2200      	movs	r2, #0
    5f22:	4b59      	ldr	r3, [pc, #356]	; (6088 <His_Data_Save+0x230>)
    5f24:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
    5f26:	b289      	uxth	r1, r1
    5f28:	2011      	movs	r0, #17
    5f2a:	4b51      	ldr	r3, [pc, #324]	; (6070 <His_Data_Save+0x218>)
    5f2c:	4798      	blx	r3
    5f2e:	e002      	b.n	5f36 <His_Data_Save+0xde>
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    5f30:	2200      	movs	r2, #0
    5f32:	4b55      	ldr	r3, [pc, #340]	; (6088 <His_Data_Save+0x230>)
    5f34:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    5f36:	4b4b      	ldr	r3, [pc, #300]	; (6064 <His_Data_Save+0x20c>)
    5f38:	88db      	ldrh	r3, [r3, #6]
    5f3a:	b21b      	sxth	r3, r3
    5f3c:	4a53      	ldr	r2, [pc, #332]	; (608c <His_Data_Save+0x234>)
    5f3e:	2100      	movs	r1, #0
    5f40:	5e51      	ldrsh	r1, [r2, r1]
    5f42:	428b      	cmp	r3, r1
    5f44:	dd13      	ble.n	5f6e <His_Data_Save+0x116>
    5f46:	2900      	cmp	r1, #0
    5f48:	da11      	bge.n	5f6e <His_Data_Save+0x116>
	{
		his_dch_cur_max_delay++;
    5f4a:	4b51      	ldr	r3, [pc, #324]	; (6090 <His_Data_Save+0x238>)
    5f4c:	781b      	ldrb	r3, [r3, #0]
    5f4e:	3301      	adds	r3, #1
    5f50:	b2db      	uxtb	r3, r3
		if(his_dch_cur_max_delay >10)
    5f52:	2b0a      	cmp	r3, #10
    5f54:	d802      	bhi.n	5f5c <His_Data_Save+0x104>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    5f56:	4a4e      	ldr	r2, [pc, #312]	; (6090 <His_Data_Save+0x238>)
    5f58:	7013      	strb	r3, [r2, #0]
    5f5a:	e00b      	b.n	5f74 <His_Data_Save+0x11c>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    5f5c:	2200      	movs	r2, #0
    5f5e:	4b4c      	ldr	r3, [pc, #304]	; (6090 <His_Data_Save+0x238>)
    5f60:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
    5f62:	b289      	uxth	r1, r1
    5f64:	3201      	adds	r2, #1
    5f66:	2012      	movs	r0, #18
    5f68:	4b41      	ldr	r3, [pc, #260]	; (6070 <His_Data_Save+0x218>)
    5f6a:	4798      	blx	r3
    5f6c:	e002      	b.n	5f74 <His_Data_Save+0x11c>
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    5f6e:	2200      	movs	r2, #0
    5f70:	4b47      	ldr	r3, [pc, #284]	; (6090 <His_Data_Save+0x238>)
    5f72:	701a      	strb	r2, [r3, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    5f74:	4b3b      	ldr	r3, [pc, #236]	; (6064 <His_Data_Save+0x20c>)
    5f76:	891b      	ldrh	r3, [r3, #8]
    5f78:	b21b      	sxth	r3, r3
    5f7a:	4a44      	ldr	r2, [pc, #272]	; (608c <His_Data_Save+0x234>)
    5f7c:	2100      	movs	r1, #0
    5f7e:	5e51      	ldrsh	r1, [r2, r1]
    5f80:	428b      	cmp	r3, r1
    5f82:	da13      	bge.n	5fac <His_Data_Save+0x154>
    5f84:	2900      	cmp	r1, #0
    5f86:	dd11      	ble.n	5fac <His_Data_Save+0x154>
	{
		his_chg_cur_max_delay++;
    5f88:	4b42      	ldr	r3, [pc, #264]	; (6094 <His_Data_Save+0x23c>)
    5f8a:	781b      	ldrb	r3, [r3, #0]
    5f8c:	3301      	adds	r3, #1
    5f8e:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    5f90:	2b0a      	cmp	r3, #10
    5f92:	d802      	bhi.n	5f9a <His_Data_Save+0x142>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    5f94:	4a3f      	ldr	r2, [pc, #252]	; (6094 <His_Data_Save+0x23c>)
    5f96:	7013      	strb	r3, [r2, #0]
    5f98:	e00b      	b.n	5fb2 <His_Data_Save+0x15a>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    5f9a:	2200      	movs	r2, #0
    5f9c:	4b3d      	ldr	r3, [pc, #244]	; (6094 <His_Data_Save+0x23c>)
    5f9e:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
    5fa0:	b289      	uxth	r1, r1
    5fa2:	3201      	adds	r2, #1
    5fa4:	2014      	movs	r0, #20
    5fa6:	4b32      	ldr	r3, [pc, #200]	; (6070 <His_Data_Save+0x218>)
    5fa8:	4798      	blx	r3
    5faa:	e002      	b.n	5fb2 <His_Data_Save+0x15a>
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    5fac:	2200      	movs	r2, #0
    5fae:	4b39      	ldr	r3, [pc, #228]	; (6094 <His_Data_Save+0x23c>)
    5fb0:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    5fb2:	4b39      	ldr	r3, [pc, #228]	; (6098 <His_Data_Save+0x240>)
    5fb4:	881b      	ldrh	r3, [r3, #0]
    5fb6:	4a2b      	ldr	r2, [pc, #172]	; (6064 <His_Data_Save+0x20c>)
    5fb8:	8952      	ldrh	r2, [r2, #10]
    5fba:	b29b      	uxth	r3, r3
    5fbc:	4293      	cmp	r3, r2
    5fbe:	d913      	bls.n	5fe8 <His_Data_Save+0x190>
	{
		his_soc_delay++;
    5fc0:	4b36      	ldr	r3, [pc, #216]	; (609c <His_Data_Save+0x244>)
    5fc2:	781b      	ldrb	r3, [r3, #0]
    5fc4:	3301      	adds	r3, #1
    5fc6:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    5fc8:	2b0a      	cmp	r3, #10
    5fca:	d802      	bhi.n	5fd2 <His_Data_Save+0x17a>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    5fcc:	4a33      	ldr	r2, [pc, #204]	; (609c <His_Data_Save+0x244>)
    5fce:	7013      	strb	r3, [r2, #0]
    5fd0:	e00d      	b.n	5fee <His_Data_Save+0x196>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    5fd2:	2200      	movs	r2, #0
    5fd4:	4b31      	ldr	r3, [pc, #196]	; (609c <His_Data_Save+0x244>)
    5fd6:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
    5fd8:	4b2f      	ldr	r3, [pc, #188]	; (6098 <His_Data_Save+0x240>)
    5fda:	8819      	ldrh	r1, [r3, #0]
    5fdc:	b289      	uxth	r1, r1
    5fde:	3201      	adds	r2, #1
    5fe0:	2016      	movs	r0, #22
    5fe2:	4b23      	ldr	r3, [pc, #140]	; (6070 <His_Data_Save+0x218>)
    5fe4:	4798      	blx	r3
    5fe6:	e002      	b.n	5fee <His_Data_Save+0x196>
		}
	}
	else
	{
		his_soc_delay =0;
    5fe8:	2200      	movs	r2, #0
    5fea:	4b2c      	ldr	r3, [pc, #176]	; (609c <His_Data_Save+0x244>)
    5fec:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    5fee:	4b1d      	ldr	r3, [pc, #116]	; (6064 <His_Data_Save+0x20c>)
    5ff0:	7b1b      	ldrb	r3, [r3, #12]
    5ff2:	b25b      	sxtb	r3, r3
    5ff4:	4a2a      	ldr	r2, [pc, #168]	; (60a0 <His_Data_Save+0x248>)
    5ff6:	2100      	movs	r1, #0
    5ff8:	5651      	ldrsb	r1, [r2, r1]
    5ffa:	428b      	cmp	r3, r1
    5ffc:	da11      	bge.n	6022 <His_Data_Save+0x1ca>
	{
		his_pcb_temp_max_delay++;
    5ffe:	4b29      	ldr	r3, [pc, #164]	; (60a4 <His_Data_Save+0x24c>)
    6000:	781b      	ldrb	r3, [r3, #0]
    6002:	3301      	adds	r3, #1
    6004:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    6006:	2b0a      	cmp	r3, #10
    6008:	d802      	bhi.n	6010 <His_Data_Save+0x1b8>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    600a:	4a26      	ldr	r2, [pc, #152]	; (60a4 <His_Data_Save+0x24c>)
    600c:	7013      	strb	r3, [r2, #0]
    600e:	e00b      	b.n	6028 <His_Data_Save+0x1d0>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    6010:	2200      	movs	r2, #0
    6012:	4b24      	ldr	r3, [pc, #144]	; (60a4 <His_Data_Save+0x24c>)
    6014:	701a      	strb	r2, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
    6016:	b289      	uxth	r1, r1
    6018:	3201      	adds	r2, #1
    601a:	2018      	movs	r0, #24
    601c:	4b14      	ldr	r3, [pc, #80]	; (6070 <His_Data_Save+0x218>)
    601e:	4798      	blx	r3
    6020:	e002      	b.n	6028 <His_Data_Save+0x1d0>
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    6022:	2200      	movs	r2, #0
    6024:	4b1f      	ldr	r3, [pc, #124]	; (60a4 <His_Data_Save+0x24c>)
    6026:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    6028:	4b1f      	ldr	r3, [pc, #124]	; (60a8 <His_Data_Save+0x250>)
    602a:	8819      	ldrh	r1, [r3, #0]
    602c:	4b1f      	ldr	r3, [pc, #124]	; (60ac <His_Data_Save+0x254>)
    602e:	881b      	ldrh	r3, [r3, #0]
    6030:	428b      	cmp	r3, r1
    6032:	d012      	beq.n	605a <His_Data_Save+0x202>
	{
		his_sys_err_flags_delay++;
    6034:	4b1e      	ldr	r3, [pc, #120]	; (60b0 <His_Data_Save+0x258>)
    6036:	781b      	ldrb	r3, [r3, #0]
    6038:	3301      	adds	r3, #1
    603a:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    603c:	2b0a      	cmp	r3, #10
    603e:	d802      	bhi.n	6046 <His_Data_Save+0x1ee>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    6040:	4a1b      	ldr	r2, [pc, #108]	; (60b0 <His_Data_Save+0x258>)
    6042:	7013      	strb	r3, [r2, #0]
    6044:	e00c      	b.n	6060 <His_Data_Save+0x208>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    6046:	2200      	movs	r2, #0
    6048:	4b19      	ldr	r3, [pc, #100]	; (60b0 <His_Data_Save+0x258>)
    604a:	701a      	strb	r2, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    604c:	4b17      	ldr	r3, [pc, #92]	; (60ac <His_Data_Save+0x254>)
    604e:	8019      	strh	r1, [r3, #0]
			EEPROM_Write_DATA(EEPROM_INDEX_SYS_ERR,sys_err_flags.VAL,1);
    6050:	3201      	adds	r2, #1
    6052:	200a      	movs	r0, #10
    6054:	4b06      	ldr	r3, [pc, #24]	; (6070 <His_Data_Save+0x218>)
    6056:	4798      	blx	r3
    6058:	e002      	b.n	6060 <His_Data_Save+0x208>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    605a:	2200      	movs	r2, #0
    605c:	4b14      	ldr	r3, [pc, #80]	; (60b0 <His_Data_Save+0x258>)
    605e:	701a      	strb	r2, [r3, #0]
	}
}
    6060:	bd10      	pop	{r4, pc}
    6062:	46c0      	nop			; (mov r8, r8)
    6064:	20001014 	.word	0x20001014
    6068:	20000f56 	.word	0x20000f56
    606c:	20000225 	.word	0x20000225
    6070:	00005dd5 	.word	0x00005dd5
    6074:	20000f90 	.word	0x20000f90
    6078:	2000021b 	.word	0x2000021b
    607c:	20000e98 	.word	0x20000e98
    6080:	20000223 	.word	0x20000223
    6084:	20001128 	.word	0x20001128
    6088:	2000021a 	.word	0x2000021a
    608c:	20000fbe 	.word	0x20000fbe
    6090:	20000219 	.word	0x20000219
    6094:	20000224 	.word	0x20000224
    6098:	20000f5c 	.word	0x20000f5c
    609c:	2000021c 	.word	0x2000021c
    60a0:	20001134 	.word	0x20001134
    60a4:	20000220 	.word	0x20000220
    60a8:	20001024 	.word	0x20001024
    60ac:	2000021e 	.word	0x2000021e
    60b0:	20000221 	.word	0x20000221

000060b4 <Write_Time_or_mAh>:
		Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
	}
}

void Write_Time_or_mAh(uint32_t value,uint8_t type)
{
    60b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    60b6:	4657      	mov	r7, sl
    60b8:	464e      	mov	r6, r9
    60ba:	4645      	mov	r5, r8
    60bc:	b4e0      	push	{r5, r6, r7}
    60be:	b082      	sub	sp, #8
    60c0:	4682      	mov	sl, r0
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //
    60c2:	2902      	cmp	r1, #2
    60c4:	d002      	beq.n	60cc <Write_Time_or_mAh+0x18>
    60c6:	2903      	cmp	r1, #3
    60c8:	d003      	beq.n	60d2 <Write_Time_or_mAh+0x1e>
    60ca:	e005      	b.n	60d8 <Write_Time_or_mAh+0x24>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    60cc:	4b57      	ldr	r3, [pc, #348]	; (622c <Write_Time_or_mAh+0x178>)
    60ce:	4698      	mov	r8, r3
    60d0:	e004      	b.n	60dc <Write_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    60d2:	4b57      	ldr	r3, [pc, #348]	; (6230 <Write_Time_or_mAh+0x17c>)
    60d4:	4698      	mov	r8, r3
    60d6:	e001      	b.n	60dc <Write_Time_or_mAh+0x28>
	uint32_t address = DCH_FLAG_START;
	uint8_t i = 0;
	uint8_t buff[8];
	switch(type)    //
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    60d8:	4b56      	ldr	r3, [pc, #344]	; (6234 <Write_Time_or_mAh+0x180>)
    60da:	4698      	mov	r8, r3
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
    60dc:	4643      	mov	r3, r8
    60de:	1c5f      	adds	r7, r3, #1
    60e0:	37ff      	adds	r7, #255	; 0xff
    60e2:	2208      	movs	r2, #8
    60e4:	4669      	mov	r1, sp
    60e6:	0038      	movs	r0, r7
    60e8:	4b53      	ldr	r3, [pc, #332]	; (6238 <Write_Time_or_mAh+0x184>)
    60ea:	4798      	blx	r3
	if (buff[0] == 0xff) // 
    60ec:	466b      	mov	r3, sp
    60ee:	781b      	ldrb	r3, [r3, #0]
    60f0:	2bff      	cmp	r3, #255	; 0xff
    60f2:	d130      	bne.n	6156 <Write_Time_or_mAh+0xa2>
    60f4:	2400      	movs	r4, #0
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    60f6:	4e50      	ldr	r6, [pc, #320]	; (6238 <Write_Time_or_mAh+0x184>)
    60f8:	b2e3      	uxtb	r3, r4
    60fa:	4699      	mov	r9, r3
    60fc:	00e5      	lsls	r5, r4, #3
    60fe:	4445      	add	r5, r8
    6100:	2208      	movs	r2, #8
    6102:	4669      	mov	r1, sp
    6104:	0028      	movs	r0, r5
    6106:	47b0      	blx	r6
			if (buff[0] == 0xff)
    6108:	466b      	mov	r3, sp
    610a:	781b      	ldrb	r3, [r3, #0]
    610c:	2bff      	cmp	r3, #255	; 0xff
    610e:	d11e      	bne.n	614e <Write_Time_or_mAh+0x9a>
			{
				buff[0] = 0x00;
    6110:	2300      	movs	r3, #0
    6112:	466a      	mov	r2, sp
    6114:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    6116:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    6118:	4652      	mov	r2, sl
    611a:	0e12      	lsrs	r2, r2, #24
    611c:	4669      	mov	r1, sp
    611e:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    6120:	4652      	mov	r2, sl
    6122:	0c12      	lsrs	r2, r2, #16
    6124:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    6126:	4652      	mov	r2, sl
    6128:	0a12      	lsrs	r2, r2, #8
    612a:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    612c:	466a      	mov	r2, sp
    612e:	4651      	mov	r1, sl
    6130:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    6132:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    6134:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+(i<<3),buff,8);
    6136:	2208      	movs	r2, #8
    6138:	4669      	mov	r1, sp
    613a:	0028      	movs	r0, r5
    613c:	4b3f      	ldr	r3, [pc, #252]	; (623c <Write_Time_or_mAh+0x188>)
    613e:	4798      	blx	r3
				if (i == 16)
    6140:	464b      	mov	r3, r9
    6142:	2b10      	cmp	r3, #16
    6144:	d16b      	bne.n	621e <Write_Time_or_mAh+0x16a>
				{
					Bsp_Erase_Row(address+256);
    6146:	0038      	movs	r0, r7
    6148:	4b3d      	ldr	r3, [pc, #244]	; (6240 <Write_Time_or_mAh+0x18c>)
    614a:	4798      	blx	r3
    614c:	e067      	b.n	621e <Write_Time_or_mAh+0x16a>
    614e:	3401      	adds	r4, #1
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address+256,buff,8);
	if (buff[0] == 0xff) // 
	{
		for (i=0;i<64;i++)
    6150:	2c40      	cmp	r4, #64	; 0x40
    6152:	d1d1      	bne.n	60f8 <Write_Time_or_mAh+0x44>
    6154:	e063      	b.n	621e <Write_Time_or_mAh+0x16a>
    6156:	2600      	movs	r6, #0
    6158:	2400      	movs	r4, #0
	}
	else //
	{
		for (i=0;i<32;i++)
		{
			Bsp_Read_Buffer(address+256+(i<<3),buff,8);
    615a:	4b37      	ldr	r3, [pc, #220]	; (6238 <Write_Time_or_mAh+0x184>)
    615c:	4699      	mov	r9, r3
    615e:	00f5      	lsls	r5, r6, #3
    6160:	19ed      	adds	r5, r5, r7
    6162:	2208      	movs	r2, #8
    6164:	4669      	mov	r1, sp
    6166:	0028      	movs	r0, r5
    6168:	47c8      	blx	r9
			if (buff[0] == 0xff)
    616a:	466b      	mov	r3, sp
    616c:	781b      	ldrb	r3, [r3, #0]
    616e:	2bff      	cmp	r3, #255	; 0xff
    6170:	d11d      	bne.n	61ae <Write_Time_or_mAh+0xfa>
			{
				buff[0] = 0x00;
    6172:	2300      	movs	r3, #0
    6174:	466a      	mov	r2, sp
    6176:	7013      	strb	r3, [r2, #0]
				buff[1] = 0x00;
    6178:	7053      	strb	r3, [r2, #1]
				buff[2] = value>>24;
    617a:	4652      	mov	r2, sl
    617c:	0e12      	lsrs	r2, r2, #24
    617e:	4669      	mov	r1, sp
    6180:	708a      	strb	r2, [r1, #2]
				buff[3] = value>>16;
    6182:	4652      	mov	r2, sl
    6184:	0c12      	lsrs	r2, r2, #16
    6186:	70ca      	strb	r2, [r1, #3]
				buff[4] = value>>8;
    6188:	4652      	mov	r2, sl
    618a:	0a12      	lsrs	r2, r2, #8
    618c:	710a      	strb	r2, [r1, #4]
				buff[5] = value;
    618e:	466a      	mov	r2, sp
    6190:	4651      	mov	r1, sl
    6192:	7151      	strb	r1, [r2, #5]
				buff[6] = 0x00;
    6194:	7193      	strb	r3, [r2, #6]
				buff[7] = 0x00;
    6196:	71d3      	strb	r3, [r2, #7]
				Bsp_Write_Buffer(address+256+(i<<3),buff,8);
    6198:	2208      	movs	r2, #8
    619a:	4669      	mov	r1, sp
    619c:	0028      	movs	r0, r5
    619e:	4b27      	ldr	r3, [pc, #156]	; (623c <Write_Time_or_mAh+0x188>)
    61a0:	4798      	blx	r3
				if (i == 16)
    61a2:	2c10      	cmp	r4, #16
    61a4:	d109      	bne.n	61ba <Write_Time_or_mAh+0x106>
				{
					Bsp_Erase_Row(address);
    61a6:	4640      	mov	r0, r8
    61a8:	4b25      	ldr	r3, [pc, #148]	; (6240 <Write_Time_or_mAh+0x18c>)
    61aa:	4798      	blx	r3
    61ac:	e037      	b.n	621e <Write_Time_or_mAh+0x16a>
			}
		}
	}
	else //
	{
		for (i=0;i<32;i++)
    61ae:	3401      	adds	r4, #1
    61b0:	b2e4      	uxtb	r4, r4
    61b2:	3601      	adds	r6, #1
    61b4:	2c20      	cmp	r4, #32
    61b6:	d1d2      	bne.n	615e <Write_Time_or_mAh+0xaa>
    61b8:	e001      	b.n	61be <Write_Time_or_mAh+0x10a>
					Bsp_Erase_Row(address);
				}
				break;
			}
		}
		if (i == 32)
    61ba:	2c20      	cmp	r4, #32
    61bc:	d12f      	bne.n	621e <Write_Time_or_mAh+0x16a>
    61be:	2500      	movs	r5, #0
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    61c0:	4e1d      	ldr	r6, [pc, #116]	; (6238 <Write_Time_or_mAh+0x184>)
    61c2:	b2eb      	uxtb	r3, r5
    61c4:	4699      	mov	r9, r3
    61c6:	00ec      	lsls	r4, r5, #3
    61c8:	4444      	add	r4, r8
    61ca:	2208      	movs	r2, #8
    61cc:	4669      	mov	r1, sp
    61ce:	0020      	movs	r0, r4
    61d0:	47b0      	blx	r6
				if (buff[0] == 0xff)
    61d2:	466b      	mov	r3, sp
    61d4:	781b      	ldrb	r3, [r3, #0]
    61d6:	2bff      	cmp	r3, #255	; 0xff
    61d8:	d11e      	bne.n	6218 <Write_Time_or_mAh+0x164>
				{
					buff[0] = 0x00;
    61da:	2300      	movs	r3, #0
    61dc:	466a      	mov	r2, sp
    61de:	7013      	strb	r3, [r2, #0]
					buff[1] = 0x00;
    61e0:	7053      	strb	r3, [r2, #1]
					buff[2] = value>>24;
    61e2:	4652      	mov	r2, sl
    61e4:	0e12      	lsrs	r2, r2, #24
    61e6:	4669      	mov	r1, sp
    61e8:	708a      	strb	r2, [r1, #2]
					buff[3] = value>>16;
    61ea:	4652      	mov	r2, sl
    61ec:	0c12      	lsrs	r2, r2, #16
    61ee:	70ca      	strb	r2, [r1, #3]
					buff[4] = value>>8;
    61f0:	4652      	mov	r2, sl
    61f2:	0a12      	lsrs	r2, r2, #8
    61f4:	710a      	strb	r2, [r1, #4]
					buff[5] = value;
    61f6:	466a      	mov	r2, sp
    61f8:	4651      	mov	r1, sl
    61fa:	7151      	strb	r1, [r2, #5]
					buff[6] = 0x00;
    61fc:	7193      	strb	r3, [r2, #6]
					buff[7] = 0x00;
    61fe:	71d3      	strb	r3, [r2, #7]
					Bsp_Write_Buffer(address+(i<<3),buff,8);
    6200:	2208      	movs	r2, #8
    6202:	4669      	mov	r1, sp
    6204:	0020      	movs	r0, r4
    6206:	4b0d      	ldr	r3, [pc, #52]	; (623c <Write_Time_or_mAh+0x188>)
    6208:	4798      	blx	r3
					if (i == 16)
    620a:	464b      	mov	r3, r9
    620c:	2b10      	cmp	r3, #16
    620e:	d106      	bne.n	621e <Write_Time_or_mAh+0x16a>
					{
						Bsp_Erase_Row(address+256);
    6210:	0038      	movs	r0, r7
    6212:	4b0b      	ldr	r3, [pc, #44]	; (6240 <Write_Time_or_mAh+0x18c>)
    6214:	4798      	blx	r3
    6216:	e002      	b.n	621e <Write_Time_or_mAh+0x16a>
    6218:	3501      	adds	r5, #1
				break;
			}
		}
		if (i == 32)
		{
			for (i=0;i<32;i++)
    621a:	2d20      	cmp	r5, #32
    621c:	d1d1      	bne.n	61c2 <Write_Time_or_mAh+0x10e>
					break;
				}
			}
		}
	}
}
    621e:	b002      	add	sp, #8
    6220:	bc1c      	pop	{r2, r3, r4}
    6222:	4690      	mov	r8, r2
    6224:	4699      	mov	r9, r3
    6226:	46a2      	mov	sl, r4
    6228:	bdf0      	pop	{r4, r5, r6, r7, pc}
    622a:	46c0      	nop			; (mov r8, r8)
    622c:	0003f900 	.word	0x0003f900
    6230:	0003fb00 	.word	0x0003fb00
    6234:	0003f700 	.word	0x0003f700
    6238:	00005ad9 	.word	0x00005ad9
    623c:	00005abd 	.word	0x00005abd
    6240:	00005aa9 	.word	0x00005aa9

00006244 <Read_Time_or_mAh>:

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    6244:	b5f0      	push	{r4, r5, r6, r7, lr}
    6246:	464f      	mov	r7, r9
    6248:	b480      	push	{r7}
    624a:	b084      	sub	sp, #16
    624c:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    624e:	2208      	movs	r2, #8
    6250:	2100      	movs	r1, #0
    6252:	a802      	add	r0, sp, #8
    6254:	4b37      	ldr	r3, [pc, #220]	; (6334 <Read_Time_or_mAh+0xf0>)
    6256:	4798      	blx	r3
	switch(type)    //
    6258:	2c02      	cmp	r4, #2
    625a:	d002      	beq.n	6262 <Read_Time_or_mAh+0x1e>
    625c:	2c03      	cmp	r4, #3
    625e:	d002      	beq.n	6266 <Read_Time_or_mAh+0x22>
    6260:	e003      	b.n	626a <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    6262:	4e35      	ldr	r6, [pc, #212]	; (6338 <Read_Time_or_mAh+0xf4>)
    6264:	e002      	b.n	626c <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    6266:	4e35      	ldr	r6, [pc, #212]	; (633c <Read_Time_or_mAh+0xf8>)
    6268:	e000      	b.n	626c <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    626a:	4e35      	ldr	r6, [pc, #212]	; (6340 <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// FF     3 4 5 6 32 7 8 
    626c:	2208      	movs	r2, #8
    626e:	a902      	add	r1, sp, #8
    6270:	0030      	movs	r0, r6
    6272:	4b34      	ldr	r3, [pc, #208]	; (6344 <Read_Time_or_mAh+0x100>)
    6274:	4798      	blx	r3
	if (buff[0] == 0xff)
    6276:	ab02      	add	r3, sp, #8
    6278:	781b      	ldrb	r3, [r3, #0]
    627a:	2400      	movs	r4, #0
    627c:	2bff      	cmp	r3, #255	; 0xff
    627e:	d12f      	bne.n	62e0 <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    6280:	1c75      	adds	r5, r6, #1
    6282:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    6284:	2208      	movs	r2, #8
    6286:	a902      	add	r1, sp, #8
    6288:	0028      	movs	r0, r5
    628a:	4b2e      	ldr	r3, [pc, #184]	; (6344 <Read_Time_or_mAh+0x100>)
    628c:	4798      	blx	r3
		if (buff[0] == 0xff)
    628e:	ab02      	add	r3, sp, #8
    6290:	781b      	ldrb	r3, [r3, #0]
    6292:	2bff      	cmp	r3, #255	; 0xff
    6294:	d039      	beq.n	630a <Read_Time_or_mAh+0xc6>
    6296:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    6298:	4b2a      	ldr	r3, [pc, #168]	; (6344 <Read_Time_or_mAh+0x100>)
    629a:	4699      	mov	r9, r3
    629c:	9701      	str	r7, [sp, #4]
    629e:	00f8      	lsls	r0, r7, #3
    62a0:	1940      	adds	r0, r0, r5
    62a2:	2208      	movs	r2, #8
    62a4:	a902      	add	r1, sp, #8
    62a6:	47c8      	blx	r9
				if (buff[0] == 0xff)
    62a8:	ab02      	add	r3, sp, #8
    62aa:	781b      	ldrb	r3, [r3, #0]
    62ac:	2bff      	cmp	r3, #255	; 0xff
    62ae:	d10a      	bne.n	62c6 <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    62b0:	9801      	ldr	r0, [sp, #4]
    62b2:	3801      	subs	r0, #1
    62b4:	00c0      	lsls	r0, r0, #3
    62b6:	1940      	adds	r0, r0, r5
    62b8:	2208      	movs	r2, #8
    62ba:	a902      	add	r1, sp, #8
    62bc:	4b21      	ldr	r3, [pc, #132]	; (6344 <Read_Time_or_mAh+0x100>)
    62be:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    62c0:	2c20      	cmp	r4, #32
    62c2:	d122      	bne.n	630a <Read_Time_or_mAh+0xc6>
    62c4:	e004      	b.n	62d0 <Read_Time_or_mAh+0x8c>
		{
			//flash 
		}
		else
		{
			for (i=0;i<32;i++)
    62c6:	3401      	adds	r4, #1
    62c8:	b2e4      	uxtb	r4, r4
    62ca:	3701      	adds	r7, #1
    62cc:	2c20      	cmp	r4, #32
    62ce:	d1e5      	bne.n	629c <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    62d0:	0030      	movs	r0, r6
    62d2:	30f9      	adds	r0, #249	; 0xf9
    62d4:	30ff      	adds	r0, #255	; 0xff
    62d6:	2208      	movs	r2, #8
    62d8:	a902      	add	r1, sp, #8
    62da:	4b1a      	ldr	r3, [pc, #104]	; (6344 <Read_Time_or_mAh+0x100>)
    62dc:	4798      	blx	r3
    62de:	e014      	b.n	630a <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    62e0:	4f18      	ldr	r7, [pc, #96]	; (6344 <Read_Time_or_mAh+0x100>)
    62e2:	00e0      	lsls	r0, r4, #3
    62e4:	1980      	adds	r0, r0, r6
    62e6:	2208      	movs	r2, #8
    62e8:	a902      	add	r1, sp, #8
    62ea:	47b8      	blx	r7
			if (buff[0] == 0xff)
    62ec:	ab02      	add	r3, sp, #8
    62ee:	781b      	ldrb	r3, [r3, #0]
    62f0:	2bff      	cmp	r3, #255	; 0xff
    62f2:	d107      	bne.n	6304 <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    62f4:	1e60      	subs	r0, r4, #1
    62f6:	00c0      	lsls	r0, r0, #3
    62f8:	1980      	adds	r0, r0, r6
    62fa:	2208      	movs	r2, #8
    62fc:	a902      	add	r1, sp, #8
    62fe:	4b11      	ldr	r3, [pc, #68]	; (6344 <Read_Time_or_mAh+0x100>)
    6300:	4798      	blx	r3
				break;
    6302:	e002      	b.n	630a <Read_Time_or_mAh+0xc6>
    6304:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    6306:	2c40      	cmp	r4, #64	; 0x40
    6308:	d1eb      	bne.n	62e2 <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    630a:	ab02      	add	r3, sp, #8
    630c:	7898      	ldrb	r0, [r3, #2]
    630e:	0600      	lsls	r0, r0, #24
    6310:	78db      	ldrb	r3, [r3, #3]
    6312:	041b      	lsls	r3, r3, #16
    6314:	4318      	orrs	r0, r3
    6316:	ab02      	add	r3, sp, #8
    6318:	795b      	ldrb	r3, [r3, #5]
    631a:	4318      	orrs	r0, r3
    631c:	ab02      	add	r3, sp, #8
    631e:	791b      	ldrb	r3, [r3, #4]
    6320:	021b      	lsls	r3, r3, #8
    6322:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    6324:	1c43      	adds	r3, r0, #1
    6326:	d100      	bne.n	632a <Read_Time_or_mAh+0xe6>
    6328:	2000      	movs	r0, #0
	
	return val_temp;
}
    632a:	b004      	add	sp, #16
    632c:	bc04      	pop	{r2}
    632e:	4691      	mov	r9, r2
    6330:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6332:	46c0      	nop			; (mov r8, r8)
    6334:	0000aa8f 	.word	0x0000aa8f
    6338:	0003f900 	.word	0x0003f900
    633c:	0003fb00 	.word	0x0003fb00
    6340:	0003f700 	.word	0x0003f700
    6344:	00005ad9 	.word	0x00005ad9

00006348 <Time_update>:

void Time_update(void)
{
    6348:	b510      	push	{r4, lr}
	static uint8_t cal_ms = 0;
	cal_ms++;
    634a:	4b0e      	ldr	r3, [pc, #56]	; (6384 <Time_update+0x3c>)
    634c:	781b      	ldrb	r3, [r3, #0]
    634e:	3301      	adds	r3, #1
    6350:	b2db      	uxtb	r3, r3
	if (cal_ms >= 4)
    6352:	2b03      	cmp	r3, #3
    6354:	d802      	bhi.n	635c <Time_update+0x14>
}

void Time_update(void)
{
	static uint8_t cal_ms = 0;
	cal_ms++;
    6356:	4a0b      	ldr	r2, [pc, #44]	; (6384 <Time_update+0x3c>)
    6358:	7013      	strb	r3, [r2, #0]
    635a:	e012      	b.n	6382 <Time_update+0x3a>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    635c:	2200      	movs	r2, #0
    635e:	4b09      	ldr	r3, [pc, #36]	; (6384 <Time_update+0x3c>)
    6360:	701a      	strb	r2, [r3, #0]
		Time_Val++;
    6362:	4b09      	ldr	r3, [pc, #36]	; (6388 <Time_update+0x40>)
    6364:	681a      	ldr	r2, [r3, #0]
    6366:	1c50      	adds	r0, r2, #1
    6368:	6018      	str	r0, [r3, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    636a:	4b08      	ldr	r3, [pc, #32]	; (638c <Time_update+0x44>)
    636c:	681b      	ldr	r3, [r3, #0]
    636e:	1ac3      	subs	r3, r0, r3
    6370:	2b3b      	cmp	r3, #59	; 0x3b
    6372:	d906      	bls.n	6382 <Time_update+0x3a>
		{
			Write_Time_or_mAh(Time_Val,TIME_FLAG);
    6374:	2103      	movs	r1, #3
    6376:	4b06      	ldr	r3, [pc, #24]	; (6390 <Time_update+0x48>)
    6378:	4798      	blx	r3
			Time_Val_Bak = Time_Val;
    637a:	4b03      	ldr	r3, [pc, #12]	; (6388 <Time_update+0x40>)
    637c:	681a      	ldr	r2, [r3, #0]
    637e:	4b03      	ldr	r3, [pc, #12]	; (638c <Time_update+0x44>)
    6380:	601a      	str	r2, [r3, #0]
		}
	}
}
    6382:	bd10      	pop	{r4, pc}
    6384:	20000222 	.word	0x20000222
    6388:	20000fac 	.word	0x20000fac
    638c:	20000f4c 	.word	0x20000f4c
    6390:	000060b5 	.word	0x000060b5

00006394 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    6394:	b5f0      	push	{r4, r5, r6, r7, lr}
    6396:	4657      	mov	r7, sl
    6398:	464e      	mov	r6, r9
    639a:	4645      	mov	r5, r8
    639c:	b4e0      	push	{r5, r6, r7}
    639e:	2482      	movs	r4, #130	; 0x82
    63a0:	05e4      	lsls	r4, r4, #23
    63a2:	2380      	movs	r3, #128	; 0x80
    63a4:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    63a6:	2680      	movs	r6, #128	; 0x80
    63a8:	0536      	lsls	r6, r6, #20
    63aa:	61a6      	str	r6, [r4, #24]
    63ac:	2580      	movs	r5, #128	; 0x80
    63ae:	056d      	lsls	r5, r5, #21
    63b0:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    63b2:	20fa      	movs	r0, #250	; 0xfa
    63b4:	0040      	lsls	r0, r0, #1
    63b6:	4b34      	ldr	r3, [pc, #208]	; (6488 <PowerOn_Init+0xf4>)
    63b8:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    63ba:	6166      	str	r6, [r4, #20]
    63bc:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    63be:	4e33      	ldr	r6, [pc, #204]	; (648c <PowerOn_Init+0xf8>)
    63c0:	2400      	movs	r4, #0
    63c2:	2500      	movs	r5, #0
    63c4:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    63c6:	4f32      	ldr	r7, [pc, #200]	; (6490 <PowerOn_Init+0xfc>)
    63c8:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    63ca:	4b32      	ldr	r3, [pc, #200]	; (6494 <PowerOn_Init+0x100>)
    63cc:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    63ce:	4b32      	ldr	r3, [pc, #200]	; (6498 <PowerOn_Init+0x104>)
    63d0:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    63d2:	4b32      	ldr	r3, [pc, #200]	; (649c <PowerOn_Init+0x108>)
    63d4:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    63d6:	4a32      	ldr	r2, [pc, #200]	; (64a0 <PowerOn_Init+0x10c>)
    63d8:	4b32      	ldr	r3, [pc, #200]	; (64a4 <PowerOn_Init+0x110>)
    63da:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    63dc:	4b32      	ldr	r3, [pc, #200]	; (64a8 <PowerOn_Init+0x114>)
    63de:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    63e0:	4b32      	ldr	r3, [pc, #200]	; (64ac <PowerOn_Init+0x118>)
    63e2:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    63e4:	4b32      	ldr	r3, [pc, #200]	; (64b0 <PowerOn_Init+0x11c>)
    63e6:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    63e8:	4b32      	ldr	r3, [pc, #200]	; (64b4 <PowerOn_Init+0x120>)
    63ea:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    63ec:	4b32      	ldr	r3, [pc, #200]	; (64b8 <PowerOn_Init+0x124>)
    63ee:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    63f0:	4b32      	ldr	r3, [pc, #200]	; (64bc <PowerOn_Init+0x128>)
    63f2:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    63f4:	4b32      	ldr	r3, [pc, #200]	; (64c0 <PowerOn_Init+0x12c>)
    63f6:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    63f8:	4b32      	ldr	r3, [pc, #200]	; (64c4 <PowerOn_Init+0x130>)
    63fa:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    63fc:	4b32      	ldr	r3, [pc, #200]	; (64c8 <PowerOn_Init+0x134>)
    63fe:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    6400:	22ff      	movs	r2, #255	; 0xff
    6402:	4b32      	ldr	r3, [pc, #200]	; (64cc <PowerOn_Init+0x138>)
    6404:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    6406:	2001      	movs	r0, #1
    6408:	4b31      	ldr	r3, [pc, #196]	; (64d0 <PowerOn_Init+0x13c>)
    640a:	4698      	mov	r8, r3
    640c:	4798      	blx	r3
    640e:	4b31      	ldr	r3, [pc, #196]	; (64d4 <PowerOn_Init+0x140>)
    6410:	469a      	mov	sl, r3
    6412:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    6414:	2002      	movs	r0, #2
    6416:	47c0      	blx	r8
    6418:	4b2f      	ldr	r3, [pc, #188]	; (64d8 <PowerOn_Init+0x144>)
    641a:	4699      	mov	r9, r3
    641c:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    641e:	2003      	movs	r0, #3
    6420:	47c0      	blx	r8
    6422:	4b2e      	ldr	r3, [pc, #184]	; (64dc <PowerOn_Init+0x148>)
    6424:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    6426:	4653      	mov	r3, sl
    6428:	681a      	ldr	r2, [r3, #0]
    642a:	4b2d      	ldr	r3, [pc, #180]	; (64e0 <PowerOn_Init+0x14c>)
    642c:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    642e:	464b      	mov	r3, r9
    6430:	681a      	ldr	r2, [r3, #0]
    6432:	4b2c      	ldr	r3, [pc, #176]	; (64e4 <PowerOn_Init+0x150>)
    6434:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    6436:	4b2c      	ldr	r3, [pc, #176]	; (64e8 <PowerOn_Init+0x154>)
    6438:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 
    643a:	787a      	ldrb	r2, [r7, #1]
    643c:	2340      	movs	r3, #64	; 0x40
    643e:	4313      	orrs	r3, r2
    6440:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    6442:	4b2a      	ldr	r3, [pc, #168]	; (64ec <PowerOn_Init+0x158>)
    6444:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    6446:	7832      	ldrb	r2, [r6, #0]
    6448:	2101      	movs	r1, #1
    644a:	430a      	orrs	r2, r1
    644c:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    644e:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    6450:	2001      	movs	r0, #1
    6452:	4382      	bics	r2, r0
    6454:	3001      	adds	r0, #1
    6456:	4382      	bics	r2, r0
    6458:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    645a:	7872      	ldrb	r2, [r6, #1]
    645c:	4311      	orrs	r1, r2
    645e:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    6460:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    6462:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    6464:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    6466:	769d      	strb	r5, [r3, #26]
	
	//,,
	g_sys_history.val.bat_temp_max =0;
    6468:	4b21      	ldr	r3, [pc, #132]	; (64f0 <PowerOn_Init+0x15c>)
    646a:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    646c:	2264      	movs	r2, #100	; 0x64
    646e:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    6470:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    6472:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    6474:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    6476:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    6478:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    647a:	3a65      	subs	r2, #101	; 0x65
    647c:	801a      	strh	r2, [r3, #0]
}
    647e:	bc1c      	pop	{r2, r3, r4}
    6480:	4690      	mov	r8, r2
    6482:	4699      	mov	r9, r3
    6484:	46a2      	mov	sl, r4
    6486:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6488:	000085d5 	.word	0x000085d5
    648c:	20000fc0 	.word	0x20000fc0
    6490:	20001154 	.word	0x20001154
    6494:	20001130 	.word	0x20001130
    6498:	2000112c 	.word	0x2000112c
    649c:	20001024 	.word	0x20001024
    64a0:	fffff618 	.word	0xfffff618
    64a4:	20000f94 	.word	0x20000f94
    64a8:	20000fbe 	.word	0x20000fbe
    64ac:	20000f9c 	.word	0x20000f9c
    64b0:	20000fa8 	.word	0x20000fa8
    64b4:	20001132 	.word	0x20001132
    64b8:	20000f54 	.word	0x20000f54
    64bc:	2000115a 	.word	0x2000115a
    64c0:	20001156 	.word	0x20001156
    64c4:	2000112e 	.word	0x2000112e
    64c8:	20000f58 	.word	0x20000f58
    64cc:	20000f51 	.word	0x20000f51
    64d0:	00006245 	.word	0x00006245
    64d4:	20000fb8 	.word	0x20000fb8
    64d8:	20000f8c 	.word	0x20000f8c
    64dc:	20000fac 	.word	0x20000fac
    64e0:	20000fa4 	.word	0x20000fa4
    64e4:	20000f98 	.word	0x20000f98
    64e8:	20000f4c 	.word	0x20000f4c
    64ec:	20000f5c 	.word	0x20000f5c
    64f0:	20001014 	.word	0x20001014

000064f4 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    64f4:	b510      	push	{r4, lr}
	//,,
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    64f6:	4b26      	ldr	r3, [pc, #152]	; (6590 <HardwareProtection+0x9c>)
    64f8:	781b      	ldrb	r3, [r3, #0]
    64fa:	075b      	lsls	r3, r3, #29
    64fc:	d414      	bmi.n	6528 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    64fe:	4b25      	ldr	r3, [pc, #148]	; (6594 <HardwareProtection+0xa0>)
    6500:	4798      	blx	r3
    6502:	2800      	cmp	r0, #0
    6504:	d10a      	bne.n	651c <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    6506:	4a22      	ldr	r2, [pc, #136]	; (6590 <HardwareProtection+0x9c>)
    6508:	7811      	ldrb	r1, [r2, #0]
    650a:	2304      	movs	r3, #4
    650c:	430b      	orrs	r3, r1
    650e:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    6510:	4a21      	ldr	r2, [pc, #132]	; (6598 <HardwareProtection+0xa4>)
    6512:	7813      	ldrb	r3, [r2, #0]
    6514:	217f      	movs	r1, #127	; 0x7f
    6516:	400b      	ands	r3, r1
    6518:	7013      	strb	r3, [r2, #0]
    651a:	e005      	b.n	6528 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    651c:	4a1e      	ldr	r2, [pc, #120]	; (6598 <HardwareProtection+0xa4>)
    651e:	7813      	ldrb	r3, [r2, #0]
    6520:	2180      	movs	r1, #128	; 0x80
    6522:	4249      	negs	r1, r1
    6524:	430b      	orrs	r3, r1
    6526:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //SPI
    6528:	4b1c      	ldr	r3, [pc, #112]	; (659c <HardwareProtection+0xa8>)
    652a:	4798      	blx	r3
	
	//AFE  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    652c:	4b1a      	ldr	r3, [pc, #104]	; (6598 <HardwareProtection+0xa4>)
    652e:	881b      	ldrh	r3, [r3, #0]
    6530:	2284      	movs	r2, #132	; 0x84
    6532:	0092      	lsls	r2, r2, #2
    6534:	4213      	tst	r3, r2
    6536:	d005      	beq.n	6544 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    6538:	4919      	ldr	r1, [pc, #100]	; (65a0 <HardwareProtection+0xac>)
    653a:	780a      	ldrb	r2, [r1, #0]
    653c:	2002      	movs	r0, #2
    653e:	4382      	bics	r2, r0
    6540:	700a      	strb	r2, [r1, #0]
    6542:	e004      	b.n	654e <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    6544:	4916      	ldr	r1, [pc, #88]	; (65a0 <HardwareProtection+0xac>)
    6546:	7808      	ldrb	r0, [r1, #0]
    6548:	2202      	movs	r2, #2
    654a:	4302      	orrs	r2, r0
    654c:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    654e:	22b0      	movs	r2, #176	; 0xb0
    6550:	0052      	lsls	r2, r2, #1
    6552:	4213      	tst	r3, r2
    6554:	d010      	beq.n	6578 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    6556:	4a12      	ldr	r2, [pc, #72]	; (65a0 <HardwareProtection+0xac>)
    6558:	7813      	ldrb	r3, [r2, #0]
    655a:	2101      	movs	r1, #1
    655c:	438b      	bics	r3, r1
    655e:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    6560:	4a0d      	ldr	r2, [pc, #52]	; (6598 <HardwareProtection+0xa4>)
    6562:	7851      	ldrb	r1, [r2, #1]
    6564:	2320      	movs	r3, #32
    6566:	430b      	orrs	r3, r1
    6568:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    656a:	07db      	lsls	r3, r3, #31
    656c:	d50e      	bpl.n	658c <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    656e:	7851      	ldrb	r1, [r2, #1]
    6570:	2310      	movs	r3, #16
    6572:	430b      	orrs	r3, r1
    6574:	7053      	strb	r3, [r2, #1]
    6576:	e009      	b.n	658c <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    6578:	4a07      	ldr	r2, [pc, #28]	; (6598 <HardwareProtection+0xa4>)
    657a:	7853      	ldrb	r3, [r2, #1]
    657c:	2120      	movs	r1, #32
    657e:	438b      	bics	r3, r1
    6580:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    6582:	4a07      	ldr	r2, [pc, #28]	; (65a0 <HardwareProtection+0xac>)
    6584:	7811      	ldrb	r1, [r2, #0]
    6586:	2301      	movs	r3, #1
    6588:	430b      	orrs	r3, r1
    658a:	7013      	strb	r3, [r2, #0]
	}
}
    658c:	bd10      	pop	{r4, pc}
    658e:	46c0      	nop			; (mov r8, r8)
    6590:	20000fc0 	.word	0x20000fc0
    6594:	000049c1 	.word	0x000049c1
    6598:	20001130 	.word	0x20001130
    659c:	00004de1 	.word	0x00004de1
    65a0:	20001154 	.word	0x20001154

000065a4 <SoftwareProtection>:
OUTPUT			: None
NOTICE			: ,
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
    65a4:	b500      	push	{lr}
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    65a6:	4b9b      	ldr	r3, [pc, #620]	; (6814 <SoftwareProtection+0x270>)
    65a8:	785b      	ldrb	r3, [r3, #1]
    65aa:	07db      	lsls	r3, r3, #31
    65ac:	d461      	bmi.n	6672 <SoftwareProtection+0xce>
	{
		if(sys_states.val.sys_chg_on == 1)
    65ae:	4b99      	ldr	r3, [pc, #612]	; (6814 <SoftwareProtection+0x270>)
    65b0:	781b      	ldrb	r3, [r3, #0]
    65b2:	079b      	lsls	r3, r3, #30
    65b4:	d400      	bmi.n	65b8 <SoftwareProtection+0x14>
    65b6:	e090      	b.n	66da <SoftwareProtection+0x136>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    65b8:	4b97      	ldr	r3, [pc, #604]	; (6818 <SoftwareProtection+0x274>)
    65ba:	781b      	ldrb	r3, [r3, #0]
    65bc:	b25b      	sxtb	r3, r3
    65be:	2b2d      	cmp	r3, #45	; 0x2d
    65c0:	dc04      	bgt.n	65cc <SoftwareProtection+0x28>
    65c2:	4b96      	ldr	r3, [pc, #600]	; (681c <SoftwareProtection+0x278>)
    65c4:	781b      	ldrb	r3, [r3, #0]
    65c6:	b25b      	sxtb	r3, r3
    65c8:	330a      	adds	r3, #10
    65ca:	da13      	bge.n	65f4 <SoftwareProtection+0x50>
			{
				soft_cp_cnt++;
    65cc:	4b94      	ldr	r3, [pc, #592]	; (6820 <SoftwareProtection+0x27c>)
    65ce:	781b      	ldrb	r3, [r3, #0]
    65d0:	3301      	adds	r3, #1
    65d2:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_3S)  //8,250*8 = 2S
    65d4:	2b0c      	cmp	r3, #12
    65d6:	d802      	bhi.n	65de <SoftwareProtection+0x3a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    65d8:	4a91      	ldr	r2, [pc, #580]	; (6820 <SoftwareProtection+0x27c>)
    65da:	7013      	strb	r3, [r2, #0]
    65dc:	e07d      	b.n	66da <SoftwareProtection+0x136>
				if(soft_cp_cnt >PROTECT_DELAY_3S)  //8,250*8 = 2S
				{
					soft_cp_cnt =0;
    65de:	2200      	movs	r2, #0
    65e0:	4b8f      	ldr	r3, [pc, #572]	; (6820 <SoftwareProtection+0x27c>)
    65e2:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    65e4:	498b      	ldr	r1, [pc, #556]	; (6814 <SoftwareProtection+0x270>)
    65e6:	784a      	ldrb	r2, [r1, #1]
    65e8:	2301      	movs	r3, #1
    65ea:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    65ec:	2204      	movs	r2, #4
    65ee:	4313      	orrs	r3, r2
    65f0:	704b      	strb	r3, [r1, #1]
    65f2:	e072      	b.n	66da <SoftwareProtection+0x136>
					//BatteryState.val.CHG_Inhibit_Temp = 1; //  
				}
			}
			else
			{
				soft_cp_cnt =0;
    65f4:	2200      	movs	r2, #0
    65f6:	4b8a      	ldr	r3, [pc, #552]	; (6820 <SoftwareProtection+0x27c>)
    65f8:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //
    65fa:	4b8a      	ldr	r3, [pc, #552]	; (6824 <SoftwareProtection+0x280>)
    65fc:	2200      	movs	r2, #0
    65fe:	5e9b      	ldrsh	r3, [r3, r2]
    6600:	2b00      	cmp	r3, #0
    6602:	dd30      	ble.n	6666 <SoftwareProtection+0xc2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    6604:	2b14      	cmp	r3, #20
    6606:	dd25      	ble.n	6654 <SoftwareProtection+0xb0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    6608:	4a87      	ldr	r2, [pc, #540]	; (6828 <SoftwareProtection+0x284>)
    660a:	4293      	cmp	r3, r2
    660c:	dd17      	ble.n	663e <SoftwareProtection+0x9a>
						{
							soft_occ_cnt++;
    660e:	4b87      	ldr	r3, [pc, #540]	; (682c <SoftwareProtection+0x288>)
    6610:	781b      	ldrb	r3, [r3, #0]
    6612:	3301      	adds	r3, #1
    6614:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//zzyPROTECT_DELAY_1S1
    6616:	2b04      	cmp	r3, #4
    6618:	d802      	bhi.n	6620 <SoftwareProtection+0x7c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    661a:	4a84      	ldr	r2, [pc, #528]	; (682c <SoftwareProtection+0x288>)
    661c:	7013      	strb	r3, [r2, #0]
    661e:	e011      	b.n	6644 <SoftwareProtection+0xa0>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//zzyPROTECT_DELAY_1S1
							{
								soft_occ_cnt =0;
    6620:	2300      	movs	r3, #0
    6622:	4a82      	ldr	r2, [pc, #520]	; (682c <SoftwareProtection+0x288>)
    6624:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    6626:	4a82      	ldr	r2, [pc, #520]	; (6830 <SoftwareProtection+0x28c>)
    6628:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    662a:	4b7a      	ldr	r3, [pc, #488]	; (6814 <SoftwareProtection+0x270>)
    662c:	7819      	ldrb	r1, [r3, #0]
    662e:	2210      	movs	r2, #16
    6630:	430a      	orrs	r2, r1
    6632:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    6634:	7859      	ldrb	r1, [r3, #1]
    6636:	2201      	movs	r2, #1
    6638:	430a      	orrs	r2, r1
    663a:	705a      	strb	r2, [r3, #1]
    663c:	e002      	b.n	6644 <SoftwareProtection+0xa0>
							}
						}
						else
						{
							soft_occ_cnt =0;
    663e:	2200      	movs	r2, #0
    6640:	4b7a      	ldr	r3, [pc, #488]	; (682c <SoftwareProtection+0x288>)
    6642:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    6644:	4973      	ldr	r1, [pc, #460]	; (6814 <SoftwareProtection+0x270>)
    6646:	780a      	ldrb	r2, [r1, #0]
    6648:	2304      	movs	r3, #4
    664a:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    664c:	22f7      	movs	r2, #247	; 0xf7
    664e:	4013      	ands	r3, r2
    6650:	700b      	strb	r3, [r1, #0]
    6652:	e042      	b.n	66da <SoftwareProtection+0x136>
					}
					else
					{
						soft_occ_cnt =0;
    6654:	2200      	movs	r2, #0
    6656:	4b75      	ldr	r3, [pc, #468]	; (682c <SoftwareProtection+0x288>)
    6658:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    665a:	4a6e      	ldr	r2, [pc, #440]	; (6814 <SoftwareProtection+0x270>)
    665c:	7813      	ldrb	r3, [r2, #0]
    665e:	2104      	movs	r1, #4
    6660:	438b      	bics	r3, r1
    6662:	7013      	strb	r3, [r2, #0]
    6664:	e039      	b.n	66da <SoftwareProtection+0x136>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    6666:	4a6b      	ldr	r2, [pc, #428]	; (6814 <SoftwareProtection+0x270>)
    6668:	7813      	ldrb	r3, [r2, #0]
    666a:	2104      	movs	r1, #4
    666c:	438b      	bics	r3, r1
    666e:	7013      	strb	r3, [r2, #0]
    6670:	e033      	b.n	66da <SoftwareProtection+0x136>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    6672:	4b68      	ldr	r3, [pc, #416]	; (6814 <SoftwareProtection+0x270>)
    6674:	781b      	ldrb	r3, [r3, #0]
    6676:	06db      	lsls	r3, r3, #27
    6678:	d512      	bpl.n	66a0 <SoftwareProtection+0xfc>
		{
			soft_cp_dis_cnt = 0;
    667a:	2200      	movs	r2, #0
    667c:	4b6d      	ldr	r3, [pc, #436]	; (6834 <SoftwareProtection+0x290>)
    667e:	701a      	strb	r2, [r3, #0]
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    6680:	4b6b      	ldr	r3, [pc, #428]	; (6830 <SoftwareProtection+0x28c>)
    6682:	881b      	ldrh	r3, [r3, #0]
    6684:	2b14      	cmp	r3, #20
    6686:	d928      	bls.n	66da <SoftwareProtection+0x136>
			{
				OCC_TIMEOUT =0;
    6688:	4b69      	ldr	r3, [pc, #420]	; (6830 <SoftwareProtection+0x28c>)
    668a:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    668c:	4b61      	ldr	r3, [pc, #388]	; (6814 <SoftwareProtection+0x270>)
    668e:	781a      	ldrb	r2, [r3, #0]
    6690:	2110      	movs	r1, #16
    6692:	438a      	bics	r2, r1
    6694:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    6696:	785a      	ldrb	r2, [r3, #1]
    6698:	390f      	subs	r1, #15
    669a:	438a      	bics	r2, r1
    669c:	705a      	strb	r2, [r3, #1]
    669e:	e01c      	b.n	66da <SoftwareProtection+0x136>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    66a0:	4b5d      	ldr	r3, [pc, #372]	; (6818 <SoftwareProtection+0x274>)
    66a2:	781b      	ldrb	r3, [r3, #0]
    66a4:	b25b      	sxtb	r3, r3
    66a6:	2b2c      	cmp	r3, #44	; 0x2c
    66a8:	dc17      	bgt.n	66da <SoftwareProtection+0x136>
    66aa:	4b5c      	ldr	r3, [pc, #368]	; (681c <SoftwareProtection+0x278>)
    66ac:	781b      	ldrb	r3, [r3, #0]
    66ae:	b25b      	sxtb	r3, r3
    66b0:	3309      	adds	r3, #9
    66b2:	db12      	blt.n	66da <SoftwareProtection+0x136>
			{
				sys_states.val.soft_chg_protect =0;
    66b4:	4a57      	ldr	r2, [pc, #348]	; (6814 <SoftwareProtection+0x270>)
    66b6:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    66b8:	2101      	movs	r1, #1
    66ba:	438b      	bics	r3, r1
    66bc:	3103      	adds	r1, #3
    66be:	438b      	bics	r3, r1
    66c0:	7053      	strb	r3, [r2, #1]
				soft_cp_dis_cnt++;
    66c2:	4b5c      	ldr	r3, [pc, #368]	; (6834 <SoftwareProtection+0x290>)
    66c4:	781b      	ldrb	r3, [r3, #0]
    66c6:	3301      	adds	r3, #1
    66c8:	b2db      	uxtb	r3, r3
				if (soft_cp_dis_cnt > PROTECT_DELAY_3S)
    66ca:	2b0c      	cmp	r3, #12
    66cc:	d802      	bhi.n	66d4 <SoftwareProtection+0x130>
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
			{
				sys_states.val.soft_chg_protect =0;
				sys_states.val.chg_temp_protect = 0;
				soft_cp_dis_cnt++;
    66ce:	4a59      	ldr	r2, [pc, #356]	; (6834 <SoftwareProtection+0x290>)
    66d0:	7013      	strb	r3, [r2, #0]
    66d2:	e002      	b.n	66da <SoftwareProtection+0x136>
				if (soft_cp_dis_cnt > PROTECT_DELAY_3S)
				{
					soft_cp_dis_cnt = 0;
    66d4:	2200      	movs	r2, #0
    66d6:	4b57      	ldr	r3, [pc, #348]	; (6834 <SoftwareProtection+0x290>)
    66d8:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    66da:	4b4e      	ldr	r3, [pc, #312]	; (6814 <SoftwareProtection+0x270>)
    66dc:	785b      	ldrb	r3, [r3, #1]
    66de:	079b      	lsls	r3, r3, #30
    66e0:	d462      	bmi.n	67a8 <SoftwareProtection+0x204>
	{
		if(sys_states.val.sys_dch_on == 1)
    66e2:	4b4c      	ldr	r3, [pc, #304]	; (6814 <SoftwareProtection+0x270>)
    66e4:	781b      	ldrb	r3, [r3, #0]
    66e6:	07db      	lsls	r3, r3, #31
    66e8:	d400      	bmi.n	66ec <SoftwareProtection+0x148>
    66ea:	e091      	b.n	6810 <SoftwareProtection+0x26c>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    66ec:	4b4a      	ldr	r3, [pc, #296]	; (6818 <SoftwareProtection+0x274>)
    66ee:	781b      	ldrb	r3, [r3, #0]
    66f0:	b25b      	sxtb	r3, r3
    66f2:	2b2d      	cmp	r3, #45	; 0x2d
    66f4:	dc04      	bgt.n	6700 <SoftwareProtection+0x15c>
    66f6:	4b49      	ldr	r3, [pc, #292]	; (681c <SoftwareProtection+0x278>)
    66f8:	781b      	ldrb	r3, [r3, #0]
    66fa:	b25b      	sxtb	r3, r3
    66fc:	330a      	adds	r3, #10
    66fe:	da13      	bge.n	6728 <SoftwareProtection+0x184>
			{
				soft_dp_cnt++;
    6700:	4b4d      	ldr	r3, [pc, #308]	; (6838 <SoftwareProtection+0x294>)
    6702:	781b      	ldrb	r3, [r3, #0]
    6704:	3301      	adds	r3, #1
    6706:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_3S) //2S
    6708:	2b0c      	cmp	r3, #12
    670a:	d802      	bhi.n	6712 <SoftwareProtection+0x16e>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    670c:	4a4a      	ldr	r2, [pc, #296]	; (6838 <SoftwareProtection+0x294>)
    670e:	7013      	strb	r3, [r2, #0]
    6710:	e07e      	b.n	6810 <SoftwareProtection+0x26c>
				if(soft_dp_cnt >PROTECT_DELAY_3S) //2S
				{
					soft_dp_cnt =0;
    6712:	2200      	movs	r2, #0
    6714:	4b48      	ldr	r3, [pc, #288]	; (6838 <SoftwareProtection+0x294>)
    6716:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    6718:	493e      	ldr	r1, [pc, #248]	; (6814 <SoftwareProtection+0x270>)
    671a:	784a      	ldrb	r2, [r1, #1]
    671c:	2302      	movs	r3, #2
    671e:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    6720:	2208      	movs	r2, #8
    6722:	4313      	orrs	r3, r2
    6724:	704b      	strb	r3, [r1, #1]
    6726:	e073      	b.n	6810 <SoftwareProtection+0x26c>
					//BatteryState.val.DCH_Inhibit_Temp = 1; //  
				}
			}
			else
			{
				soft_dp_cnt =0;
    6728:	2200      	movs	r2, #0
    672a:	4b43      	ldr	r3, [pc, #268]	; (6838 <SoftwareProtection+0x294>)
    672c:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    672e:	4b3d      	ldr	r3, [pc, #244]	; (6824 <SoftwareProtection+0x280>)
    6730:	2200      	movs	r2, #0
    6732:	5e9b      	ldrsh	r3, [r3, r2]
    6734:	2b00      	cmp	r3, #0
    6736:	da31      	bge.n	679c <SoftwareProtection+0x1f8>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
    6738:	001a      	movs	r2, r3
    673a:	3214      	adds	r2, #20
    673c:	da25      	bge.n	678a <SoftwareProtection+0x1e6>
					{
						sys_states.val.sys_dch_state =1;
    673e:	4835      	ldr	r0, [pc, #212]	; (6814 <SoftwareProtection+0x270>)
    6740:	7801      	ldrb	r1, [r0, #0]
    6742:	2208      	movs	r2, #8
    6744:	430a      	orrs	r2, r1
						sys_states.val.sys_chg_state =0;
    6746:	21fb      	movs	r1, #251	; 0xfb
    6748:	400a      	ands	r2, r1
    674a:	7002      	strb	r2, [r0, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
    674c:	4a3b      	ldr	r2, [pc, #236]	; (683c <SoftwareProtection+0x298>)
    674e:	4293      	cmp	r3, r2
    6750:	da17      	bge.n	6782 <SoftwareProtection+0x1de>
						{
							soft_ocd_cnt++;
    6752:	4b3b      	ldr	r3, [pc, #236]	; (6840 <SoftwareProtection+0x29c>)
    6754:	781b      	ldrb	r3, [r3, #0]
    6756:	3301      	adds	r3, #1
    6758:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //1S  //zzy20161025 PROTECT_DELAY_1S 1 
    675a:	2b04      	cmp	r3, #4
    675c:	d802      	bhi.n	6764 <SoftwareProtection+0x1c0>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    675e:	4a38      	ldr	r2, [pc, #224]	; (6840 <SoftwareProtection+0x29c>)
    6760:	7013      	strb	r3, [r2, #0]
    6762:	e055      	b.n	6810 <SoftwareProtection+0x26c>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //1S  //zzy20161025 PROTECT_DELAY_1S 1 
							{
								soft_ocd_cnt =0;
    6764:	2300      	movs	r3, #0
    6766:	4a36      	ldr	r2, [pc, #216]	; (6840 <SoftwareProtection+0x29c>)
    6768:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    676a:	4a36      	ldr	r2, [pc, #216]	; (6844 <SoftwareProtection+0x2a0>)
    676c:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    676e:	4b29      	ldr	r3, [pc, #164]	; (6814 <SoftwareProtection+0x270>)
    6770:	7819      	ldrb	r1, [r3, #0]
    6772:	2220      	movs	r2, #32
    6774:	430a      	orrs	r2, r1
    6776:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    6778:	7859      	ldrb	r1, [r3, #1]
    677a:	2202      	movs	r2, #2
    677c:	430a      	orrs	r2, r1
    677e:	705a      	strb	r2, [r3, #1]
    6780:	e046      	b.n	6810 <SoftwareProtection+0x26c>
							}
						}
						else
						{
							soft_ocd_cnt =0;
    6782:	2200      	movs	r2, #0
    6784:	4b2e      	ldr	r3, [pc, #184]	; (6840 <SoftwareProtection+0x29c>)
    6786:	701a      	strb	r2, [r3, #0]
    6788:	e042      	b.n	6810 <SoftwareProtection+0x26c>
						}
					}
					else
					{
						soft_ocd_cnt =0;
    678a:	2200      	movs	r2, #0
    678c:	4b2c      	ldr	r3, [pc, #176]	; (6840 <SoftwareProtection+0x29c>)
    678e:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_dch_state =0;
    6790:	4a20      	ldr	r2, [pc, #128]	; (6814 <SoftwareProtection+0x270>)
    6792:	7813      	ldrb	r3, [r2, #0]
    6794:	2108      	movs	r1, #8
    6796:	438b      	bics	r3, r1
    6798:	7013      	strb	r3, [r2, #0]
    679a:	e039      	b.n	6810 <SoftwareProtection+0x26c>
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    679c:	4a1d      	ldr	r2, [pc, #116]	; (6814 <SoftwareProtection+0x270>)
    679e:	7813      	ldrb	r3, [r2, #0]
    67a0:	2108      	movs	r1, #8
    67a2:	438b      	bics	r3, r1
    67a4:	7013      	strb	r3, [r2, #0]
    67a6:	e033      	b.n	6810 <SoftwareProtection+0x26c>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    67a8:	4b1a      	ldr	r3, [pc, #104]	; (6814 <SoftwareProtection+0x270>)
    67aa:	781b      	ldrb	r3, [r3, #0]
    67ac:	069b      	lsls	r3, r3, #26
    67ae:	d512      	bpl.n	67d6 <SoftwareProtection+0x232>
		{
			soft_dp_dis_cnt = 0;
    67b0:	2200      	movs	r2, #0
    67b2:	4b25      	ldr	r3, [pc, #148]	; (6848 <SoftwareProtection+0x2a4>)
    67b4:	701a      	strb	r2, [r3, #0]
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    67b6:	4b23      	ldr	r3, [pc, #140]	; (6844 <SoftwareProtection+0x2a0>)
    67b8:	881b      	ldrh	r3, [r3, #0]
    67ba:	2b14      	cmp	r3, #20
    67bc:	d928      	bls.n	6810 <SoftwareProtection+0x26c>
			{
				OCD_TIMEOUT =0;
    67be:	4b21      	ldr	r3, [pc, #132]	; (6844 <SoftwareProtection+0x2a0>)
    67c0:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    67c2:	4b14      	ldr	r3, [pc, #80]	; (6814 <SoftwareProtection+0x270>)
    67c4:	785a      	ldrb	r2, [r3, #1]
    67c6:	2102      	movs	r1, #2
    67c8:	438a      	bics	r2, r1
    67ca:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    67cc:	781a      	ldrb	r2, [r3, #0]
    67ce:	311e      	adds	r1, #30
    67d0:	438a      	bics	r2, r1
    67d2:	701a      	strb	r2, [r3, #0]
    67d4:	e01c      	b.n	6810 <SoftwareProtection+0x26c>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    67d6:	4b10      	ldr	r3, [pc, #64]	; (6818 <SoftwareProtection+0x274>)
    67d8:	781b      	ldrb	r3, [r3, #0]
    67da:	b25b      	sxtb	r3, r3
    67dc:	2b2c      	cmp	r3, #44	; 0x2c
    67de:	dc17      	bgt.n	6810 <SoftwareProtection+0x26c>
    67e0:	4b0e      	ldr	r3, [pc, #56]	; (681c <SoftwareProtection+0x278>)
    67e2:	781b      	ldrb	r3, [r3, #0]
    67e4:	b25b      	sxtb	r3, r3
    67e6:	3309      	adds	r3, #9
    67e8:	db12      	blt.n	6810 <SoftwareProtection+0x26c>
			{
				sys_states.val.soft_dch_protect =0;
    67ea:	4a0a      	ldr	r2, [pc, #40]	; (6814 <SoftwareProtection+0x270>)
    67ec:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    67ee:	2102      	movs	r1, #2
    67f0:	438b      	bics	r3, r1
    67f2:	3106      	adds	r1, #6
    67f4:	438b      	bics	r3, r1
    67f6:	7053      	strb	r3, [r2, #1]
				soft_dp_dis_cnt++ ;
    67f8:	4b13      	ldr	r3, [pc, #76]	; (6848 <SoftwareProtection+0x2a4>)
    67fa:	781b      	ldrb	r3, [r3, #0]
    67fc:	3301      	adds	r3, #1
    67fe:	b2db      	uxtb	r3, r3
				if (soft_dp_dis_cnt > PROTECT_DELAY_3S)
    6800:	2b0c      	cmp	r3, #12
    6802:	d802      	bhi.n	680a <SoftwareProtection+0x266>
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
			{
				sys_states.val.soft_dch_protect =0;
				sys_states.val.dch_temp_protect = 0;
				soft_dp_dis_cnt++ ;
    6804:	4a10      	ldr	r2, [pc, #64]	; (6848 <SoftwareProtection+0x2a4>)
    6806:	7013      	strb	r3, [r2, #0]
    6808:	e002      	b.n	6810 <SoftwareProtection+0x26c>
				if (soft_dp_dis_cnt > PROTECT_DELAY_3S)
				{
					soft_dp_dis_cnt = 0;
    680a:	2200      	movs	r2, #0
    680c:	4b0e      	ldr	r3, [pc, #56]	; (6848 <SoftwareProtection+0x2a4>)
    680e:	701a      	strb	r2, [r3, #0]
					//BatteryState.val.DCH_Inhibit_Temp = 0; //  
				}
			}
		}
	}
}
    6810:	bd00      	pop	{pc}
    6812:	46c0      	nop			; (mov r8, r8)
    6814:	20001154 	.word	0x20001154
    6818:	20001128 	.word	0x20001128
    681c:	20000e98 	.word	0x20000e98
    6820:	20000237 	.word	0x20000237
    6824:	20000fbe 	.word	0x20000fbe
    6828:	000013e9 	.word	0x000013e9
    682c:	2000022a 	.word	0x2000022a
    6830:	2000022e 	.word	0x2000022e
    6834:	2000022d 	.word	0x2000022d
    6838:	2000022c 	.word	0x2000022c
    683c:	ffffe38e 	.word	0xffffe38e
    6840:	2000022b 	.word	0x2000022b
    6844:	2000023c 	.word	0x2000023c
    6848:	20000236 	.word	0x20000236

0000684c <PCB_Protect>:
NOTICE			: ,,,,
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    684c:	4b13      	ldr	r3, [pc, #76]	; (689c <PCB_Protect+0x50>)
    684e:	781b      	ldrb	r3, [r3, #0]
    6850:	b25b      	sxtb	r3, r3
    6852:	2b6e      	cmp	r3, #110	; 0x6e
    6854:	dd11      	ble.n	687a <PCB_Protect+0x2e>
	{
		soft_pcb_ot_cnt++;
    6856:	4b12      	ldr	r3, [pc, #72]	; (68a0 <PCB_Protect+0x54>)
    6858:	781b      	ldrb	r3, [r3, #0]
    685a:	3301      	adds	r3, #1
    685c:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //2S
    685e:	2b08      	cmp	r3, #8
    6860:	d802      	bhi.n	6868 <PCB_Protect+0x1c>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    6862:	4a0f      	ldr	r2, [pc, #60]	; (68a0 <PCB_Protect+0x54>)
    6864:	7013      	strb	r3, [r2, #0]
    6866:	e017      	b.n	6898 <PCB_Protect+0x4c>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //2S
		{
			soft_pcb_ot_cnt =9; //2S,2S--
    6868:	2209      	movs	r2, #9
    686a:	4b0d      	ldr	r3, [pc, #52]	; (68a0 <PCB_Protect+0x54>)
    686c:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    686e:	4a0d      	ldr	r2, [pc, #52]	; (68a4 <PCB_Protect+0x58>)
    6870:	7851      	ldrb	r1, [r2, #1]
    6872:	2320      	movs	r3, #32
    6874:	430b      	orrs	r3, r1
    6876:	7053      	strb	r3, [r2, #1]
    6878:	e00e      	b.n	6898 <PCB_Protect+0x4c>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    687a:	2b54      	cmp	r3, #84	; 0x54
    687c:	dc0c      	bgt.n	6898 <PCB_Protect+0x4c>
		{
			if(soft_pcb_ot_cnt >0)
    687e:	4b08      	ldr	r3, [pc, #32]	; (68a0 <PCB_Protect+0x54>)
    6880:	781b      	ldrb	r3, [r3, #0]
    6882:	2b00      	cmp	r3, #0
    6884:	d003      	beq.n	688e <PCB_Protect+0x42>
			{
				soft_pcb_ot_cnt--;
    6886:	3b01      	subs	r3, #1
    6888:	4a05      	ldr	r2, [pc, #20]	; (68a0 <PCB_Protect+0x54>)
    688a:	7013      	strb	r3, [r2, #0]
    688c:	e004      	b.n	6898 <PCB_Protect+0x4c>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    688e:	4a05      	ldr	r2, [pc, #20]	; (68a4 <PCB_Protect+0x58>)
    6890:	7853      	ldrb	r3, [r2, #1]
    6892:	2120      	movs	r1, #32
    6894:	438b      	bics	r3, r1
    6896:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    6898:	4770      	bx	lr
    689a:	46c0      	nop			; (mov r8, r8)
    689c:	20001134 	.word	0x20001134
    68a0:	20000233 	.word	0x20000233
    68a4:	20001154 	.word	0x20001154

000068a8 <SOC>:
OUTPUT			: None
NOTICE			: TMIER
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    68a8:	b570      	push	{r4, r5, r6, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    68aa:	4b2c      	ldr	r3, [pc, #176]	; (695c <SOC+0xb4>)
    68ac:	2200      	movs	r2, #0
    68ae:	5e9a      	ldrsh	r2, [r3, r2]
    68b0:	4b2b      	ldr	r3, [pc, #172]	; (6960 <SOC+0xb8>)
    68b2:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    68b4:	4c2b      	ldr	r4, [pc, #172]	; (6964 <SOC+0xbc>)
    68b6:	6a22      	ldr	r2, [r4, #32]
    68b8:	13db      	asrs	r3, r3, #15
    68ba:	189b      	adds	r3, r3, r2
    68bc:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    68be:	6a20      	ldr	r0, [r4, #32]
    68c0:	21e1      	movs	r1, #225	; 0xe1
    68c2:	0189      	lsls	r1, r1, #6
    68c4:	4b28      	ldr	r3, [pc, #160]	; (6968 <SOC+0xc0>)
    68c6:	4798      	blx	r3
    68c8:	0005      	movs	r5, r0
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    68ca:	6a22      	ldr	r2, [r4, #32]
    68cc:	4b27      	ldr	r3, [pc, #156]	; (696c <SOC+0xc4>)
    68ce:	4343      	muls	r3, r0
    68d0:	189b      	adds	r3, r3, r2
    68d2:	6223      	str	r3, [r4, #32]
	
    //
	if (tmp_cap >= 0)
    68d4:	2800      	cmp	r0, #0
    68d6:	db11      	blt.n	68fc <SOC+0x54>
	{
		CHG_Val = CHG_Val + tmp_cap;
    68d8:	4b25      	ldr	r3, [pc, #148]	; (6970 <SOC+0xc8>)
    68da:	681a      	ldr	r2, [r3, #0]
    68dc:	1880      	adds	r0, r0, r2
    68de:	6018      	str	r0, [r3, #0]
		if (CHG_Val - CHG_Val_Bak >= 1000 )
    68e0:	4b24      	ldr	r3, [pc, #144]	; (6974 <SOC+0xcc>)
    68e2:	681b      	ldr	r3, [r3, #0]
    68e4:	1ac3      	subs	r3, r0, r3
    68e6:	4a24      	ldr	r2, [pc, #144]	; (6978 <SOC+0xd0>)
    68e8:	4293      	cmp	r3, r2
    68ea:	d918      	bls.n	691e <SOC+0x76>
		{
			Write_Time_or_mAh(CHG_Val,CHG_FLAG);
    68ec:	2102      	movs	r1, #2
    68ee:	4b23      	ldr	r3, [pc, #140]	; (697c <SOC+0xd4>)
    68f0:	4798      	blx	r3
			CHG_Val_Bak = CHG_Val;
    68f2:	4b1f      	ldr	r3, [pc, #124]	; (6970 <SOC+0xc8>)
    68f4:	681a      	ldr	r2, [r3, #0]
    68f6:	4b1f      	ldr	r3, [pc, #124]	; (6974 <SOC+0xcc>)
    68f8:	601a      	str	r2, [r3, #0]
    68fa:	e010      	b.n	691e <SOC+0x76>
		}
		//BatteryState.val.ActionState = 2; // 
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    68fc:	4b20      	ldr	r3, [pc, #128]	; (6980 <SOC+0xd8>)
    68fe:	681a      	ldr	r2, [r3, #0]
    6900:	1a10      	subs	r0, r2, r0
    6902:	6018      	str	r0, [r3, #0]
		if (DCH_Val - DCH_Val_Bak >=1000 )
    6904:	4b1f      	ldr	r3, [pc, #124]	; (6984 <SOC+0xdc>)
    6906:	681b      	ldr	r3, [r3, #0]
    6908:	1ac3      	subs	r3, r0, r3
    690a:	4a1b      	ldr	r2, [pc, #108]	; (6978 <SOC+0xd0>)
    690c:	4293      	cmp	r3, r2
    690e:	d906      	bls.n	691e <SOC+0x76>
		{
			Write_Time_or_mAh(DCH_Val,DCH_FLAG);
    6910:	2101      	movs	r1, #1
    6912:	4b1a      	ldr	r3, [pc, #104]	; (697c <SOC+0xd4>)
    6914:	4798      	blx	r3
			DCH_Val_Bak = DCH_Val;
    6916:	4b1a      	ldr	r3, [pc, #104]	; (6980 <SOC+0xd8>)
    6918:	681a      	ldr	r2, [r3, #0]
    691a:	4b1a      	ldr	r3, [pc, #104]	; (6984 <SOC+0xdc>)
    691c:	601a      	str	r2, [r3, #0]
		}
		//BatteryState.val.ActionState = 3; // 
	}
	
	if(tmp_cap>-30)
    691e:	002b      	movs	r3, r5
    6920:	331d      	adds	r3, #29
    6922:	db03      	blt.n	692c <SOC+0x84>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    6924:	4a0f      	ldr	r2, [pc, #60]	; (6964 <SOC+0xbc>)
    6926:	6853      	ldr	r3, [r2, #4]
    6928:	18ed      	adds	r5, r5, r3
    692a:	6055      	str	r5, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//soc20161010zzysoc4  g_sys_cap.val.cap_val3
    692c:	4b0d      	ldr	r3, [pc, #52]	; (6964 <SOC+0xbc>)
    692e:	685b      	ldr	r3, [r3, #4]
    6930:	2b00      	cmp	r3, #0
    6932:	dd03      	ble.n	693c <SOC+0x94>
	{
		g_sys_cap.val.cap_val3 = 0;
    6934:	2200      	movs	r2, #0
    6936:	4b0b      	ldr	r3, [pc, #44]	; (6964 <SOC+0xbc>)
    6938:	60da      	str	r2, [r3, #12]
    693a:	e00d      	b.n	6958 <SOC+0xb0>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    693c:	4b09      	ldr	r3, [pc, #36]	; (6964 <SOC+0xbc>)
    693e:	6859      	ldr	r1, [r3, #4]
    6940:	68da      	ldr	r2, [r3, #12]
    6942:	188a      	adds	r2, r1, r2
    6944:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    6946:	2200      	movs	r2, #0
    6948:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    694a:	68da      	ldr	r2, [r3, #12]
    694c:	4b0e      	ldr	r3, [pc, #56]	; (6988 <SOC+0xe0>)
    694e:	429a      	cmp	r2, r3
    6950:	da02      	bge.n	6958 <SOC+0xb0>
		{
			g_sys_cap.val.cap_val3  = -1200;
    6952:	001a      	movs	r2, r3
    6954:	4b03      	ldr	r3, [pc, #12]	; (6964 <SOC+0xbc>)
    6956:	60da      	str	r2, [r3, #12]
		}
	}
}
    6958:	bd70      	pop	{r4, r5, r6, pc}
    695a:	46c0      	nop			; (mov r8, r8)
    695c:	20000fbe 	.word	0x20000fbe
    6960:	0002bf20 	.word	0x0002bf20
    6964:	20000f5c 	.word	0x20000f5c
    6968:	0000a859 	.word	0x0000a859
    696c:	ffffc7c0 	.word	0xffffc7c0
    6970:	20000f8c 	.word	0x20000f8c
    6974:	20000f98 	.word	0x20000f98
    6978:	000003e7 	.word	0x000003e7
    697c:	000060b5 	.word	0x000060b5
    6980:	20000fb8 	.word	0x20000fb8
    6984:	20000fa4 	.word	0x20000fa4
    6988:	fffffb50 	.word	0xfffffb50

0000698c <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    698c:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    698e:	4a28      	ldr	r2, [pc, #160]	; (6a30 <Sys_250ms_tick+0xa4>)
    6990:	8813      	ldrh	r3, [r2, #0]
    6992:	3301      	adds	r3, #1
    6994:	b29b      	uxth	r3, r3
    6996:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    6998:	4a26      	ldr	r2, [pc, #152]	; (6a34 <Sys_250ms_tick+0xa8>)
    699a:	7813      	ldrb	r3, [r2, #0]
    699c:	3301      	adds	r3, #1
    699e:	7013      	strb	r3, [r2, #0]

	SOC();
    69a0:	4b25      	ldr	r3, [pc, #148]	; (6a38 <Sys_250ms_tick+0xac>)
    69a2:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    69a4:	4b25      	ldr	r3, [pc, #148]	; (6a3c <Sys_250ms_tick+0xb0>)
    69a6:	781b      	ldrb	r3, [r3, #0]
    69a8:	069a      	lsls	r2, r3, #26
    69aa:	d505      	bpl.n	69b8 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    69ac:	4924      	ldr	r1, [pc, #144]	; (6a40 <Sys_250ms_tick+0xb4>)
    69ae:	780a      	ldrb	r2, [r1, #0]
    69b0:	3201      	adds	r2, #1
    69b2:	b2d2      	uxtb	r2, r2
    69b4:	700a      	strb	r2, [r1, #0]
    69b6:	e006      	b.n	69c6 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 45
    69b8:	4a21      	ldr	r2, [pc, #132]	; (6a40 <Sys_250ms_tick+0xb4>)
    69ba:	7812      	ldrb	r2, [r2, #0]
    69bc:	2a2d      	cmp	r2, #45	; 0x2d
    69be:	d002      	beq.n	69c6 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    69c0:	2100      	movs	r1, #0
    69c2:	4a1f      	ldr	r2, [pc, #124]	; (6a40 <Sys_250ms_tick+0xb4>)
    69c4:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    69c6:	065a      	lsls	r2, r3, #25
    69c8:	d505      	bpl.n	69d6 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    69ca:	491e      	ldr	r1, [pc, #120]	; (6a44 <Sys_250ms_tick+0xb8>)
    69cc:	780a      	ldrb	r2, [r1, #0]
    69ce:	3201      	adds	r2, #1
    69d0:	b2d2      	uxtb	r2, r2
    69d2:	700a      	strb	r2, [r1, #0]
    69d4:	e006      	b.n	69e4 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//45
    69d6:	4a1b      	ldr	r2, [pc, #108]	; (6a44 <Sys_250ms_tick+0xb8>)
    69d8:	7812      	ldrb	r2, [r2, #0]
    69da:	2a2d      	cmp	r2, #45	; 0x2d
    69dc:	d002      	beq.n	69e4 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    69de:	2100      	movs	r1, #0
    69e0:	4a18      	ldr	r2, [pc, #96]	; (6a44 <Sys_250ms_tick+0xb8>)
    69e2:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    69e4:	06db      	lsls	r3, r3, #27
    69e6:	d505      	bpl.n	69f4 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    69e8:	4a17      	ldr	r2, [pc, #92]	; (6a48 <Sys_250ms_tick+0xbc>)
    69ea:	7813      	ldrb	r3, [r2, #0]
    69ec:	3301      	adds	r3, #1
    69ee:	b2db      	uxtb	r3, r3
    69f0:	7013      	strb	r3, [r2, #0]
    69f2:	e006      	b.n	6a02 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//45
    69f4:	4b14      	ldr	r3, [pc, #80]	; (6a48 <Sys_250ms_tick+0xbc>)
    69f6:	781b      	ldrb	r3, [r3, #0]
    69f8:	2b2d      	cmp	r3, #45	; 0x2d
    69fa:	d002      	beq.n	6a02 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    69fc:	2200      	movs	r2, #0
    69fe:	4b12      	ldr	r3, [pc, #72]	; (6a48 <Sys_250ms_tick+0xbc>)
    6a00:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    6a02:	4b12      	ldr	r3, [pc, #72]	; (6a4c <Sys_250ms_tick+0xc0>)
    6a04:	781b      	ldrb	r3, [r3, #0]
    6a06:	069a      	lsls	r2, r3, #26
    6a08:	d504      	bpl.n	6a14 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    6a0a:	4911      	ldr	r1, [pc, #68]	; (6a50 <Sys_250ms_tick+0xc4>)
    6a0c:	880a      	ldrh	r2, [r1, #0]
    6a0e:	3201      	adds	r2, #1
    6a10:	800a      	strh	r2, [r1, #0]
    6a12:	e002      	b.n	6a1a <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    6a14:	2100      	movs	r1, #0
    6a16:	4a0e      	ldr	r2, [pc, #56]	; (6a50 <Sys_250ms_tick+0xc4>)
    6a18:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    6a1a:	06db      	lsls	r3, r3, #27
    6a1c:	d504      	bpl.n	6a28 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    6a1e:	4a0d      	ldr	r2, [pc, #52]	; (6a54 <Sys_250ms_tick+0xc8>)
    6a20:	8813      	ldrh	r3, [r2, #0]
    6a22:	3301      	adds	r3, #1
    6a24:	8013      	strh	r3, [r2, #0]
    6a26:	e002      	b.n	6a2e <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    6a28:	2200      	movs	r2, #0
    6a2a:	4b0a      	ldr	r3, [pc, #40]	; (6a54 <Sys_250ms_tick+0xc8>)
    6a2c:	801a      	strh	r2, [r3, #0]
	}
	
	//SysLED_Display();
}
    6a2e:	bd10      	pop	{r4, pc}
    6a30:	20000226 	.word	0x20000226
    6a34:	20000232 	.word	0x20000232
    6a38:	000068a9 	.word	0x000068a9
    6a3c:	20001130 	.word	0x20001130
    6a40:	2000115a 	.word	0x2000115a
    6a44:	20001156 	.word	0x20001156
    6a48:	2000112e 	.word	0x2000112e
    6a4c:	20001154 	.word	0x20001154
    6a50:	2000023c 	.word	0x2000023c
    6a54:	2000022e 	.word	0x2000022e

00006a58 <SOC_Flag>:
}

void SOC_Flag(void)
{
	//SOC
	if ( g_sys_cap.val.re_cap_rate >= 98 )
    6a58:	4b1e      	ldr	r3, [pc, #120]	; (6ad4 <SOC_Flag+0x7c>)
    6a5a:	7c9b      	ldrb	r3, [r3, #18]
    6a5c:	b2db      	uxtb	r3, r3
    6a5e:	2b61      	cmp	r3, #97	; 0x61
    6a60:	d907      	bls.n	6a72 <SOC_Flag+0x1a>
	{
		BatteryState.val.SocState = 1 ; //SOC
    6a62:	491d      	ldr	r1, [pc, #116]	; (6ad8 <SOC_Flag+0x80>)
    6a64:	780b      	ldrb	r3, [r1, #0]
    6a66:	220c      	movs	r2, #12
    6a68:	4393      	bics	r3, r2
    6a6a:	2204      	movs	r2, #4
    6a6c:	4313      	orrs	r3, r2
    6a6e:	700b      	strb	r3, [r1, #0]
    6a70:	e02e      	b.n	6ad0 <SOC_Flag+0x78>
	}
	else if ( g_sys_cap.val.re_cap_rate == 0 )
    6a72:	4b18      	ldr	r3, [pc, #96]	; (6ad4 <SOC_Flag+0x7c>)
    6a74:	7c9b      	ldrb	r3, [r3, #18]
    6a76:	2b00      	cmp	r3, #0
    6a78:	d107      	bne.n	6a8a <SOC_Flag+0x32>
	{
		BatteryState.val.SocState = 2 ; //SOC
    6a7a:	4917      	ldr	r1, [pc, #92]	; (6ad8 <SOC_Flag+0x80>)
    6a7c:	780b      	ldrb	r3, [r1, #0]
    6a7e:	220c      	movs	r2, #12
    6a80:	4393      	bics	r3, r2
    6a82:	2208      	movs	r2, #8
    6a84:	4313      	orrs	r3, r2
    6a86:	700b      	strb	r3, [r1, #0]
    6a88:	e022      	b.n	6ad0 <SOC_Flag+0x78>
	}
	else 
	{
		if ( BatteryState.val.SocState == 1 )
    6a8a:	4b13      	ldr	r3, [pc, #76]	; (6ad8 <SOC_Flag+0x80>)
    6a8c:	781b      	ldrb	r3, [r3, #0]
    6a8e:	220c      	movs	r2, #12
    6a90:	4013      	ands	r3, r2
    6a92:	2b04      	cmp	r3, #4
    6a94:	d10a      	bne.n	6aac <SOC_Flag+0x54>
		{
			if (g_sys_cap.val.re_cap_rate < (98-5))
    6a96:	4b0f      	ldr	r3, [pc, #60]	; (6ad4 <SOC_Flag+0x7c>)
    6a98:	7c9b      	ldrb	r3, [r3, #18]
    6a9a:	b2db      	uxtb	r3, r3
    6a9c:	2b5c      	cmp	r3, #92	; 0x5c
    6a9e:	d817      	bhi.n	6ad0 <SOC_Flag+0x78>
			{
				BatteryState.val.SocState = 0 ; //SOC
    6aa0:	4a0d      	ldr	r2, [pc, #52]	; (6ad8 <SOC_Flag+0x80>)
    6aa2:	7813      	ldrb	r3, [r2, #0]
    6aa4:	210c      	movs	r1, #12
    6aa6:	438b      	bics	r3, r1
    6aa8:	7013      	strb	r3, [r2, #0]
    6aaa:	e011      	b.n	6ad0 <SOC_Flag+0x78>
			} 
		}
		else if (BatteryState.val.SocState == 2)
    6aac:	2b08      	cmp	r3, #8
    6aae:	d10a      	bne.n	6ac6 <SOC_Flag+0x6e>
		{
			if (g_sys_cap.val.re_cap_rate > 5)
    6ab0:	4b08      	ldr	r3, [pc, #32]	; (6ad4 <SOC_Flag+0x7c>)
    6ab2:	7c9b      	ldrb	r3, [r3, #18]
    6ab4:	b2db      	uxtb	r3, r3
    6ab6:	2b05      	cmp	r3, #5
    6ab8:	d90a      	bls.n	6ad0 <SOC_Flag+0x78>
			{
				BatteryState.val.SocState = 0 ; //SOC
    6aba:	4a07      	ldr	r2, [pc, #28]	; (6ad8 <SOC_Flag+0x80>)
    6abc:	7813      	ldrb	r3, [r2, #0]
    6abe:	210c      	movs	r1, #12
    6ac0:	438b      	bics	r3, r1
    6ac2:	7013      	strb	r3, [r2, #0]
    6ac4:	e004      	b.n	6ad0 <SOC_Flag+0x78>
			}
		}
		else
		{
			BatteryState.val.SocState = 0 ; //SOC
    6ac6:	4a04      	ldr	r2, [pc, #16]	; (6ad8 <SOC_Flag+0x80>)
    6ac8:	7813      	ldrb	r3, [r2, #0]
    6aca:	210c      	movs	r1, #12
    6acc:	438b      	bics	r3, r1
    6ace:	7013      	strb	r3, [r2, #0]
		}
	}
}
    6ad0:	4770      	bx	lr
    6ad2:	46c0      	nop			; (mov r8, r8)
    6ad4:	20000f5c 	.word	0x20000f5c
    6ad8:	20001158 	.word	0x20001158

00006adc <Flag_Process>:
	}
}


void Flag_Process(void)
{
    6adc:	b510      	push	{r4, lr}
	SOC_Flag();    //SOC
    6ade:	4b01      	ldr	r3, [pc, #4]	; (6ae4 <Flag_Process+0x8>)
    6ae0:	4798      	blx	r3
		
}
    6ae2:	bd10      	pop	{r4, pc}
    6ae4:	00006a59 	.word	0x00006a59

00006ae8 <OCHG_Flag>:
	Action_Flag();
}

void OCHG_Flag(void)
{
	if (nADC_CELL_MAX > OCHG_P3_VOL)    //3
    6ae8:	4b3a      	ldr	r3, [pc, #232]	; (6bd4 <OCHG_Flag+0xec>)
    6aea:	881b      	ldrh	r3, [r3, #0]
    6aec:	4a3a      	ldr	r2, [pc, #232]	; (6bd8 <OCHG_Flag+0xf0>)
    6aee:	4293      	cmp	r3, r2
    6af0:	d90f      	bls.n	6b12 <OCHG_Flag+0x2a>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_on_cnt;
    6af2:	4a3a      	ldr	r2, [pc, #232]	; (6bdc <OCHG_Flag+0xf4>)
    6af4:	8812      	ldrh	r2, [r2, #0]
    6af6:	493a      	ldr	r1, [pc, #232]	; (6be0 <OCHG_Flag+0xf8>)
    6af8:	8809      	ldrh	r1, [r1, #0]
    6afa:	1a52      	subs	r2, r2, r1
    6afc:	b292      	uxth	r2, r2
    6afe:	4939      	ldr	r1, [pc, #228]	; (6be4 <OCHG_Flag+0xfc>)
    6b00:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_2S)
    6b02:	2a08      	cmp	r2, #8
    6b04:	d909      	bls.n	6b1a <OCHG_Flag+0x32>
		{
			AbnormalState.val.OCHG_Protect3 = 1;
    6b06:	4938      	ldr	r1, [pc, #224]	; (6be8 <OCHG_Flag+0x100>)
    6b08:	7808      	ldrb	r0, [r1, #0]
    6b0a:	2201      	movs	r2, #1
    6b0c:	4302      	orrs	r2, r0
    6b0e:	700a      	strb	r2, [r1, #0]
    6b10:	e003      	b.n	6b1a <OCHG_Flag+0x32>
		}
	}
	else
	{
		OCHG_P3_on_cnt = sys_250ms_cnt;
    6b12:	4a32      	ldr	r2, [pc, #200]	; (6bdc <OCHG_Flag+0xf4>)
    6b14:	8811      	ldrh	r1, [r2, #0]
    6b16:	4a32      	ldr	r2, [pc, #200]	; (6be0 <OCHG_Flag+0xf8>)
    6b18:	8011      	strh	r1, [r2, #0]
		
	}
	
	if (nADC_CELL_MAX < OCHG_D3_VOL)    //3
    6b1a:	4a34      	ldr	r2, [pc, #208]	; (6bec <OCHG_Flag+0x104>)
    6b1c:	4293      	cmp	r3, r2
    6b1e:	d80f      	bhi.n	6b40 <OCHG_Flag+0x58>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_off_cnt;
    6b20:	4a2e      	ldr	r2, [pc, #184]	; (6bdc <OCHG_Flag+0xf4>)
    6b22:	8812      	ldrh	r2, [r2, #0]
    6b24:	4932      	ldr	r1, [pc, #200]	; (6bf0 <OCHG_Flag+0x108>)
    6b26:	8809      	ldrh	r1, [r1, #0]
    6b28:	1a52      	subs	r2, r2, r1
    6b2a:	b292      	uxth	r2, r2
    6b2c:	492d      	ldr	r1, [pc, #180]	; (6be4 <OCHG_Flag+0xfc>)
    6b2e:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_3S)
    6b30:	2a0c      	cmp	r2, #12
    6b32:	d909      	bls.n	6b48 <OCHG_Flag+0x60>
		{
			AbnormalState.val.OCHG_Protect3 = 0;
    6b34:	492c      	ldr	r1, [pc, #176]	; (6be8 <OCHG_Flag+0x100>)
    6b36:	780a      	ldrb	r2, [r1, #0]
    6b38:	2001      	movs	r0, #1
    6b3a:	4382      	bics	r2, r0
    6b3c:	700a      	strb	r2, [r1, #0]
    6b3e:	e003      	b.n	6b48 <OCHG_Flag+0x60>
		}
	}
	else
	{
		OCHG_P3_off_cnt = sys_250ms_cnt;
    6b40:	4a26      	ldr	r2, [pc, #152]	; (6bdc <OCHG_Flag+0xf4>)
    6b42:	8811      	ldrh	r1, [r2, #0]
    6b44:	4a2a      	ldr	r2, [pc, #168]	; (6bf0 <OCHG_Flag+0x108>)
    6b46:	8011      	strh	r1, [r2, #0]
	}
	
	
	if (nADC_CELL_MAX > OCHG_P4_VOL)    //4
    6b48:	4a2a      	ldr	r2, [pc, #168]	; (6bf4 <OCHG_Flag+0x10c>)
    6b4a:	4293      	cmp	r3, r2
    6b4c:	d90f      	bls.n	6b6e <OCHG_Flag+0x86>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_on_cnt;
    6b4e:	4a23      	ldr	r2, [pc, #140]	; (6bdc <OCHG_Flag+0xf4>)
    6b50:	8812      	ldrh	r2, [r2, #0]
    6b52:	4929      	ldr	r1, [pc, #164]	; (6bf8 <OCHG_Flag+0x110>)
    6b54:	8809      	ldrh	r1, [r1, #0]
    6b56:	1a52      	subs	r2, r2, r1
    6b58:	b292      	uxth	r2, r2
    6b5a:	4928      	ldr	r1, [pc, #160]	; (6bfc <OCHG_Flag+0x114>)
    6b5c:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_2S)
    6b5e:	2a08      	cmp	r2, #8
    6b60:	d909      	bls.n	6b76 <OCHG_Flag+0x8e>
		{
			AbnormalState.val.OCHG_Protect4 = 1;
    6b62:	4921      	ldr	r1, [pc, #132]	; (6be8 <OCHG_Flag+0x100>)
    6b64:	7808      	ldrb	r0, [r1, #0]
    6b66:	2202      	movs	r2, #2
    6b68:	4302      	orrs	r2, r0
    6b6a:	700a      	strb	r2, [r1, #0]
    6b6c:	e003      	b.n	6b76 <OCHG_Flag+0x8e>
		}
	}
	else
	{
		OCHG_P4_on_cnt = sys_250ms_cnt;
    6b6e:	4a1b      	ldr	r2, [pc, #108]	; (6bdc <OCHG_Flag+0xf4>)
    6b70:	8811      	ldrh	r1, [r2, #0]
    6b72:	4a21      	ldr	r2, [pc, #132]	; (6bf8 <OCHG_Flag+0x110>)
    6b74:	8011      	strh	r1, [r2, #0]

	}
	
	if (nADC_CELL_MAX < OCHG_D4_VOL)    //4
    6b76:	4a22      	ldr	r2, [pc, #136]	; (6c00 <OCHG_Flag+0x118>)
    6b78:	4293      	cmp	r3, r2
    6b7a:	d80f      	bhi.n	6b9c <OCHG_Flag+0xb4>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_off_cnt;
    6b7c:	4a17      	ldr	r2, [pc, #92]	; (6bdc <OCHG_Flag+0xf4>)
    6b7e:	8812      	ldrh	r2, [r2, #0]
    6b80:	4920      	ldr	r1, [pc, #128]	; (6c04 <OCHG_Flag+0x11c>)
    6b82:	8809      	ldrh	r1, [r1, #0]
    6b84:	1a52      	subs	r2, r2, r1
    6b86:	b292      	uxth	r2, r2
    6b88:	491c      	ldr	r1, [pc, #112]	; (6bfc <OCHG_Flag+0x114>)
    6b8a:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_3S)
    6b8c:	2a0c      	cmp	r2, #12
    6b8e:	d909      	bls.n	6ba4 <OCHG_Flag+0xbc>
		{
			AbnormalState.val.OCHG_Protect4 = 0;
    6b90:	4915      	ldr	r1, [pc, #84]	; (6be8 <OCHG_Flag+0x100>)
    6b92:	780a      	ldrb	r2, [r1, #0]
    6b94:	2002      	movs	r0, #2
    6b96:	4382      	bics	r2, r0
    6b98:	700a      	strb	r2, [r1, #0]
    6b9a:	e003      	b.n	6ba4 <OCHG_Flag+0xbc>
		}
	}
	else
	{
		OCHG_P4_off_cnt = sys_250ms_cnt;
    6b9c:	4a0f      	ldr	r2, [pc, #60]	; (6bdc <OCHG_Flag+0xf4>)
    6b9e:	8811      	ldrh	r1, [r2, #0]
    6ba0:	4a18      	ldr	r2, [pc, #96]	; (6c04 <OCHG_Flag+0x11c>)
    6ba2:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MAX > OCHG_P5_VOL)    //5
    6ba4:	4a18      	ldr	r2, [pc, #96]	; (6c08 <OCHG_Flag+0x120>)
    6ba6:	4293      	cmp	r3, r2
    6ba8:	d90f      	bls.n	6bca <OCHG_Flag+0xe2>
	{
		//OCHG_P5_off_cnt = sys_250ms_cnt;
		OCHG_P5_cnt = sys_250ms_cnt - OCHG_P5_on_cnt;
    6baa:	4b0c      	ldr	r3, [pc, #48]	; (6bdc <OCHG_Flag+0xf4>)
    6bac:	881b      	ldrh	r3, [r3, #0]
    6bae:	4a17      	ldr	r2, [pc, #92]	; (6c0c <OCHG_Flag+0x124>)
    6bb0:	8812      	ldrh	r2, [r2, #0]
    6bb2:	1a9b      	subs	r3, r3, r2
    6bb4:	b29b      	uxth	r3, r3
    6bb6:	4a16      	ldr	r2, [pc, #88]	; (6c10 <OCHG_Flag+0x128>)
    6bb8:	8013      	strh	r3, [r2, #0]
		if (OCHG_P5_cnt > PROTECT_DELAY_2S)
    6bba:	2b08      	cmp	r3, #8
    6bbc:	d909      	bls.n	6bd2 <OCHG_Flag+0xea>
		{
			AbnormalState.val.OCHG_Protect5 = 1;
    6bbe:	4a0a      	ldr	r2, [pc, #40]	; (6be8 <OCHG_Flag+0x100>)
    6bc0:	7811      	ldrb	r1, [r2, #0]
    6bc2:	2304      	movs	r3, #4
    6bc4:	430b      	orrs	r3, r1
    6bc6:	7013      	strb	r3, [r2, #0]
    6bc8:	e003      	b.n	6bd2 <OCHG_Flag+0xea>
		}
	}
	else
	{
		OCHG_P5_on_cnt = sys_250ms_cnt;
    6bca:	4b04      	ldr	r3, [pc, #16]	; (6bdc <OCHG_Flag+0xf4>)
    6bcc:	881a      	ldrh	r2, [r3, #0]
    6bce:	4b0f      	ldr	r3, [pc, #60]	; (6c0c <OCHG_Flag+0x124>)
    6bd0:	801a      	strh	r2, [r3, #0]
		//if (OCHG_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.OCHG_Protect5 = 0;
		//}
	}
}
    6bd2:	4770      	bx	lr
    6bd4:	20000f90 	.word	0x20000f90
    6bd8:	0000353f 	.word	0x0000353f
    6bdc:	20000226 	.word	0x20000226
    6be0:	20000e00 	.word	0x20000e00
    6be4:	20000dcc 	.word	0x20000dcc
    6be8:	20000fa0 	.word	0x20000fa0
    6bec:	000034bb 	.word	0x000034bb
    6bf0:	20000de0 	.word	0x20000de0
    6bf4:	00003666 	.word	0x00003666
    6bf8:	20000dc2 	.word	0x20000dc2
    6bfc:	20000dfc 	.word	0x20000dfc
    6c00:	000035c2 	.word	0x000035c2
    6c04:	20000dc8 	.word	0x20000dc8
    6c08:	0000370a 	.word	0x0000370a
    6c0c:	20000e20 	.word	0x20000e20
    6c10:	20000dfe 	.word	0x20000dfe

00006c14 <ODCH_Flag>:

void ODCH_Flag(void)
{
	if (nADC_CELL_MIN < ODCH_P3_VOL)    //3
    6c14:	4b3a      	ldr	r3, [pc, #232]	; (6d00 <ODCH_Flag+0xec>)
    6c16:	881b      	ldrh	r3, [r3, #0]
    6c18:	4a3a      	ldr	r2, [pc, #232]	; (6d04 <ODCH_Flag+0xf0>)
    6c1a:	4293      	cmp	r3, r2
    6c1c:	d80f      	bhi.n	6c3e <ODCH_Flag+0x2a>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_on_cnt;
    6c1e:	4a3a      	ldr	r2, [pc, #232]	; (6d08 <ODCH_Flag+0xf4>)
    6c20:	8812      	ldrh	r2, [r2, #0]
    6c22:	493a      	ldr	r1, [pc, #232]	; (6d0c <ODCH_Flag+0xf8>)
    6c24:	8809      	ldrh	r1, [r1, #0]
    6c26:	1a52      	subs	r2, r2, r1
    6c28:	b292      	uxth	r2, r2
    6c2a:	4939      	ldr	r1, [pc, #228]	; (6d10 <ODCH_Flag+0xfc>)
    6c2c:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_2S)
    6c2e:	2a08      	cmp	r2, #8
    6c30:	d909      	bls.n	6c46 <ODCH_Flag+0x32>
		{
			AbnormalState.val.ODCH_Protect3 = 1;
    6c32:	4938      	ldr	r1, [pc, #224]	; (6d14 <ODCH_Flag+0x100>)
    6c34:	7808      	ldrb	r0, [r1, #0]
    6c36:	2208      	movs	r2, #8
    6c38:	4302      	orrs	r2, r0
    6c3a:	700a      	strb	r2, [r1, #0]
    6c3c:	e003      	b.n	6c46 <ODCH_Flag+0x32>
		}
	}
	else
	{
		ODCH_P3_on_cnt = sys_250ms_cnt;
    6c3e:	4a32      	ldr	r2, [pc, #200]	; (6d08 <ODCH_Flag+0xf4>)
    6c40:	8811      	ldrh	r1, [r2, #0]
    6c42:	4a32      	ldr	r2, [pc, #200]	; (6d0c <ODCH_Flag+0xf8>)
    6c44:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D3_VOL)    //3
    6c46:	4a34      	ldr	r2, [pc, #208]	; (6d18 <ODCH_Flag+0x104>)
    6c48:	4293      	cmp	r3, r2
    6c4a:	d90f      	bls.n	6c6c <ODCH_Flag+0x58>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_off_cnt;
    6c4c:	4a2e      	ldr	r2, [pc, #184]	; (6d08 <ODCH_Flag+0xf4>)
    6c4e:	8812      	ldrh	r2, [r2, #0]
    6c50:	4932      	ldr	r1, [pc, #200]	; (6d1c <ODCH_Flag+0x108>)
    6c52:	8809      	ldrh	r1, [r1, #0]
    6c54:	1a52      	subs	r2, r2, r1
    6c56:	b292      	uxth	r2, r2
    6c58:	492d      	ldr	r1, [pc, #180]	; (6d10 <ODCH_Flag+0xfc>)
    6c5a:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_3S)
    6c5c:	2a0c      	cmp	r2, #12
    6c5e:	d909      	bls.n	6c74 <ODCH_Flag+0x60>
		{
			AbnormalState.val.ODCH_Protect3 = 0;
    6c60:	492c      	ldr	r1, [pc, #176]	; (6d14 <ODCH_Flag+0x100>)
    6c62:	780a      	ldrb	r2, [r1, #0]
    6c64:	2008      	movs	r0, #8
    6c66:	4382      	bics	r2, r0
    6c68:	700a      	strb	r2, [r1, #0]
    6c6a:	e003      	b.n	6c74 <ODCH_Flag+0x60>
		}
	}
	else
	{
		ODCH_P3_off_cnt = sys_250ms_cnt;
    6c6c:	4a26      	ldr	r2, [pc, #152]	; (6d08 <ODCH_Flag+0xf4>)
    6c6e:	8811      	ldrh	r1, [r2, #0]
    6c70:	4a2a      	ldr	r2, [pc, #168]	; (6d1c <ODCH_Flag+0x108>)
    6c72:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P4_VOL)    //4
    6c74:	4a2a      	ldr	r2, [pc, #168]	; (6d20 <ODCH_Flag+0x10c>)
    6c76:	4293      	cmp	r3, r2
    6c78:	d80f      	bhi.n	6c9a <ODCH_Flag+0x86>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_on_cnt;
    6c7a:	4a23      	ldr	r2, [pc, #140]	; (6d08 <ODCH_Flag+0xf4>)
    6c7c:	8812      	ldrh	r2, [r2, #0]
    6c7e:	4929      	ldr	r1, [pc, #164]	; (6d24 <ODCH_Flag+0x110>)
    6c80:	8809      	ldrh	r1, [r1, #0]
    6c82:	1a52      	subs	r2, r2, r1
    6c84:	b292      	uxth	r2, r2
    6c86:	4928      	ldr	r1, [pc, #160]	; (6d28 <ODCH_Flag+0x114>)
    6c88:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_2S)
    6c8a:	2a08      	cmp	r2, #8
    6c8c:	d909      	bls.n	6ca2 <ODCH_Flag+0x8e>
		{
			AbnormalState.val.ODCH_Protect4 = 1;
    6c8e:	4921      	ldr	r1, [pc, #132]	; (6d14 <ODCH_Flag+0x100>)
    6c90:	7808      	ldrb	r0, [r1, #0]
    6c92:	2210      	movs	r2, #16
    6c94:	4302      	orrs	r2, r0
    6c96:	700a      	strb	r2, [r1, #0]
    6c98:	e003      	b.n	6ca2 <ODCH_Flag+0x8e>
		}
	}
	else
	{
		ODCH_P4_on_cnt = sys_250ms_cnt;
    6c9a:	4a1b      	ldr	r2, [pc, #108]	; (6d08 <ODCH_Flag+0xf4>)
    6c9c:	8811      	ldrh	r1, [r2, #0]
    6c9e:	4a21      	ldr	r2, [pc, #132]	; (6d24 <ODCH_Flag+0x110>)
    6ca0:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D4_VOL)    //4
    6ca2:	4a1d      	ldr	r2, [pc, #116]	; (6d18 <ODCH_Flag+0x104>)
    6ca4:	4293      	cmp	r3, r2
    6ca6:	d90f      	bls.n	6cc8 <ODCH_Flag+0xb4>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_off_cnt;
    6ca8:	4a17      	ldr	r2, [pc, #92]	; (6d08 <ODCH_Flag+0xf4>)
    6caa:	8812      	ldrh	r2, [r2, #0]
    6cac:	491f      	ldr	r1, [pc, #124]	; (6d2c <ODCH_Flag+0x118>)
    6cae:	8809      	ldrh	r1, [r1, #0]
    6cb0:	1a52      	subs	r2, r2, r1
    6cb2:	b292      	uxth	r2, r2
    6cb4:	491c      	ldr	r1, [pc, #112]	; (6d28 <ODCH_Flag+0x114>)
    6cb6:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_3S)
    6cb8:	2a0c      	cmp	r2, #12
    6cba:	d909      	bls.n	6cd0 <ODCH_Flag+0xbc>
		{
			AbnormalState.val.ODCH_Protect4 = 0;
    6cbc:	4915      	ldr	r1, [pc, #84]	; (6d14 <ODCH_Flag+0x100>)
    6cbe:	780a      	ldrb	r2, [r1, #0]
    6cc0:	2010      	movs	r0, #16
    6cc2:	4382      	bics	r2, r0
    6cc4:	700a      	strb	r2, [r1, #0]
    6cc6:	e003      	b.n	6cd0 <ODCH_Flag+0xbc>
		}
	}
	else
	{
		ODCH_P4_off_cnt = sys_250ms_cnt;
    6cc8:	4a0f      	ldr	r2, [pc, #60]	; (6d08 <ODCH_Flag+0xf4>)
    6cca:	8811      	ldrh	r1, [r2, #0]
    6ccc:	4a17      	ldr	r2, [pc, #92]	; (6d2c <ODCH_Flag+0x118>)
    6cce:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P5_VOL)    //5
    6cd0:	4a17      	ldr	r2, [pc, #92]	; (6d30 <ODCH_Flag+0x11c>)
    6cd2:	4293      	cmp	r3, r2
    6cd4:	d80f      	bhi.n	6cf6 <ODCH_Flag+0xe2>
	{
		//ODCH_P5_off_cnt = sys_250ms_cnt;
		ODCH_P5_cnt = sys_250ms_cnt - ODCH_P5_on_cnt;
    6cd6:	4b0c      	ldr	r3, [pc, #48]	; (6d08 <ODCH_Flag+0xf4>)
    6cd8:	881b      	ldrh	r3, [r3, #0]
    6cda:	4a16      	ldr	r2, [pc, #88]	; (6d34 <ODCH_Flag+0x120>)
    6cdc:	8812      	ldrh	r2, [r2, #0]
    6cde:	1a9b      	subs	r3, r3, r2
    6ce0:	b29b      	uxth	r3, r3
    6ce2:	4a15      	ldr	r2, [pc, #84]	; (6d38 <ODCH_Flag+0x124>)
    6ce4:	8013      	strh	r3, [r2, #0]
		if (ODCH_P5_cnt > PROTECT_DELAY_2S)
    6ce6:	2b08      	cmp	r3, #8
    6ce8:	d909      	bls.n	6cfe <ODCH_Flag+0xea>
		{
			AbnormalState.val.ODCH_Protect5 = 1;
    6cea:	4a0a      	ldr	r2, [pc, #40]	; (6d14 <ODCH_Flag+0x100>)
    6cec:	7811      	ldrb	r1, [r2, #0]
    6cee:	2320      	movs	r3, #32
    6cf0:	430b      	orrs	r3, r1
    6cf2:	7013      	strb	r3, [r2, #0]
    6cf4:	e003      	b.n	6cfe <ODCH_Flag+0xea>
		}
	}
	else
	{
		ODCH_P5_on_cnt = sys_250ms_cnt;
    6cf6:	4b04      	ldr	r3, [pc, #16]	; (6d08 <ODCH_Flag+0xf4>)
    6cf8:	881a      	ldrh	r2, [r3, #0]
    6cfa:	4b0e      	ldr	r3, [pc, #56]	; (6d34 <ODCH_Flag+0x120>)
    6cfc:	801a      	strh	r2, [r3, #0]
		//if (ODCH_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.ODCH_Protect5 = 0;
		//}
	}
}
    6cfe:	4770      	bx	lr
    6d00:	20000f56 	.word	0x20000f56
    6d04:	00002665 	.word	0x00002665
    6d08:	20000226 	.word	0x20000226
    6d0c:	20000dc4 	.word	0x20000dc4
    6d10:	20000dd2 	.word	0x20000dd2
    6d14:	20000fa0 	.word	0x20000fa0
    6d18:	000028f6 	.word	0x000028f6
    6d1c:	20000dd0 	.word	0x20000dd0
    6d20:	000023d6 	.word	0x000023d6
    6d24:	20000e02 	.word	0x20000e02
    6d28:	20000dea 	.word	0x20000dea
    6d2c:	20000e18 	.word	0x20000e18
    6d30:	00001fff 	.word	0x00001fff
    6d34:	20000e04 	.word	0x20000e04
    6d38:	20000dce 	.word	0x20000dce

00006d3c <OCC_Flag>:

void OCC_Flag(void)
{
    6d3c:	b570      	push	{r4, r5, r6, lr}
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
    6d3e:	4b51      	ldr	r3, [pc, #324]	; (6e84 <OCC_Flag+0x148>)
    6d40:	2200      	movs	r2, #0
    6d42:	569a      	ldrsb	r2, [r3, r2]
    6d44:	4b50      	ldr	r3, [pc, #320]	; (6e88 <OCC_Flag+0x14c>)
    6d46:	781b      	ldrb	r3, [r3, #0]
    6d48:	b25b      	sxtb	r3, r3
    6d4a:	18d3      	adds	r3, r2, r3
    6d4c:	0fda      	lsrs	r2, r3, #31
    6d4e:	18d3      	adds	r3, r2, r3
    6d50:	105b      	asrs	r3, r3, #1
    6d52:	b25b      	sxtb	r3, r3
	int16_t Limit_Current = 0;
	if (temp > 10)
    6d54:	2b0a      	cmp	r3, #10
    6d56:	dc03      	bgt.n	6d60 <OCC_Flag+0x24>
	{
		Limit_Current = CURRENT_CHG1A * 30;
	}
	else if (temp > 0)
    6d58:	2b00      	cmp	r3, #0
    6d5a:	dc03      	bgt.n	6d64 <OCC_Flag+0x28>
	{
		Limit_Current = CURRENT_CHG1A * 15;
	}
	else if (temp > -10)
	{
		Limit_Current = CURRENT_CHG1A * 10;
    6d5c:	484b      	ldr	r0, [pc, #300]	; (6e8c <OCC_Flag+0x150>)
    6d5e:	e002      	b.n	6d66 <OCC_Flag+0x2a>
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
	int16_t Limit_Current = 0;
	if (temp > 10)
	{
		Limit_Current = CURRENT_CHG1A * 30;
    6d60:	484b      	ldr	r0, [pc, #300]	; (6e90 <OCC_Flag+0x154>)
    6d62:	e000      	b.n	6d66 <OCC_Flag+0x2a>
	}
	else if (temp > 0)
	{
		Limit_Current = CURRENT_CHG1A * 15;
    6d64:	484b      	ldr	r0, [pc, #300]	; (6e94 <OCC_Flag+0x158>)
	{
		Limit_Current = CURRENT_CHG1A * 10;
	}
	
	
	if (nADC_CURRENT > ( Limit_Current *12 / 10 ) )    //3
    6d66:	4b4c      	ldr	r3, [pc, #304]	; (6e98 <OCC_Flag+0x15c>)
    6d68:	2500      	movs	r5, #0
    6d6a:	5f5d      	ldrsh	r5, [r3, r5]
    6d6c:	0004      	movs	r4, r0
    6d6e:	0043      	lsls	r3, r0, #1
    6d70:	1818      	adds	r0, r3, r0
    6d72:	0080      	lsls	r0, r0, #2
    6d74:	210a      	movs	r1, #10
    6d76:	4b49      	ldr	r3, [pc, #292]	; (6e9c <OCC_Flag+0x160>)
    6d78:	4798      	blx	r3
    6d7a:	0006      	movs	r6, r0
    6d7c:	4285      	cmp	r5, r0
    6d7e:	dd0f      	ble.n	6da0 <OCC_Flag+0x64>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_on_cnt;
    6d80:	4b47      	ldr	r3, [pc, #284]	; (6ea0 <OCC_Flag+0x164>)
    6d82:	881b      	ldrh	r3, [r3, #0]
    6d84:	4a47      	ldr	r2, [pc, #284]	; (6ea4 <OCC_Flag+0x168>)
    6d86:	8812      	ldrh	r2, [r2, #0]
    6d88:	1a9b      	subs	r3, r3, r2
    6d8a:	b29b      	uxth	r3, r3
    6d8c:	4a46      	ldr	r2, [pc, #280]	; (6ea8 <OCC_Flag+0x16c>)
    6d8e:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_2S)
    6d90:	2b08      	cmp	r3, #8
    6d92:	d909      	bls.n	6da8 <OCC_Flag+0x6c>
		{
			AbnormalState.val.OCC_Protect3 = 1;
    6d94:	4a45      	ldr	r2, [pc, #276]	; (6eac <OCC_Flag+0x170>)
    6d96:	7811      	ldrb	r1, [r2, #0]
    6d98:	2340      	movs	r3, #64	; 0x40
    6d9a:	430b      	orrs	r3, r1
    6d9c:	7013      	strb	r3, [r2, #0]
    6d9e:	e003      	b.n	6da8 <OCC_Flag+0x6c>
		}
	}
	else
	{
		OCC_P3_on_cnt = sys_250ms_cnt;
    6da0:	4b3f      	ldr	r3, [pc, #252]	; (6ea0 <OCC_Flag+0x164>)
    6da2:	881a      	ldrh	r2, [r3, #0]
    6da4:	4b3f      	ldr	r3, [pc, #252]	; (6ea4 <OCC_Flag+0x168>)
    6da6:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *11 / 10 ) )    //3
    6da8:	00a0      	lsls	r0, r4, #2
    6daa:	1900      	adds	r0, r0, r4
    6dac:	0040      	lsls	r0, r0, #1
    6dae:	1900      	adds	r0, r0, r4
    6db0:	210a      	movs	r1, #10
    6db2:	4b3a      	ldr	r3, [pc, #232]	; (6e9c <OCC_Flag+0x160>)
    6db4:	4798      	blx	r3
    6db6:	4285      	cmp	r5, r0
    6db8:	dc0f      	bgt.n	6dda <OCC_Flag+0x9e>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_off_cnt;
    6dba:	4b39      	ldr	r3, [pc, #228]	; (6ea0 <OCC_Flag+0x164>)
    6dbc:	881b      	ldrh	r3, [r3, #0]
    6dbe:	4a3c      	ldr	r2, [pc, #240]	; (6eb0 <OCC_Flag+0x174>)
    6dc0:	8812      	ldrh	r2, [r2, #0]
    6dc2:	1a9b      	subs	r3, r3, r2
    6dc4:	b29b      	uxth	r3, r3
    6dc6:	4a38      	ldr	r2, [pc, #224]	; (6ea8 <OCC_Flag+0x16c>)
    6dc8:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_3S )
    6dca:	2b0c      	cmp	r3, #12
    6dcc:	d909      	bls.n	6de2 <OCC_Flag+0xa6>
		{
			AbnormalState.val.OCC_Protect3 = 0;
    6dce:	4a37      	ldr	r2, [pc, #220]	; (6eac <OCC_Flag+0x170>)
    6dd0:	7813      	ldrb	r3, [r2, #0]
    6dd2:	2140      	movs	r1, #64	; 0x40
    6dd4:	438b      	bics	r3, r1
    6dd6:	7013      	strb	r3, [r2, #0]
    6dd8:	e003      	b.n	6de2 <OCC_Flag+0xa6>
		}
	}
	else
	{
		OCC_P3_off_cnt = sys_250ms_cnt;
    6dda:	4b31      	ldr	r3, [pc, #196]	; (6ea0 <OCC_Flag+0x164>)
    6ddc:	881a      	ldrh	r2, [r3, #0]
    6dde:	4b34      	ldr	r3, [pc, #208]	; (6eb0 <OCC_Flag+0x174>)
    6de0:	801a      	strh	r2, [r3, #0]
	}
	
	if (nADC_CURRENT > ( Limit_Current *13 / 10 ) )    //4
    6de2:	0060      	lsls	r0, r4, #1
    6de4:	1900      	adds	r0, r0, r4
    6de6:	0080      	lsls	r0, r0, #2
    6de8:	1900      	adds	r0, r0, r4
    6dea:	210a      	movs	r1, #10
    6dec:	4b2b      	ldr	r3, [pc, #172]	; (6e9c <OCC_Flag+0x160>)
    6dee:	4798      	blx	r3
    6df0:	4285      	cmp	r5, r0
    6df2:	dd10      	ble.n	6e16 <OCC_Flag+0xda>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_on_cnt;
    6df4:	4b2a      	ldr	r3, [pc, #168]	; (6ea0 <OCC_Flag+0x164>)
    6df6:	881b      	ldrh	r3, [r3, #0]
    6df8:	4a2e      	ldr	r2, [pc, #184]	; (6eb4 <OCC_Flag+0x178>)
    6dfa:	8812      	ldrh	r2, [r2, #0]
    6dfc:	1a9b      	subs	r3, r3, r2
    6dfe:	b29b      	uxth	r3, r3
    6e00:	4a2d      	ldr	r2, [pc, #180]	; (6eb8 <OCC_Flag+0x17c>)
    6e02:	8013      	strh	r3, [r2, #0]
		if (OCC_P4_cnt > PROTECT_DELAY_2S)
    6e04:	2b08      	cmp	r3, #8
    6e06:	d90a      	bls.n	6e1e <OCC_Flag+0xe2>
		{
			AbnormalState.val.OCC_Protect4 = 1;
    6e08:	4a28      	ldr	r2, [pc, #160]	; (6eac <OCC_Flag+0x170>)
    6e0a:	7813      	ldrb	r3, [r2, #0]
    6e0c:	2180      	movs	r1, #128	; 0x80
    6e0e:	4249      	negs	r1, r1
    6e10:	430b      	orrs	r3, r1
    6e12:	7013      	strb	r3, [r2, #0]
    6e14:	e003      	b.n	6e1e <OCC_Flag+0xe2>
		}
	}
	else
	{
		OCC_P4_on_cnt = sys_250ms_cnt;
    6e16:	4b22      	ldr	r3, [pc, #136]	; (6ea0 <OCC_Flag+0x164>)
    6e18:	881a      	ldrh	r2, [r3, #0]
    6e1a:	4b26      	ldr	r3, [pc, #152]	; (6eb4 <OCC_Flag+0x178>)
    6e1c:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *12 / 10 ))    //4
    6e1e:	42b5      	cmp	r5, r6
    6e20:	dc0f      	bgt.n	6e42 <OCC_Flag+0x106>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_off_cnt;
    6e22:	4b1f      	ldr	r3, [pc, #124]	; (6ea0 <OCC_Flag+0x164>)
    6e24:	881b      	ldrh	r3, [r3, #0]
    6e26:	4a25      	ldr	r2, [pc, #148]	; (6ebc <OCC_Flag+0x180>)
    6e28:	8812      	ldrh	r2, [r2, #0]
    6e2a:	1a9b      	subs	r3, r3, r2
    6e2c:	b29b      	uxth	r3, r3
    6e2e:	4a22      	ldr	r2, [pc, #136]	; (6eb8 <OCC_Flag+0x17c>)
    6e30:	8013      	strh	r3, [r2, #0]
		if ( OCC_P4_cnt > PROTECT_DELAY_3S )
    6e32:	2b0c      	cmp	r3, #12
    6e34:	d909      	bls.n	6e4a <OCC_Flag+0x10e>
		{
			AbnormalState.val.OCC_Protect4 = 0;
    6e36:	4a1d      	ldr	r2, [pc, #116]	; (6eac <OCC_Flag+0x170>)
    6e38:	7813      	ldrb	r3, [r2, #0]
    6e3a:	217f      	movs	r1, #127	; 0x7f
    6e3c:	400b      	ands	r3, r1
    6e3e:	7013      	strb	r3, [r2, #0]
    6e40:	e003      	b.n	6e4a <OCC_Flag+0x10e>
		}
	}
	else
	{
		OCC_P4_off_cnt = sys_250ms_cnt;
    6e42:	4b17      	ldr	r3, [pc, #92]	; (6ea0 <OCC_Flag+0x164>)
    6e44:	881a      	ldrh	r2, [r3, #0]
    6e46:	4b1d      	ldr	r3, [pc, #116]	; (6ebc <OCC_Flag+0x180>)
    6e48:	801a      	strh	r2, [r3, #0]
	}

	if (nADC_CURRENT > ( Limit_Current *15 / 10 ) )    //5
    6e4a:	0120      	lsls	r0, r4, #4
    6e4c:	1b00      	subs	r0, r0, r4
    6e4e:	210a      	movs	r1, #10
    6e50:	4b12      	ldr	r3, [pc, #72]	; (6e9c <OCC_Flag+0x160>)
    6e52:	4798      	blx	r3
    6e54:	4285      	cmp	r5, r0
    6e56:	dd0f      	ble.n	6e78 <OCC_Flag+0x13c>
	{
		OCC_P5_cnt = sys_250ms_cnt - OCC_P5_on_cnt;
    6e58:	4b11      	ldr	r3, [pc, #68]	; (6ea0 <OCC_Flag+0x164>)
    6e5a:	881b      	ldrh	r3, [r3, #0]
    6e5c:	4a18      	ldr	r2, [pc, #96]	; (6ec0 <OCC_Flag+0x184>)
    6e5e:	8812      	ldrh	r2, [r2, #0]
    6e60:	1a9b      	subs	r3, r3, r2
    6e62:	b29b      	uxth	r3, r3
    6e64:	4a17      	ldr	r2, [pc, #92]	; (6ec4 <OCC_Flag+0x188>)
    6e66:	8013      	strh	r3, [r2, #0]
		if (OCC_P5_cnt > PROTECT_DELAY_2S)
    6e68:	2b08      	cmp	r3, #8
    6e6a:	d909      	bls.n	6e80 <OCC_Flag+0x144>
		{
			AbnormalState.val.OCC_Protect5 = 1;
    6e6c:	4a0f      	ldr	r2, [pc, #60]	; (6eac <OCC_Flag+0x170>)
    6e6e:	7851      	ldrb	r1, [r2, #1]
    6e70:	2301      	movs	r3, #1
    6e72:	430b      	orrs	r3, r1
    6e74:	7053      	strb	r3, [r2, #1]
    6e76:	e003      	b.n	6e80 <OCC_Flag+0x144>
		}
	}
	else
	{
		OCC_P5_on_cnt = sys_250ms_cnt;
    6e78:	4b09      	ldr	r3, [pc, #36]	; (6ea0 <OCC_Flag+0x164>)
    6e7a:	881a      	ldrh	r2, [r3, #0]
    6e7c:	4b10      	ldr	r3, [pc, #64]	; (6ec0 <OCC_Flag+0x184>)
    6e7e:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OCC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    6e80:	bd70      	pop	{r4, r5, r6, pc}
    6e82:	46c0      	nop			; (mov r8, r8)
    6e84:	20001128 	.word	0x20001128
    6e88:	20000e98 	.word	0x20000e98
    6e8c:	0000071c 	.word	0x0000071c
    6e90:	00001554 	.word	0x00001554
    6e94:	00000aaa 	.word	0x00000aaa
    6e98:	20000fbe 	.word	0x20000fbe
    6e9c:	0000a859 	.word	0x0000a859
    6ea0:	20000226 	.word	0x20000226
    6ea4:	20000dbc 	.word	0x20000dbc
    6ea8:	20000de6 	.word	0x20000de6
    6eac:	20000fa0 	.word	0x20000fa0
    6eb0:	20000e06 	.word	0x20000e06
    6eb4:	20000dc0 	.word	0x20000dc0
    6eb8:	20000e0e 	.word	0x20000e0e
    6ebc:	20000df8 	.word	0x20000df8
    6ec0:	20000dda 	.word	0x20000dda
    6ec4:	20000dca 	.word	0x20000dca

00006ec8 <ODC_Flag>:

void ODC_Flag(void)
{
	if (nADC_CURRENT < ODC_P3_AM )    //3
    6ec8:	4b3b      	ldr	r3, [pc, #236]	; (6fb8 <ODC_Flag+0xf0>)
    6eca:	2200      	movs	r2, #0
    6ecc:	5e9b      	ldrsh	r3, [r3, r2]
    6ece:	4a3b      	ldr	r2, [pc, #236]	; (6fbc <ODC_Flag+0xf4>)
    6ed0:	4293      	cmp	r3, r2
    6ed2:	da0f      	bge.n	6ef4 <ODC_Flag+0x2c>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_on_cnt;
    6ed4:	4a3a      	ldr	r2, [pc, #232]	; (6fc0 <ODC_Flag+0xf8>)
    6ed6:	8812      	ldrh	r2, [r2, #0]
    6ed8:	493a      	ldr	r1, [pc, #232]	; (6fc4 <ODC_Flag+0xfc>)
    6eda:	8809      	ldrh	r1, [r1, #0]
    6edc:	1a52      	subs	r2, r2, r1
    6ede:	b292      	uxth	r2, r2
    6ee0:	4939      	ldr	r1, [pc, #228]	; (6fc8 <ODC_Flag+0x100>)
    6ee2:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    6ee4:	2a0c      	cmp	r2, #12
    6ee6:	d909      	bls.n	6efc <ODC_Flag+0x34>
		{
			AbnormalState.val.ODC_Protect3 = 1;
    6ee8:	4938      	ldr	r1, [pc, #224]	; (6fcc <ODC_Flag+0x104>)
    6eea:	7848      	ldrb	r0, [r1, #1]
    6eec:	2202      	movs	r2, #2
    6eee:	4302      	orrs	r2, r0
    6ef0:	704a      	strb	r2, [r1, #1]
    6ef2:	e003      	b.n	6efc <ODC_Flag+0x34>
		}
	}
	else
	{
		ODC_P3_on_cnt = sys_250ms_cnt;
    6ef4:	4a32      	ldr	r2, [pc, #200]	; (6fc0 <ODC_Flag+0xf8>)
    6ef6:	8811      	ldrh	r1, [r2, #0]
    6ef8:	4a32      	ldr	r2, [pc, #200]	; (6fc4 <ODC_Flag+0xfc>)
    6efa:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CURRENT > ODC_D3_AM )    //3
    6efc:	4a34      	ldr	r2, [pc, #208]	; (6fd0 <ODC_Flag+0x108>)
    6efe:	4293      	cmp	r3, r2
    6f00:	db0f      	blt.n	6f22 <ODC_Flag+0x5a>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_off_cnt;
    6f02:	4a2f      	ldr	r2, [pc, #188]	; (6fc0 <ODC_Flag+0xf8>)
    6f04:	8812      	ldrh	r2, [r2, #0]
    6f06:	4933      	ldr	r1, [pc, #204]	; (6fd4 <ODC_Flag+0x10c>)
    6f08:	8809      	ldrh	r1, [r1, #0]
    6f0a:	1a52      	subs	r2, r2, r1
    6f0c:	b292      	uxth	r2, r2
    6f0e:	492e      	ldr	r1, [pc, #184]	; (6fc8 <ODC_Flag+0x100>)
    6f10:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    6f12:	2a0c      	cmp	r2, #12
    6f14:	d909      	bls.n	6f2a <ODC_Flag+0x62>
		{
			AbnormalState.val.ODC_Protect3 = 0;
    6f16:	492d      	ldr	r1, [pc, #180]	; (6fcc <ODC_Flag+0x104>)
    6f18:	784a      	ldrb	r2, [r1, #1]
    6f1a:	2002      	movs	r0, #2
    6f1c:	4382      	bics	r2, r0
    6f1e:	704a      	strb	r2, [r1, #1]
    6f20:	e003      	b.n	6f2a <ODC_Flag+0x62>
		}
	}
	else
	{
		ODC_P3_off_cnt = sys_250ms_cnt;
    6f22:	4a27      	ldr	r2, [pc, #156]	; (6fc0 <ODC_Flag+0xf8>)
    6f24:	8811      	ldrh	r1, [r2, #0]
    6f26:	4a2b      	ldr	r2, [pc, #172]	; (6fd4 <ODC_Flag+0x10c>)
    6f28:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P4_AM )    //4
    6f2a:	4a2b      	ldr	r2, [pc, #172]	; (6fd8 <ODC_Flag+0x110>)
    6f2c:	4293      	cmp	r3, r2
    6f2e:	da0f      	bge.n	6f50 <ODC_Flag+0x88>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_on_cnt;
    6f30:	4a23      	ldr	r2, [pc, #140]	; (6fc0 <ODC_Flag+0xf8>)
    6f32:	8812      	ldrh	r2, [r2, #0]
    6f34:	4929      	ldr	r1, [pc, #164]	; (6fdc <ODC_Flag+0x114>)
    6f36:	8809      	ldrh	r1, [r1, #0]
    6f38:	1a52      	subs	r2, r2, r1
    6f3a:	b292      	uxth	r2, r2
    6f3c:	4928      	ldr	r1, [pc, #160]	; (6fe0 <ODC_Flag+0x118>)
    6f3e:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    6f40:	2a0c      	cmp	r2, #12
    6f42:	d909      	bls.n	6f58 <ODC_Flag+0x90>
		{
			AbnormalState.val.ODC_Protect4 = 1;
    6f44:	4921      	ldr	r1, [pc, #132]	; (6fcc <ODC_Flag+0x104>)
    6f46:	7848      	ldrb	r0, [r1, #1]
    6f48:	2204      	movs	r2, #4
    6f4a:	4302      	orrs	r2, r0
    6f4c:	704a      	strb	r2, [r1, #1]
    6f4e:	e003      	b.n	6f58 <ODC_Flag+0x90>
		}
	}
	else
	{
		ODC_P4_on_cnt = sys_250ms_cnt;
    6f50:	4a1b      	ldr	r2, [pc, #108]	; (6fc0 <ODC_Flag+0xf8>)
    6f52:	8811      	ldrh	r1, [r2, #0]
    6f54:	4a21      	ldr	r2, [pc, #132]	; (6fdc <ODC_Flag+0x114>)
    6f56:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_CURRENT > ODC_D4_AM )    //4
    6f58:	4a22      	ldr	r2, [pc, #136]	; (6fe4 <ODC_Flag+0x11c>)
    6f5a:	4293      	cmp	r3, r2
    6f5c:	db0f      	blt.n	6f7e <ODC_Flag+0xb6>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_off_cnt;
    6f5e:	4a18      	ldr	r2, [pc, #96]	; (6fc0 <ODC_Flag+0xf8>)
    6f60:	8812      	ldrh	r2, [r2, #0]
    6f62:	4921      	ldr	r1, [pc, #132]	; (6fe8 <ODC_Flag+0x120>)
    6f64:	8809      	ldrh	r1, [r1, #0]
    6f66:	1a52      	subs	r2, r2, r1
    6f68:	b292      	uxth	r2, r2
    6f6a:	491d      	ldr	r1, [pc, #116]	; (6fe0 <ODC_Flag+0x118>)
    6f6c:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    6f6e:	2a0c      	cmp	r2, #12
    6f70:	d909      	bls.n	6f86 <ODC_Flag+0xbe>
		{
			AbnormalState.val.ODC_Protect4 = 0;
    6f72:	4916      	ldr	r1, [pc, #88]	; (6fcc <ODC_Flag+0x104>)
    6f74:	784a      	ldrb	r2, [r1, #1]
    6f76:	2004      	movs	r0, #4
    6f78:	4382      	bics	r2, r0
    6f7a:	704a      	strb	r2, [r1, #1]
    6f7c:	e003      	b.n	6f86 <ODC_Flag+0xbe>
		}
	}
	else
	{
		ODC_P4_off_cnt = sys_250ms_cnt;
    6f7e:	4a10      	ldr	r2, [pc, #64]	; (6fc0 <ODC_Flag+0xf8>)
    6f80:	8811      	ldrh	r1, [r2, #0]
    6f82:	4a19      	ldr	r2, [pc, #100]	; (6fe8 <ODC_Flag+0x120>)
    6f84:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P5_AM )    //5
    6f86:	4a19      	ldr	r2, [pc, #100]	; (6fec <ODC_Flag+0x124>)
    6f88:	4293      	cmp	r3, r2
    6f8a:	da0f      	bge.n	6fac <ODC_Flag+0xe4>
	{
		ODC_P5_cnt = sys_250ms_cnt - ODC_P5_on_cnt;
    6f8c:	4b0c      	ldr	r3, [pc, #48]	; (6fc0 <ODC_Flag+0xf8>)
    6f8e:	881b      	ldrh	r3, [r3, #0]
    6f90:	4a17      	ldr	r2, [pc, #92]	; (6ff0 <ODC_Flag+0x128>)
    6f92:	8812      	ldrh	r2, [r2, #0]
    6f94:	1a9b      	subs	r3, r3, r2
    6f96:	b29b      	uxth	r3, r3
    6f98:	4a16      	ldr	r2, [pc, #88]	; (6ff4 <ODC_Flag+0x12c>)
    6f9a:	8013      	strh	r3, [r2, #0]
		if (ODC_P5_cnt > PROTECT_DELAY_3S)
    6f9c:	2b0c      	cmp	r3, #12
    6f9e:	d909      	bls.n	6fb4 <ODC_Flag+0xec>
		{
			AbnormalState.val.ODC_Protect5 = 1;
    6fa0:	4a0a      	ldr	r2, [pc, #40]	; (6fcc <ODC_Flag+0x104>)
    6fa2:	7851      	ldrb	r1, [r2, #1]
    6fa4:	2308      	movs	r3, #8
    6fa6:	430b      	orrs	r3, r1
    6fa8:	7053      	strb	r3, [r2, #1]
    6faa:	e003      	b.n	6fb4 <ODC_Flag+0xec>
		}
	}
	else
	{
		ODC_P5_on_cnt = sys_250ms_cnt;
    6fac:	4b04      	ldr	r3, [pc, #16]	; (6fc0 <ODC_Flag+0xf8>)
    6fae:	881a      	ldrh	r2, [r3, #0]
    6fb0:	4b0f      	ldr	r3, [pc, #60]	; (6ff0 <ODC_Flag+0x128>)
    6fb2:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//ODC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    6fb4:	4770      	bx	lr
    6fb6:	46c0      	nop			; (mov r8, r8)
    6fb8:	20000fbe 	.word	0x20000fbe
    6fbc:	ffffe668 	.word	0xffffe668
    6fc0:	20000226 	.word	0x20000226
    6fc4:	20000e16 	.word	0x20000e16
    6fc8:	20000e1a 	.word	0x20000e1a
    6fcc:	20000fa0 	.word	0x20000fa0
    6fd0:	ffffe88b 	.word	0xffffe88b
    6fd4:	20000dd8 	.word	0x20000dd8
    6fd8:	ffffe446 	.word	0xffffe446
    6fdc:	20000de2 	.word	0x20000de2
    6fe0:	20000df6 	.word	0x20000df6
    6fe4:	ffffe669 	.word	0xffffe669
    6fe8:	20000dfa 	.word	0x20000dfa
    6fec:	ffffe002 	.word	0xffffe002
    6ff0:	20000ddc 	.word	0x20000ddc
    6ff4:	20000de4 	.word	0x20000de4

00006ff8 <OTEMP_Flag>:

void OTEMP_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P3 )    //3
    6ff8:	4b38      	ldr	r3, [pc, #224]	; (70dc <OTEMP_Flag+0xe4>)
    6ffa:	781b      	ldrb	r3, [r3, #0]
    6ffc:	b25b      	sxtb	r3, r3
    6ffe:	2b2d      	cmp	r3, #45	; 0x2d
    7000:	dd0f      	ble.n	7022 <OTEMP_Flag+0x2a>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_on_cnt;
    7002:	4a37      	ldr	r2, [pc, #220]	; (70e0 <OTEMP_Flag+0xe8>)
    7004:	8812      	ldrh	r2, [r2, #0]
    7006:	4937      	ldr	r1, [pc, #220]	; (70e4 <OTEMP_Flag+0xec>)
    7008:	8809      	ldrh	r1, [r1, #0]
    700a:	1a52      	subs	r2, r2, r1
    700c:	b292      	uxth	r2, r2
    700e:	4936      	ldr	r1, [pc, #216]	; (70e8 <OTEMP_Flag+0xf0>)
    7010:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    7012:	2a0c      	cmp	r2, #12
    7014:	d909      	bls.n	702a <OTEMP_Flag+0x32>
		{
			AbnormalState.val.Over_Temp3 = 1;
    7016:	4935      	ldr	r1, [pc, #212]	; (70ec <OTEMP_Flag+0xf4>)
    7018:	7848      	ldrb	r0, [r1, #1]
    701a:	2210      	movs	r2, #16
    701c:	4302      	orrs	r2, r0
    701e:	704a      	strb	r2, [r1, #1]
    7020:	e003      	b.n	702a <OTEMP_Flag+0x32>
		}
	}
	else
	{
		OTEMP_P3_on_cnt = sys_250ms_cnt;
    7022:	4a2f      	ldr	r2, [pc, #188]	; (70e0 <OTEMP_Flag+0xe8>)
    7024:	8811      	ldrh	r1, [r2, #0]
    7026:	4a2f      	ldr	r2, [pc, #188]	; (70e4 <OTEMP_Flag+0xec>)
    7028:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D3 )    //3
    702a:	2b29      	cmp	r3, #41	; 0x29
    702c:	dc0f      	bgt.n	704e <OTEMP_Flag+0x56>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_off_cnt;
    702e:	4a2c      	ldr	r2, [pc, #176]	; (70e0 <OTEMP_Flag+0xe8>)
    7030:	8812      	ldrh	r2, [r2, #0]
    7032:	492f      	ldr	r1, [pc, #188]	; (70f0 <OTEMP_Flag+0xf8>)
    7034:	8809      	ldrh	r1, [r1, #0]
    7036:	1a52      	subs	r2, r2, r1
    7038:	b292      	uxth	r2, r2
    703a:	492b      	ldr	r1, [pc, #172]	; (70e8 <OTEMP_Flag+0xf0>)
    703c:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    703e:	2a0c      	cmp	r2, #12
    7040:	d909      	bls.n	7056 <OTEMP_Flag+0x5e>
		{
			AbnormalState.val.Over_Temp3 = 0;
    7042:	492a      	ldr	r1, [pc, #168]	; (70ec <OTEMP_Flag+0xf4>)
    7044:	784a      	ldrb	r2, [r1, #1]
    7046:	2010      	movs	r0, #16
    7048:	4382      	bics	r2, r0
    704a:	704a      	strb	r2, [r1, #1]
    704c:	e003      	b.n	7056 <OTEMP_Flag+0x5e>
		}
	}
	else
	{
		OTEMP_P3_off_cnt = sys_250ms_cnt;
    704e:	4a24      	ldr	r2, [pc, #144]	; (70e0 <OTEMP_Flag+0xe8>)
    7050:	8811      	ldrh	r1, [r2, #0]
    7052:	4a27      	ldr	r2, [pc, #156]	; (70f0 <OTEMP_Flag+0xf8>)
    7054:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P4 )    //4
    7056:	2b32      	cmp	r3, #50	; 0x32
    7058:	dd0f      	ble.n	707a <OTEMP_Flag+0x82>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_on_cnt;
    705a:	4a21      	ldr	r2, [pc, #132]	; (70e0 <OTEMP_Flag+0xe8>)
    705c:	8812      	ldrh	r2, [r2, #0]
    705e:	4925      	ldr	r1, [pc, #148]	; (70f4 <OTEMP_Flag+0xfc>)
    7060:	8809      	ldrh	r1, [r1, #0]
    7062:	1a52      	subs	r2, r2, r1
    7064:	b292      	uxth	r2, r2
    7066:	4924      	ldr	r1, [pc, #144]	; (70f8 <OTEMP_Flag+0x100>)
    7068:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    706a:	2a0c      	cmp	r2, #12
    706c:	d909      	bls.n	7082 <OTEMP_Flag+0x8a>
		{
			AbnormalState.val.Over_Temp4 = 1;
    706e:	491f      	ldr	r1, [pc, #124]	; (70ec <OTEMP_Flag+0xf4>)
    7070:	7848      	ldrb	r0, [r1, #1]
    7072:	2220      	movs	r2, #32
    7074:	4302      	orrs	r2, r0
    7076:	704a      	strb	r2, [r1, #1]
    7078:	e003      	b.n	7082 <OTEMP_Flag+0x8a>
		}
	}
	else
	{
		OTEMP_P4_on_cnt = sys_250ms_cnt;
    707a:	4a19      	ldr	r2, [pc, #100]	; (70e0 <OTEMP_Flag+0xe8>)
    707c:	8811      	ldrh	r1, [r2, #0]
    707e:	4a1d      	ldr	r2, [pc, #116]	; (70f4 <OTEMP_Flag+0xfc>)
    7080:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D4 )    //4
    7082:	2b2c      	cmp	r3, #44	; 0x2c
    7084:	dc0f      	bgt.n	70a6 <OTEMP_Flag+0xae>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_off_cnt;
    7086:	4a16      	ldr	r2, [pc, #88]	; (70e0 <OTEMP_Flag+0xe8>)
    7088:	8812      	ldrh	r2, [r2, #0]
    708a:	491c      	ldr	r1, [pc, #112]	; (70fc <OTEMP_Flag+0x104>)
    708c:	8809      	ldrh	r1, [r1, #0]
    708e:	1a52      	subs	r2, r2, r1
    7090:	b292      	uxth	r2, r2
    7092:	4919      	ldr	r1, [pc, #100]	; (70f8 <OTEMP_Flag+0x100>)
    7094:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    7096:	2a0c      	cmp	r2, #12
    7098:	d909      	bls.n	70ae <OTEMP_Flag+0xb6>
		{
			AbnormalState.val.Over_Temp4 = 0;
    709a:	4914      	ldr	r1, [pc, #80]	; (70ec <OTEMP_Flag+0xf4>)
    709c:	784a      	ldrb	r2, [r1, #1]
    709e:	2020      	movs	r0, #32
    70a0:	4382      	bics	r2, r0
    70a2:	704a      	strb	r2, [r1, #1]
    70a4:	e003      	b.n	70ae <OTEMP_Flag+0xb6>
		}
	}
	else
	{
		OTEMP_P4_off_cnt = sys_250ms_cnt;
    70a6:	4a0e      	ldr	r2, [pc, #56]	; (70e0 <OTEMP_Flag+0xe8>)
    70a8:	8811      	ldrh	r1, [r2, #0]
    70aa:	4a14      	ldr	r2, [pc, #80]	; (70fc <OTEMP_Flag+0x104>)
    70ac:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P5 )    //5
    70ae:	2b37      	cmp	r3, #55	; 0x37
    70b0:	dd0f      	ble.n	70d2 <OTEMP_Flag+0xda>
	{
		OTEMP_P5_cnt = sys_250ms_cnt - OTEMP_P5_on_cnt;
    70b2:	4b0b      	ldr	r3, [pc, #44]	; (70e0 <OTEMP_Flag+0xe8>)
    70b4:	881b      	ldrh	r3, [r3, #0]
    70b6:	4a12      	ldr	r2, [pc, #72]	; (7100 <OTEMP_Flag+0x108>)
    70b8:	8812      	ldrh	r2, [r2, #0]
    70ba:	1a9b      	subs	r3, r3, r2
    70bc:	b29b      	uxth	r3, r3
    70be:	4a11      	ldr	r2, [pc, #68]	; (7104 <OTEMP_Flag+0x10c>)
    70c0:	8013      	strh	r3, [r2, #0]
		if (OTEMP_P5_cnt > PROTECT_DELAY_5S)
    70c2:	2b14      	cmp	r3, #20
    70c4:	d909      	bls.n	70da <OTEMP_Flag+0xe2>
		{
			AbnormalState.val.Over_Temp5 = 1;
    70c6:	4a09      	ldr	r2, [pc, #36]	; (70ec <OTEMP_Flag+0xf4>)
    70c8:	7851      	ldrb	r1, [r2, #1]
    70ca:	2340      	movs	r3, #64	; 0x40
    70cc:	430b      	orrs	r3, r1
    70ce:	7053      	strb	r3, [r2, #1]
    70d0:	e003      	b.n	70da <OTEMP_Flag+0xe2>
		}
	}
	else
	{
		OTEMP_P5_on_cnt = sys_250ms_cnt;
    70d2:	4b03      	ldr	r3, [pc, #12]	; (70e0 <OTEMP_Flag+0xe8>)
    70d4:	881a      	ldrh	r2, [r3, #0]
    70d6:	4b0a      	ldr	r3, [pc, #40]	; (7100 <OTEMP_Flag+0x108>)
    70d8:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OTEMP_P5_off_cnt = sys_250ms_cnt;
	//}

}
    70da:	4770      	bx	lr
    70dc:	20001128 	.word	0x20001128
    70e0:	20000226 	.word	0x20000226
    70e4:	20000df0 	.word	0x20000df0
    70e8:	20000e12 	.word	0x20000e12
    70ec:	20000fa0 	.word	0x20000fa0
    70f0:	20000e0c 	.word	0x20000e0c
    70f4:	20000e0a 	.word	0x20000e0a
    70f8:	20000dde 	.word	0x20000dde
    70fc:	20000df2 	.word	0x20000df2
    7100:	20000dee 	.word	0x20000dee
    7104:	20000dec 	.word	0x20000dec

00007108 <Stop_Flag>:
		AbnormalState.val.ODCH_Protect5 ||
		AbnormalState.val.OCC_Protect4  ||
		AbnormalState.val.OCC_Protect5  ||
		AbnormalState.val.ODC_Protect4  ||
		AbnormalState.val.ODC_Protect5  ||
		AbnormalState.val.Over_Temp4    ||
    7108:	4b2a      	ldr	r3, [pc, #168]	; (71b4 <Stop_Flag+0xac>)
    710a:	881b      	ldrh	r3, [r3, #0]

}

void Stop_Flag(void)
{
	if (AbnormalState.val.OCHG_Protect4 ||
    710c:	4a2a      	ldr	r2, [pc, #168]	; (71b8 <Stop_Flag+0xb0>)
    710e:	4213      	tst	r3, r2
    7110:	d00a      	beq.n	7128 <Stop_Flag+0x20>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    7112:	2280      	movs	r2, #128	; 0x80
    7114:	0092      	lsls	r2, r2, #2
    7116:	4b29      	ldr	r3, [pc, #164]	; (71bc <Stop_Flag+0xb4>)
    7118:	619a      	str	r2, [r3, #24]
		AbnormalState.val.Over_Temp4    ||
		AbnormalState.val.Over_Temp5    
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    711a:	4a26      	ldr	r2, [pc, #152]	; (71b4 <Stop_Flag+0xac>)
    711c:	7853      	ldrb	r3, [r2, #1]
    711e:	2180      	movs	r1, #128	; 0x80
    7120:	4249      	negs	r1, r1
    7122:	430b      	orrs	r3, r1
    7124:	7053      	strb	r3, [r2, #1]
    7126:	e044      	b.n	71b2 <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT > 0)  && 
    7128:	4a25      	ldr	r2, [pc, #148]	; (71c0 <Stop_Flag+0xb8>)
    712a:	2100      	movs	r1, #0
    712c:	5e52      	ldrsh	r2, [r2, r1]
    712e:	2a00      	cmp	r2, #0
    7130:	dd11      	ble.n	7156 <Stop_Flag+0x4e>
    7132:	4924      	ldr	r1, [pc, #144]	; (71c4 <Stop_Flag+0xbc>)
    7134:	420b      	tst	r3, r1
    7136:	d103      	bne.n	7140 <Stop_Flag+0x38>
			(	
				AbnormalState.val.OCHG_Protect3 || 
				AbnormalState.val.OCC_Protect3  || 
				AbnormalState.val.Over_Temp3    || 
    7138:	4923      	ldr	r1, [pc, #140]	; (71c8 <Stop_Flag+0xc0>)
    713a:	7809      	ldrb	r1, [r1, #0]
    713c:	06c9      	lsls	r1, r1, #27
    713e:	d50a      	bpl.n	7156 <Stop_Flag+0x4e>
    7140:	2280      	movs	r2, #128	; 0x80
    7142:	0092      	lsls	r2, r2, #2
    7144:	4b1d      	ldr	r3, [pc, #116]	; (71bc <Stop_Flag+0xb4>)
    7146:	619a      	str	r2, [r3, #24]
				BatteryState.val.CHG_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    7148:	4a1a      	ldr	r2, [pc, #104]	; (71b4 <Stop_Flag+0xac>)
    714a:	7853      	ldrb	r3, [r2, #1]
    714c:	2180      	movs	r1, #128	; 0x80
    714e:	4249      	negs	r1, r1
    7150:	430b      	orrs	r3, r1
    7152:	7053      	strb	r3, [r2, #1]
    7154:	e02d      	b.n	71b2 <Stop_Flag+0xaa>
	}
	else if ( nADC_CURRENT < 0  && AbnormalState.val.ODCH_Protect3	)
    7156:	2a00      	cmp	r2, #0
    7158:	da0e      	bge.n	7178 <Stop_Flag+0x70>
    715a:	4916      	ldr	r1, [pc, #88]	; (71b4 <Stop_Flag+0xac>)
    715c:	7809      	ldrb	r1, [r1, #0]
    715e:	0709      	lsls	r1, r1, #28
    7160:	d50a      	bpl.n	7178 <Stop_Flag+0x70>
    7162:	2280      	movs	r2, #128	; 0x80
    7164:	0092      	lsls	r2, r2, #2
    7166:	4b15      	ldr	r3, [pc, #84]	; (71bc <Stop_Flag+0xb4>)
    7168:	619a      	str	r2, [r3, #24]
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    716a:	4a12      	ldr	r2, [pc, #72]	; (71b4 <Stop_Flag+0xac>)
    716c:	7853      	ldrb	r3, [r2, #1]
    716e:	2180      	movs	r1, #128	; 0x80
    7170:	4249      	negs	r1, r1
    7172:	430b      	orrs	r3, r1
    7174:	7053      	strb	r3, [r2, #1]
    7176:	e01c      	b.n	71b2 <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT < CURRENT_DCH_05A) && 
    7178:	325b      	adds	r2, #91	; 0x5b
    717a:	da11      	bge.n	71a0 <Stop_Flag+0x98>
    717c:	4a13      	ldr	r2, [pc, #76]	; (71cc <Stop_Flag+0xc4>)
    717e:	4213      	tst	r3, r2
    7180:	d103      	bne.n	718a <Stop_Flag+0x82>
			(
				AbnormalState.val.ODCH_Protect3  ||
				AbnormalState.val.Over_Temp3     || 
    7182:	4b11      	ldr	r3, [pc, #68]	; (71c8 <Stop_Flag+0xc0>)
    7184:	781b      	ldrb	r3, [r3, #0]
    7186:	069b      	lsls	r3, r3, #26
    7188:	d50a      	bpl.n	71a0 <Stop_Flag+0x98>
    718a:	2280      	movs	r2, #128	; 0x80
    718c:	0092      	lsls	r2, r2, #2
    718e:	4b0b      	ldr	r3, [pc, #44]	; (71bc <Stop_Flag+0xb4>)
    7190:	619a      	str	r2, [r3, #24]
				BatteryState.val.DCH_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    7192:	4a08      	ldr	r2, [pc, #32]	; (71b4 <Stop_Flag+0xac>)
    7194:	7853      	ldrb	r3, [r2, #1]
    7196:	2180      	movs	r1, #128	; 0x80
    7198:	4249      	negs	r1, r1
    719a:	430b      	orrs	r3, r1
    719c:	7053      	strb	r3, [r2, #1]
    719e:	e008      	b.n	71b2 <Stop_Flag+0xaa>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    71a0:	2280      	movs	r2, #128	; 0x80
    71a2:	0092      	lsls	r2, r2, #2
    71a4:	4b05      	ldr	r3, [pc, #20]	; (71bc <Stop_Flag+0xb4>)
    71a6:	615a      	str	r2, [r3, #20]
	}
	else
	{
		MCU_STOP_Low();
		AbnormalState.val.Stop_Bit = 0;
    71a8:	4a02      	ldr	r2, [pc, #8]	; (71b4 <Stop_Flag+0xac>)
    71aa:	7853      	ldrb	r3, [r2, #1]
    71ac:	217f      	movs	r1, #127	; 0x7f
    71ae:	400b      	ands	r3, r1
    71b0:	7053      	strb	r3, [r2, #1]
	}
}
    71b2:	4770      	bx	lr
    71b4:	20000fa0 	.word	0x20000fa0
    71b8:	00006db6 	.word	0x00006db6
    71bc:	41000080 	.word	0x41000080
    71c0:	20000fbe 	.word	0x20000fbe
    71c4:	00001041 	.word	0x00001041
    71c8:	20001158 	.word	0x20001158
    71cc:	00001008 	.word	0x00001008

000071d0 <Inhibit_Flag>:

void Inhibit_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > CHG_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < CHG_Inhibit_Temp_L)    //
    71d0:	4b37      	ldr	r3, [pc, #220]	; (72b0 <Inhibit_Flag+0xe0>)
    71d2:	2200      	movs	r2, #0
    71d4:	569a      	ldrsb	r2, [r3, r2]
    71d6:	2a2d      	cmp	r2, #45	; 0x2d
    71d8:	dc04      	bgt.n	71e4 <Inhibit_Flag+0x14>
    71da:	4b36      	ldr	r3, [pc, #216]	; (72b4 <Inhibit_Flag+0xe4>)
    71dc:	781b      	ldrb	r3, [r3, #0]
    71de:	b25b      	sxtb	r3, r3
    71e0:	330a      	adds	r3, #10
    71e2:	da0f      	bge.n	7204 <Inhibit_Flag+0x34>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_on_cnt;
    71e4:	4b34      	ldr	r3, [pc, #208]	; (72b8 <Inhibit_Flag+0xe8>)
    71e6:	881b      	ldrh	r3, [r3, #0]
    71e8:	4934      	ldr	r1, [pc, #208]	; (72bc <Inhibit_Flag+0xec>)
    71ea:	8809      	ldrh	r1, [r1, #0]
    71ec:	1a5b      	subs	r3, r3, r1
    71ee:	b29b      	uxth	r3, r3
    71f0:	4933      	ldr	r1, [pc, #204]	; (72c0 <Inhibit_Flag+0xf0>)
    71f2:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    71f4:	2b0c      	cmp	r3, #12
    71f6:	d909      	bls.n	720c <Inhibit_Flag+0x3c>
		{
			BatteryState.val.CHG_Inhibit_Temp = 1; // 
    71f8:	4932      	ldr	r1, [pc, #200]	; (72c4 <Inhibit_Flag+0xf4>)
    71fa:	7808      	ldrb	r0, [r1, #0]
    71fc:	2310      	movs	r3, #16
    71fe:	4303      	orrs	r3, r0
    7200:	700b      	strb	r3, [r1, #0]
    7202:	e003      	b.n	720c <Inhibit_Flag+0x3c>
		}
	}
	else
	{
		CHG_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    7204:	4b2c      	ldr	r3, [pc, #176]	; (72b8 <Inhibit_Flag+0xe8>)
    7206:	8819      	ldrh	r1, [r3, #0]
    7208:	4b2c      	ldr	r3, [pc, #176]	; (72bc <Inhibit_Flag+0xec>)
    720a:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < CHG_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > CHG_Inhibit_Temp_LR )    //
    720c:	2a27      	cmp	r2, #39	; 0x27
    720e:	dc14      	bgt.n	723a <Inhibit_Flag+0x6a>
    7210:	4b28      	ldr	r3, [pc, #160]	; (72b4 <Inhibit_Flag+0xe4>)
    7212:	781b      	ldrb	r3, [r3, #0]
    7214:	b25b      	sxtb	r3, r3
    7216:	3304      	adds	r3, #4
    7218:	db0f      	blt.n	723a <Inhibit_Flag+0x6a>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_off_cnt;
    721a:	4b27      	ldr	r3, [pc, #156]	; (72b8 <Inhibit_Flag+0xe8>)
    721c:	881b      	ldrh	r3, [r3, #0]
    721e:	492a      	ldr	r1, [pc, #168]	; (72c8 <Inhibit_Flag+0xf8>)
    7220:	8809      	ldrh	r1, [r1, #0]
    7222:	1a5b      	subs	r3, r3, r1
    7224:	b29b      	uxth	r3, r3
    7226:	4926      	ldr	r1, [pc, #152]	; (72c0 <Inhibit_Flag+0xf0>)
    7228:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    722a:	2b0c      	cmp	r3, #12
    722c:	d909      	bls.n	7242 <Inhibit_Flag+0x72>
		{
			BatteryState.val.CHG_Inhibit_Temp = 0; // 
    722e:	4925      	ldr	r1, [pc, #148]	; (72c4 <Inhibit_Flag+0xf4>)
    7230:	780b      	ldrb	r3, [r1, #0]
    7232:	2010      	movs	r0, #16
    7234:	4383      	bics	r3, r0
    7236:	700b      	strb	r3, [r1, #0]
    7238:	e003      	b.n	7242 <Inhibit_Flag+0x72>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    723a:	4b1f      	ldr	r3, [pc, #124]	; (72b8 <Inhibit_Flag+0xe8>)
    723c:	8819      	ldrh	r1, [r3, #0]
    723e:	4b22      	ldr	r3, [pc, #136]	; (72c8 <Inhibit_Flag+0xf8>)
    7240:	8019      	strh	r1, [r3, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > DCH_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < DCH_Inhibit_Temp_L)    //
    7242:	2a2d      	cmp	r2, #45	; 0x2d
    7244:	dc04      	bgt.n	7250 <Inhibit_Flag+0x80>
    7246:	4b1b      	ldr	r3, [pc, #108]	; (72b4 <Inhibit_Flag+0xe4>)
    7248:	781b      	ldrb	r3, [r3, #0]
    724a:	b25b      	sxtb	r3, r3
    724c:	330a      	adds	r3, #10
    724e:	da0f      	bge.n	7270 <Inhibit_Flag+0xa0>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_on_cnt;
    7250:	4b19      	ldr	r3, [pc, #100]	; (72b8 <Inhibit_Flag+0xe8>)
    7252:	881b      	ldrh	r3, [r3, #0]
    7254:	491d      	ldr	r1, [pc, #116]	; (72cc <Inhibit_Flag+0xfc>)
    7256:	8809      	ldrh	r1, [r1, #0]
    7258:	1a5b      	subs	r3, r3, r1
    725a:	b29b      	uxth	r3, r3
    725c:	491c      	ldr	r1, [pc, #112]	; (72d0 <Inhibit_Flag+0x100>)
    725e:	800b      	strh	r3, [r1, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    7260:	2b0c      	cmp	r3, #12
    7262:	d909      	bls.n	7278 <Inhibit_Flag+0xa8>
		{
			BatteryState.val.DCH_Inhibit_Temp = 1; // 
    7264:	4917      	ldr	r1, [pc, #92]	; (72c4 <Inhibit_Flag+0xf4>)
    7266:	7808      	ldrb	r0, [r1, #0]
    7268:	2320      	movs	r3, #32
    726a:	4303      	orrs	r3, r0
    726c:	700b      	strb	r3, [r1, #0]
    726e:	e003      	b.n	7278 <Inhibit_Flag+0xa8>
		}
	}
	else
	{
		DCH_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    7270:	4b11      	ldr	r3, [pc, #68]	; (72b8 <Inhibit_Flag+0xe8>)
    7272:	8819      	ldrh	r1, [r3, #0]
    7274:	4b15      	ldr	r3, [pc, #84]	; (72cc <Inhibit_Flag+0xfc>)
    7276:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < DCH_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > DCH_Inhibit_Temp_LR )    //
    7278:	2a27      	cmp	r2, #39	; 0x27
    727a:	dc14      	bgt.n	72a6 <Inhibit_Flag+0xd6>
    727c:	4b0d      	ldr	r3, [pc, #52]	; (72b4 <Inhibit_Flag+0xe4>)
    727e:	781b      	ldrb	r3, [r3, #0]
    7280:	b25b      	sxtb	r3, r3
    7282:	3304      	adds	r3, #4
    7284:	db0f      	blt.n	72a6 <Inhibit_Flag+0xd6>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_off_cnt;
    7286:	4b0c      	ldr	r3, [pc, #48]	; (72b8 <Inhibit_Flag+0xe8>)
    7288:	881b      	ldrh	r3, [r3, #0]
    728a:	4a12      	ldr	r2, [pc, #72]	; (72d4 <Inhibit_Flag+0x104>)
    728c:	8812      	ldrh	r2, [r2, #0]
    728e:	1a9b      	subs	r3, r3, r2
    7290:	b29b      	uxth	r3, r3
    7292:	4a0f      	ldr	r2, [pc, #60]	; (72d0 <Inhibit_Flag+0x100>)
    7294:	8013      	strh	r3, [r2, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    7296:	2b0c      	cmp	r3, #12
    7298:	d909      	bls.n	72ae <Inhibit_Flag+0xde>
		{
			BatteryState.val.DCH_Inhibit_Temp = 0; // 
    729a:	4a0a      	ldr	r2, [pc, #40]	; (72c4 <Inhibit_Flag+0xf4>)
    729c:	7813      	ldrb	r3, [r2, #0]
    729e:	2120      	movs	r1, #32
    72a0:	438b      	bics	r3, r1
    72a2:	7013      	strb	r3, [r2, #0]
    72a4:	e003      	b.n	72ae <Inhibit_Flag+0xde>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    72a6:	4b04      	ldr	r3, [pc, #16]	; (72b8 <Inhibit_Flag+0xe8>)
    72a8:	881a      	ldrh	r2, [r3, #0]
    72aa:	4b07      	ldr	r3, [pc, #28]	; (72c8 <Inhibit_Flag+0xf8>)
    72ac:	801a      	strh	r2, [r3, #0]
	}
	
}
    72ae:	4770      	bx	lr
    72b0:	20001128 	.word	0x20001128
    72b4:	20000e98 	.word	0x20000e98
    72b8:	20000226 	.word	0x20000226
    72bc:	20000df4 	.word	0x20000df4
    72c0:	20000de8 	.word	0x20000de8
    72c4:	20001158 	.word	0x20001158
    72c8:	20000e10 	.word	0x20000e10
    72cc:	20000e14 	.word	0x20000e14
    72d0:	20000dd4 	.word	0x20000dd4
    72d4:	20000dd6 	.word	0x20000dd6

000072d8 <Action_Flag>:

void Action_Flag(void)
{
	if(nADC_CURRENT > CURRENT_CHG_STATE)
    72d8:	4b0e      	ldr	r3, [pc, #56]	; (7314 <Action_Flag+0x3c>)
    72da:	2200      	movs	r2, #0
    72dc:	5e9b      	ldrsh	r3, [r3, r2]
    72de:	2b14      	cmp	r3, #20
    72e0:	dd07      	ble.n	72f2 <Action_Flag+0x1a>
	{
		BatteryState.val.ActionState = 2; // 
    72e2:	490d      	ldr	r1, [pc, #52]	; (7318 <Action_Flag+0x40>)
    72e4:	780b      	ldrb	r3, [r1, #0]
    72e6:	2203      	movs	r2, #3
    72e8:	4393      	bics	r3, r2
    72ea:	2202      	movs	r2, #2
    72ec:	4313      	orrs	r3, r2
    72ee:	700b      	strb	r3, [r1, #0]
    72f0:	e00e      	b.n	7310 <Action_Flag+0x38>
	}
	else if (nADC_CURRENT < CURRENT_DCH_STATE)
    72f2:	3314      	adds	r3, #20
    72f4:	da05      	bge.n	7302 <Action_Flag+0x2a>
	{
		BatteryState.val.ActionState = 3; // 
    72f6:	4a08      	ldr	r2, [pc, #32]	; (7318 <Action_Flag+0x40>)
    72f8:	7811      	ldrb	r1, [r2, #0]
    72fa:	2303      	movs	r3, #3
    72fc:	430b      	orrs	r3, r1
    72fe:	7013      	strb	r3, [r2, #0]
    7300:	e006      	b.n	7310 <Action_Flag+0x38>
	}
	else
	{
		BatteryState.val.ActionState = 1; // 
    7302:	4905      	ldr	r1, [pc, #20]	; (7318 <Action_Flag+0x40>)
    7304:	780b      	ldrb	r3, [r1, #0]
    7306:	2203      	movs	r2, #3
    7308:	4393      	bics	r3, r2
    730a:	2201      	movs	r2, #1
    730c:	4313      	orrs	r3, r2
    730e:	700b      	strb	r3, [r1, #0]
	}
    7310:	4770      	bx	lr
    7312:	46c0      	nop			; (mov r8, r8)
    7314:	20000fbe 	.word	0x20000fbe
    7318:	20001158 	.word	0x20001158

0000731c <Abnormal_Flag>:
	}
}


void Abnormal_Flag(void)
{
    731c:	b510      	push	{r4, lr}
	OCHG_Flag();
    731e:	4b08      	ldr	r3, [pc, #32]	; (7340 <Abnormal_Flag+0x24>)
    7320:	4798      	blx	r3
	ODCH_Flag();
    7322:	4b08      	ldr	r3, [pc, #32]	; (7344 <Abnormal_Flag+0x28>)
    7324:	4798      	blx	r3
	OCC_Flag();
    7326:	4b08      	ldr	r3, [pc, #32]	; (7348 <Abnormal_Flag+0x2c>)
    7328:	4798      	blx	r3
	ODC_Flag();
    732a:	4b08      	ldr	r3, [pc, #32]	; (734c <Abnormal_Flag+0x30>)
    732c:	4798      	blx	r3
	OTEMP_Flag();	
    732e:	4b08      	ldr	r3, [pc, #32]	; (7350 <Abnormal_Flag+0x34>)
    7330:	4798      	blx	r3
	Stop_Flag();
    7332:	4b08      	ldr	r3, [pc, #32]	; (7354 <Abnormal_Flag+0x38>)
    7334:	4798      	blx	r3
	Inhibit_Flag();
    7336:	4b08      	ldr	r3, [pc, #32]	; (7358 <Abnormal_Flag+0x3c>)
    7338:	4798      	blx	r3
	Action_Flag();
    733a:	4b08      	ldr	r3, [pc, #32]	; (735c <Abnormal_Flag+0x40>)
    733c:	4798      	blx	r3
}
    733e:	bd10      	pop	{r4, pc}
    7340:	00006ae9 	.word	0x00006ae9
    7344:	00006c15 	.word	0x00006c15
    7348:	00006d3d 	.word	0x00006d3d
    734c:	00006ec9 	.word	0x00006ec9
    7350:	00006ff9 	.word	0x00006ff9
    7354:	00007109 	.word	0x00007109
    7358:	000071d1 	.word	0x000071d1
    735c:	000072d9 	.word	0x000072d9

00007360 <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    7360:	b510      	push	{r4, lr}
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
		
	// 500mV
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    7362:	4b3b      	ldr	r3, [pc, #236]	; (7450 <SoftMeansureControl+0xf0>)
    7364:	881a      	ldrh	r2, [r3, #0]
    7366:	4b3b      	ldr	r3, [pc, #236]	; (7454 <SoftMeansureControl+0xf4>)
    7368:	881b      	ldrh	r3, [r3, #0]
    736a:	1ad0      	subs	r0, r2, r3
    736c:	493a      	ldr	r1, [pc, #232]	; (7458 <SoftMeansureControl+0xf8>)
    736e:	4288      	cmp	r0, r1
    7370:	dd02      	ble.n	7378 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    7372:	493a      	ldr	r1, [pc, #232]	; (745c <SoftMeansureControl+0xfc>)
    7374:	8809      	ldrh	r1, [r1, #0]
    7376:	e003      	b.n	7380 <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    7378:	4938      	ldr	r1, [pc, #224]	; (745c <SoftMeansureControl+0xfc>)
    737a:	8808      	ldrh	r0, [r1, #0]
    737c:	4938      	ldr	r1, [pc, #224]	; (7460 <SoftMeansureControl+0x100>)
    737e:	8008      	strh	r0, [r1, #0]
	}
	// 1.5V
	if(nADC_CELL_MIN<VCELL_ERR)
    7380:	4938      	ldr	r1, [pc, #224]	; (7464 <SoftMeansureControl+0x104>)
    7382:	428b      	cmp	r3, r1
    7384:	d80d      	bhi.n	73a2 <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    7386:	4935      	ldr	r1, [pc, #212]	; (745c <SoftMeansureControl+0xfc>)
    7388:	8809      	ldrh	r1, [r1, #0]
    738a:	4837      	ldr	r0, [pc, #220]	; (7468 <SoftMeansureControl+0x108>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    738c:	8800      	ldrh	r0, [r0, #0]
    738e:	1a09      	subs	r1, r1, r0
    7390:	b289      	uxth	r1, r1
    7392:	2978      	cmp	r1, #120	; 0x78
    7394:	d909      	bls.n	73aa <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    7396:	4835      	ldr	r0, [pc, #212]	; (746c <SoftMeansureControl+0x10c>)
    7398:	7804      	ldrb	r4, [r0, #0]
    739a:	2102      	movs	r1, #2
    739c:	4321      	orrs	r1, r4
    739e:	7001      	strb	r1, [r0, #0]
    73a0:	e003      	b.n	73aa <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    73a2:	492e      	ldr	r1, [pc, #184]	; (745c <SoftMeansureControl+0xfc>)
    73a4:	8808      	ldrh	r0, [r1, #0]
    73a6:	4930      	ldr	r1, [pc, #192]	; (7468 <SoftMeansureControl+0x108>)
    73a8:	8008      	strh	r0, [r1, #0]
	}
	// 4.3V
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    73aa:	4931      	ldr	r1, [pc, #196]	; (7470 <SoftMeansureControl+0x110>)
    73ac:	428a      	cmp	r2, r1
    73ae:	d90d      	bls.n	73cc <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    73b0:	492a      	ldr	r1, [pc, #168]	; (745c <SoftMeansureControl+0xfc>)
    73b2:	8809      	ldrh	r1, [r1, #0]
    73b4:	482f      	ldr	r0, [pc, #188]	; (7474 <SoftMeansureControl+0x114>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    73b6:	8800      	ldrh	r0, [r0, #0]
    73b8:	1a09      	subs	r1, r1, r0
    73ba:	b289      	uxth	r1, r1
    73bc:	2978      	cmp	r1, #120	; 0x78
    73be:	d909      	bls.n	73d4 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    73c0:	482a      	ldr	r0, [pc, #168]	; (746c <SoftMeansureControl+0x10c>)
    73c2:	7804      	ldrb	r4, [r0, #0]
    73c4:	2102      	movs	r1, #2
    73c6:	4321      	orrs	r1, r4
    73c8:	7001      	strb	r1, [r0, #0]
    73ca:	e003      	b.n	73d4 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    73cc:	4923      	ldr	r1, [pc, #140]	; (745c <SoftMeansureControl+0xfc>)
    73ce:	8808      	ldrh	r0, [r1, #0]
    73d0:	4928      	ldr	r1, [pc, #160]	; (7474 <SoftMeansureControl+0x114>)
    73d2:	8008      	strh	r0, [r1, #0]
	}
	// 2.5VSHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    73d4:	4928      	ldr	r1, [pc, #160]	; (7478 <SoftMeansureControl+0x118>)
    73d6:	428b      	cmp	r3, r1
    73d8:	d802      	bhi.n	73e0 <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    73da:	4920      	ldr	r1, [pc, #128]	; (745c <SoftMeansureControl+0xfc>)
    73dc:	8809      	ldrh	r1, [r1, #0]
    73de:	e003      	b.n	73e8 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    73e0:	491e      	ldr	r1, [pc, #120]	; (745c <SoftMeansureControl+0xfc>)
    73e2:	8808      	ldrh	r0, [r1, #0]
    73e4:	4925      	ldr	r1, [pc, #148]	; (747c <SoftMeansureControl+0x11c>)
    73e6:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    73e8:	4925      	ldr	r1, [pc, #148]	; (7480 <SoftMeansureControl+0x120>)
    73ea:	428b      	cmp	r3, r1
    73ec:	d80d      	bhi.n	740a <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    73ee:	4b1b      	ldr	r3, [pc, #108]	; (745c <SoftMeansureControl+0xfc>)
    73f0:	881b      	ldrh	r3, [r3, #0]
    73f2:	4924      	ldr	r1, [pc, #144]	; (7484 <SoftMeansureControl+0x124>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    73f4:	8809      	ldrh	r1, [r1, #0]
    73f6:	1a5b      	subs	r3, r3, r1
    73f8:	b29b      	uxth	r3, r3
    73fa:	2b08      	cmp	r3, #8
    73fc:	d90e      	bls.n	741c <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    73fe:	4922      	ldr	r1, [pc, #136]	; (7488 <SoftMeansureControl+0x128>)
    7400:	7808      	ldrb	r0, [r1, #0]
    7402:	2340      	movs	r3, #64	; 0x40
    7404:	4303      	orrs	r3, r0
    7406:	700b      	strb	r3, [r1, #0]
    7408:	e008      	b.n	741c <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    740a:	4b14      	ldr	r3, [pc, #80]	; (745c <SoftMeansureControl+0xfc>)
    740c:	8819      	ldrh	r1, [r3, #0]
    740e:	4b1d      	ldr	r3, [pc, #116]	; (7484 <SoftMeansureControl+0x124>)
    7410:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    7412:	491d      	ldr	r1, [pc, #116]	; (7488 <SoftMeansureControl+0x128>)
    7414:	780b      	ldrb	r3, [r1, #0]
    7416:	2040      	movs	r0, #64	; 0x40
    7418:	4383      	bics	r3, r0
    741a:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    741c:	4b1b      	ldr	r3, [pc, #108]	; (748c <SoftMeansureControl+0x12c>)
    741e:	429a      	cmp	r2, r3
    7420:	d90e      	bls.n	7440 <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    7422:	4b0e      	ldr	r3, [pc, #56]	; (745c <SoftMeansureControl+0xfc>)
    7424:	881b      	ldrh	r3, [r3, #0]
    7426:	4a17      	ldr	r2, [pc, #92]	; (7484 <SoftMeansureControl+0x124>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    7428:	8812      	ldrh	r2, [r2, #0]
    742a:	1a9b      	subs	r3, r3, r2
    742c:	b29b      	uxth	r3, r3
    742e:	2b08      	cmp	r3, #8
    7430:	d90b      	bls.n	744a <SoftMeansureControl+0xea>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//zzy sys_flags.val.cell_low_alarm_flag = 1;
    7432:	4a15      	ldr	r2, [pc, #84]	; (7488 <SoftMeansureControl+0x128>)
    7434:	7813      	ldrb	r3, [r2, #0]
    7436:	2180      	movs	r1, #128	; 0x80
    7438:	4249      	negs	r1, r1
    743a:	430b      	orrs	r3, r1
    743c:	7013      	strb	r3, [r2, #0]
    743e:	e004      	b.n	744a <SoftMeansureControl+0xea>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    7440:	4a11      	ldr	r2, [pc, #68]	; (7488 <SoftMeansureControl+0x128>)
    7442:	7813      	ldrb	r3, [r2, #0]
    7444:	217f      	movs	r1, #127	; 0x7f
    7446:	400b      	ands	r3, r1
    7448:	7013      	strb	r3, [r2, #0]
		
	}

	//flag
	Abnormal_Flag();
    744a:	4b11      	ldr	r3, [pc, #68]	; (7490 <SoftMeansureControl+0x130>)
    744c:	4798      	blx	r3
	
}
    744e:	bd10      	pop	{r4, pc}
    7450:	20000f90 	.word	0x20000f90
    7454:	20000f56 	.word	0x20000f56
    7458:	00000666 	.word	0x00000666
    745c:	20000226 	.word	0x20000226
    7460:	20000230 	.word	0x20000230
    7464:	00001332 	.word	0x00001332
    7468:	20000238 	.word	0x20000238
    746c:	20001024 	.word	0x20001024
    7470:	0000370a 	.word	0x0000370a
    7474:	2000023a 	.word	0x2000023a
    7478:	00001d6f 	.word	0x00001d6f
    747c:	20000228 	.word	0x20000228
    7480:	00002665 	.word	0x00002665
    7484:	20000234 	.word	0x20000234
    7488:	20000fc0 	.word	0x20000fc0
    748c:	00003624 	.word	0x00003624
    7490:	0000731d 	.word	0x0000731d

00007494 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    7494:	b510      	push	{r4, lr}
	HardwareProtection();//
    7496:	4b04      	ldr	r3, [pc, #16]	; (74a8 <AFE_Control+0x14>)
    7498:	4798      	blx	r3
	SoftwareProtection();//
    749a:	4b04      	ldr	r3, [pc, #16]	; (74ac <AFE_Control+0x18>)
    749c:	4798      	blx	r3
	SoftMeansureControl(); //
    749e:	4b04      	ldr	r3, [pc, #16]	; (74b0 <AFE_Control+0x1c>)
    74a0:	4798      	blx	r3

	//Cell_Balance(); //
	//,PCB,,,85
	PCB_Protect();
    74a2:	4b04      	ldr	r3, [pc, #16]	; (74b4 <AFE_Control+0x20>)
    74a4:	4798      	blx	r3
}
    74a6:	bd10      	pop	{r4, pc}
    74a8:	000064f5 	.word	0x000064f5
    74ac:	000065a5 	.word	0x000065a5
    74b0:	00007361 	.word	0x00007361
    74b4:	0000684d 	.word	0x0000684d

000074b8 <tc_callback_to_toggle_led>:
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}

void tc_callback_to_toggle_led(
struct tc_module *const module_inst)
{
    74b8:	b510      	push	{r4, lr}
	Sys_250ms_tick();
    74ba:	4b07      	ldr	r3, [pc, #28]	; (74d8 <tc_callback_to_toggle_led+0x20>)
    74bc:	4798      	blx	r3
	TC_250ms_flag = 1;
    74be:	2201      	movs	r2, #1
    74c0:	4b06      	ldr	r3, [pc, #24]	; (74dc <tc_callback_to_toggle_led+0x24>)
    74c2:	701a      	strb	r2, [r3, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    74c4:	2382      	movs	r3, #130	; 0x82
    74c6:	05db      	lsls	r3, r3, #23
    74c8:	2280      	movs	r2, #128	; 0x80
    74ca:	0512      	lsls	r2, r2, #20
    74cc:	61da      	str	r2, [r3, #28]
    74ce:	2280      	movs	r2, #128	; 0x80
    74d0:	0552      	lsls	r2, r2, #21
    74d2:	61da      	str	r2, [r3, #28]
	Bsp_LED0_Toggle();
	Bsp_LED1_Toggle();
}
    74d4:	bd10      	pop	{r4, pc}
    74d6:	46c0      	nop			; (mov r8, r8)
    74d8:	0000698d 	.word	0x0000698d
    74dc:	20000f92 	.word	0x20000f92

000074e0 <Configure_Tc_Callbacks>:

	Configure_Tc_Callbacks();
}

void Configure_Tc_Callbacks(void)
{
    74e0:	b510      	push	{r4, lr}
	tc_register_callback(&tc_instance, tc_callback_to_toggle_led,TC_CALLBACK_OVERFLOW);
    74e2:	4c0c      	ldr	r4, [pc, #48]	; (7514 <Configure_Tc_Callbacks+0x34>)
    74e4:	2200      	movs	r2, #0
    74e6:	490c      	ldr	r1, [pc, #48]	; (7518 <Configure_Tc_Callbacks+0x38>)
    74e8:	0020      	movs	r0, r4
    74ea:	4b0c      	ldr	r3, [pc, #48]	; (751c <Configure_Tc_Callbacks+0x3c>)
    74ec:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    74ee:	6820      	ldr	r0, [r4, #0]
    74f0:	4b0b      	ldr	r3, [pc, #44]	; (7520 <Configure_Tc_Callbacks+0x40>)
    74f2:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    74f4:	4b0b      	ldr	r3, [pc, #44]	; (7524 <Configure_Tc_Callbacks+0x44>)
    74f6:	5c1b      	ldrb	r3, [r3, r0]
    74f8:	221f      	movs	r2, #31
    74fa:	4013      	ands	r3, r2
    74fc:	3a1e      	subs	r2, #30
    74fe:	0011      	movs	r1, r2
    7500:	4099      	lsls	r1, r3
    7502:	4b09      	ldr	r3, [pc, #36]	; (7528 <Configure_Tc_Callbacks+0x48>)
    7504:	6019      	str	r1, [r3, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    7506:	7e61      	ldrb	r1, [r4, #25]
    7508:	2301      	movs	r3, #1
    750a:	430b      	orrs	r3, r1
    750c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    750e:	6823      	ldr	r3, [r4, #0]
    7510:	725a      	strb	r2, [r3, #9]
	tc_enable_callback(&tc_instance, TC_CALLBACK_OVERFLOW);
}
    7512:	bd10      	pop	{r4, pc}
    7514:	20000e24 	.word	0x20000e24
    7518:	000074b9 	.word	0x000074b9
    751c:	0000411d 	.word	0x0000411d
    7520:	000041f9 	.word	0x000041f9
    7524:	0000ac90 	.word	0x0000ac90
    7528:	e000e100 	.word	0xe000e100

0000752c <Configure_Tc>:
#ifdef SIMULATION_AFE

struct tc_module tc_instance;

void Configure_Tc(void)
{
    752c:	b500      	push	{lr}
    752e:	b08f      	sub	sp, #60	; 0x3c

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    7530:	2300      	movs	r3, #0
    7532:	466a      	mov	r2, sp
    7534:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    7536:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    7538:	7053      	strb	r3, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
    753a:	7093      	strb	r3, [r2, #2]
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    753c:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    753e:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7540:	7293      	strb	r3, [r2, #10]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    7542:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    7544:	7313      	strb	r3, [r2, #12]
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    7546:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    7548:	7353      	strb	r3, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    754a:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    754c:	9305      	str	r3, [sp, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    754e:	9306      	str	r3, [sp, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    7550:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    7552:	9308      	str	r3, [sp, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    7554:	9309      	str	r3, [sp, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    7556:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    7558:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    755a:	8593      	strh	r3, [r2, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
    755c:	3334      	adds	r3, #52	; 0x34
    755e:	2200      	movs	r2, #0
    7560:	4669      	mov	r1, sp
    7562:	54ca      	strb	r2, [r1, r3]
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    7564:	3b30      	subs	r3, #48	; 0x30
    7566:	70cb      	strb	r3, [r1, #3]
	config_tc.clock_source = GCLK_GENERATOR_1;
    7568:	3b03      	subs	r3, #3
    756a:	700b      	strb	r3, [r1, #0]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV256;
    756c:	23c0      	movs	r3, #192	; 0xc0
    756e:	00db      	lsls	r3, r3, #3
    7570:	808b      	strh	r3, [r1, #4]
	config_tc.counter_8_bit.period = 31;
    7572:	221f      	movs	r2, #31
    7574:	2329      	movs	r3, #41	; 0x29
    7576:	54ca      	strb	r2, [r1, r3]
	//config_tc.counter_8_bit.compare_capture_channel[0] = 50;
	//config_tc.counter_8_bit.compare_capture_channel[1] = 54;
	
	tc_init(&tc_instance, TC0, &config_tc);
    7578:	466a      	mov	r2, sp
    757a:	4904      	ldr	r1, [pc, #16]	; (758c <Configure_Tc+0x60>)
    757c:	4804      	ldr	r0, [pc, #16]	; (7590 <Configure_Tc+0x64>)
    757e:	4b05      	ldr	r3, [pc, #20]	; (7594 <Configure_Tc+0x68>)
    7580:	4798      	blx	r3

	Configure_Tc_Callbacks();
    7582:	4b05      	ldr	r3, [pc, #20]	; (7598 <Configure_Tc+0x6c>)
    7584:	4798      	blx	r3
}
    7586:	b00f      	add	sp, #60	; 0x3c
    7588:	bd00      	pop	{pc}
    758a:	46c0      	nop			; (mov r8, r8)
    758c:	42003000 	.word	0x42003000
    7590:	20000e24 	.word	0x20000e24
    7594:	00004235 	.word	0x00004235
    7598:	000074e1 	.word	0x000074e1

0000759c <Sim_process>:
	Bsp_LED0_Toggle();
	Bsp_LED1_Toggle();
}

void Sim_process(void)
{
    759c:	b510      	push	{r4, lr}
	Abnormal_Flag();
    759e:	4b02      	ldr	r3, [pc, #8]	; (75a8 <Sim_process+0xc>)
    75a0:	4798      	blx	r3
	Flag_Process();
    75a2:	4b02      	ldr	r3, [pc, #8]	; (75ac <Sim_process+0x10>)
    75a4:	4798      	blx	r3
}
    75a6:	bd10      	pop	{r4, pc}
    75a8:	0000731d 	.word	0x0000731d
    75ac:	00006add 	.word	0x00006add

000075b0 <Can_var>:

void Can_var(uint8_t* buff)
{
    75b0:	b570      	push	{r4, r5, r6, lr}
    75b2:	0004      	movs	r4, r0
	nADC_CELL_MAX = (uint16_t)( (buff[2]<< 8 | buff[3]) /5 *16384 /1000 ) ;
    75b4:	7880      	ldrb	r0, [r0, #2]
    75b6:	0200      	lsls	r0, r0, #8
    75b8:	78e3      	ldrb	r3, [r4, #3]
    75ba:	4318      	orrs	r0, r3
    75bc:	4d14      	ldr	r5, [pc, #80]	; (7610 <Can_var+0x60>)
    75be:	2105      	movs	r1, #5
    75c0:	47a8      	blx	r5
    75c2:	0380      	lsls	r0, r0, #14
    75c4:	21fa      	movs	r1, #250	; 0xfa
    75c6:	0089      	lsls	r1, r1, #2
    75c8:	47a8      	blx	r5
    75ca:	4b12      	ldr	r3, [pc, #72]	; (7614 <Can_var+0x64>)
    75cc:	8018      	strh	r0, [r3, #0]
	nADC_CELL_MIN = (uint16_t)( (buff[4]<< 8 | buff[5]) /5 *16384 /1000 ) ;
    75ce:	7920      	ldrb	r0, [r4, #4]
    75d0:	0200      	lsls	r0, r0, #8
    75d2:	7963      	ldrb	r3, [r4, #5]
    75d4:	4318      	orrs	r0, r3
    75d6:	2105      	movs	r1, #5
    75d8:	47a8      	blx	r5
    75da:	0380      	lsls	r0, r0, #14
    75dc:	21fa      	movs	r1, #250	; 0xfa
    75de:	0089      	lsls	r1, r1, #2
    75e0:	47a8      	blx	r5
    75e2:	4b0d      	ldr	r3, [pc, #52]	; (7618 <Can_var+0x68>)
    75e4:	8018      	strh	r0, [r3, #0]
	nADC_CURRENT  = (int16_t) ( ((int16_t)(buff[6]<< 8 | buff[7])) *182 /100);	
    75e6:	79a3      	ldrb	r3, [r4, #6]
    75e8:	021b      	lsls	r3, r3, #8
    75ea:	79e0      	ldrb	r0, [r4, #7]
    75ec:	4303      	orrs	r3, r0
    75ee:	b21b      	sxth	r3, r3
    75f0:	20b6      	movs	r0, #182	; 0xb6
    75f2:	4358      	muls	r0, r3
    75f4:	2164      	movs	r1, #100	; 0x64
    75f6:	47a8      	blx	r5
    75f8:	4b08      	ldr	r3, [pc, #32]	; (761c <Can_var+0x6c>)
    75fa:	8018      	strh	r0, [r3, #0]
	nADC_TMONI_BAT_MAX = (int8_t)buff[8];
    75fc:	7a22      	ldrb	r2, [r4, #8]
    75fe:	4b08      	ldr	r3, [pc, #32]	; (7620 <Can_var+0x70>)
    7600:	701a      	strb	r2, [r3, #0]
	nADC_TMONI_BAT_MIN = (int8_t)buff[9];
    7602:	7a62      	ldrb	r2, [r4, #9]
    7604:	4b07      	ldr	r3, [pc, #28]	; (7624 <Can_var+0x74>)
    7606:	701a      	strb	r2, [r3, #0]
	g_sys_cap.val.re_cap_rate = (uint8_t)buff[10];	
    7608:	7aa2      	ldrb	r2, [r4, #10]
    760a:	4b07      	ldr	r3, [pc, #28]	; (7628 <Can_var+0x78>)
    760c:	749a      	strb	r2, [r3, #18]
}
    760e:	bd70      	pop	{r4, r5, r6, pc}
    7610:	0000a859 	.word	0x0000a859
    7614:	20000f90 	.word	0x20000f90
    7618:	20000f56 	.word	0x20000f56
    761c:	20000fbe 	.word	0x20000fbe
    7620:	20001128 	.word	0x20001128
    7624:	20000e98 	.word	0x20000e98
    7628:	20000f5c 	.word	0x20000f5c

0000762c <tc_switch>:

void tc_switch(void)
{
	static uint8_t tc_on_flag = 0;
	if ( AFE_disconnect == 1 && tc_on_flag == 0)
    762c:	4b15      	ldr	r3, [pc, #84]	; (7684 <tc_switch+0x58>)
    762e:	781b      	ldrb	r3, [r3, #0]
    7630:	2b01      	cmp	r3, #1
    7632:	d110      	bne.n	7656 <tc_switch+0x2a>
    7634:	4b14      	ldr	r3, [pc, #80]	; (7688 <tc_switch+0x5c>)
    7636:	781b      	ldrb	r3, [r3, #0]
    7638:	2b00      	cmp	r3, #0
    763a:	d121      	bne.n	7680 <tc_switch+0x54>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    763c:	4b13      	ldr	r3, [pc, #76]	; (768c <tc_switch+0x60>)
    763e:	681a      	ldr	r2, [r3, #0]

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    7640:	6913      	ldr	r3, [r2, #16]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    7642:	2b00      	cmp	r3, #0
    7644:	d1fc      	bne.n	7640 <tc_switch+0x14>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    7646:	6811      	ldr	r1, [r2, #0]
    7648:	3302      	adds	r3, #2
    764a:	430b      	orrs	r3, r1
    764c:	6013      	str	r3, [r2, #0]
	{
		tc_enable(&tc_instance);
		tc_on_flag = 1;
    764e:	2201      	movs	r2, #1
    7650:	4b0d      	ldr	r3, [pc, #52]	; (7688 <tc_switch+0x5c>)
    7652:	701a      	strb	r2, [r3, #0]
    7654:	e014      	b.n	7680 <tc_switch+0x54>
	}
	else if( AFE_disconnect == 0 && tc_on_flag == 1)
    7656:	2b00      	cmp	r3, #0
    7658:	d112      	bne.n	7680 <tc_switch+0x54>
    765a:	4b0b      	ldr	r3, [pc, #44]	; (7688 <tc_switch+0x5c>)
    765c:	781b      	ldrb	r3, [r3, #0]
    765e:	2b01      	cmp	r3, #1
    7660:	d10e      	bne.n	7680 <tc_switch+0x54>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    7662:	4b0a      	ldr	r3, [pc, #40]	; (768c <tc_switch+0x60>)
    7664:	681a      	ldr	r2, [r3, #0]

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
    7666:	6913      	ldr	r3, [r2, #16]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    7668:	2b00      	cmp	r3, #0
    766a:	d1fc      	bne.n	7666 <tc_switch+0x3a>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    766c:	3333      	adds	r3, #51	; 0x33
    766e:	7213      	strb	r3, [r2, #8]
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    7670:	7293      	strb	r3, [r2, #10]

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    7672:	6813      	ldr	r3, [r2, #0]
    7674:	2102      	movs	r1, #2
    7676:	438b      	bics	r3, r1
    7678:	6013      	str	r3, [r2, #0]
	{
		tc_disable(&tc_instance);
		tc_on_flag = 0;
    767a:	2200      	movs	r2, #0
    767c:	4b02      	ldr	r3, [pc, #8]	; (7688 <tc_switch+0x5c>)
    767e:	701a      	strb	r2, [r3, #0]
	}
}
    7680:	4770      	bx	lr
    7682:	46c0      	nop			; (mov r8, r8)
    7684:	20001008 	.word	0x20001008
    7688:	2000023e 	.word	0x2000023e
    768c:	20000e24 	.word	0x20000e24

00007690 <VbatToSoc>:
OUTPUT			: 
NOTICE			: 
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    7690:	b5f0      	push	{r4, r5, r6, r7, lr}
    7692:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // low + high > 256 

		if(vbat_val == Cell_volt[mid])
    7694:	4b10      	ldr	r3, [pc, #64]	; (76d8 <VbatToSoc+0x48>)
    7696:	429c      	cmp	r4, r3
    7698:	d01a      	beq.n	76d0 <VbatToSoc+0x40>
    769a:	2032      	movs	r0, #50	; 0x32
    769c:	2165      	movs	r1, #101	; 0x65
    769e:	2200      	movs	r2, #0
    76a0:	4e0e      	ldr	r6, [pc, #56]	; (76dc <VbatToSoc+0x4c>)
    76a2:	25ff      	movs	r5, #255	; 0xff
    76a4:	e00c      	b.n	76c0 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // low + high > 256 
    76a6:	1853      	adds	r3, r2, r1
    76a8:	0fd8      	lsrs	r0, r3, #31
    76aa:	18c3      	adds	r3, r0, r3
    76ac:	105b      	asrs	r3, r3, #1
    76ae:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    76b0:	402b      	ands	r3, r5
    76b2:	005b      	lsls	r3, r3, #1
    76b4:	5b9b      	ldrh	r3, [r3, r6]
    76b6:	42a3      	cmp	r3, r4
    76b8:	d00d      	beq.n	76d6 <VbatToSoc+0x46>
		{break;}    // 
		if(high - low == 1)
    76ba:	1a8f      	subs	r7, r1, r2
    76bc:	2f01      	cmp	r7, #1
    76be:	d009      	beq.n	76d4 <VbatToSoc+0x44>
		{
			mid = low;                 // 
			break;
		}
		if(vbat_val < Cell_volt[mid])
    76c0:	429c      	cmp	r4, r3
    76c2:	d301      	bcc.n	76c8 <VbatToSoc+0x38>
    76c4:	0002      	movs	r2, r0
    76c6:	e000      	b.n	76ca <VbatToSoc+0x3a>
    76c8:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //
	uint8_t mid;
	while(low < high)
    76ca:	4291      	cmp	r1, r2
    76cc:	d8eb      	bhi.n	76a6 <VbatToSoc+0x16>
    76ce:	e002      	b.n	76d6 <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // low + high > 256 
    76d0:	2032      	movs	r0, #50	; 0x32
    76d2:	e000      	b.n	76d6 <VbatToSoc+0x46>
    76d4:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    76d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    76d8:	00000e66 	.word	0x00000e66
    76dc:	0000ac98 	.word	0x0000ac98

000076e0 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    76e0:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //soc20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    76e2:	4bbc      	ldr	r3, [pc, #752]	; (79d4 <Cap_Update_Check+0x2f4>)
    76e4:	881b      	ldrh	r3, [r3, #0]
    76e6:	33b5      	adds	r3, #181	; 0xb5
    76e8:	b29b      	uxth	r3, r3
    76ea:	22b5      	movs	r2, #181	; 0xb5
    76ec:	0052      	lsls	r2, r2, #1
    76ee:	4293      	cmp	r3, r2
    76f0:	d85b      	bhi.n	77aa <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    76f2:	4ab9      	ldr	r2, [pc, #740]	; (79d8 <Cap_Update_Check+0x2f8>)
    76f4:	7853      	ldrb	r3, [r2, #1]
    76f6:	2110      	movs	r1, #16
    76f8:	438b      	bics	r3, r1
    76fa:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    76fc:	2200      	movs	r2, #0
    76fe:	4bb7      	ldr	r3, [pc, #732]	; (79dc <Cap_Update_Check+0x2fc>)
    7700:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    7702:	4bb7      	ldr	r3, [pc, #732]	; (79e0 <Cap_Update_Check+0x300>)
    7704:	881b      	ldrh	r3, [r3, #0]
    7706:	2b00      	cmp	r3, #0
    7708:	d12c      	bne.n	7764 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    770a:	4bb6      	ldr	r3, [pc, #728]	; (79e4 <Cap_Update_Check+0x304>)
    770c:	8818      	ldrh	r0, [r3, #0]
    770e:	4bb6      	ldr	r3, [pc, #728]	; (79e8 <Cap_Update_Check+0x308>)
    7710:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    7712:	3201      	adds	r2, #1
    7714:	4bb2      	ldr	r3, [pc, #712]	; (79e0 <Cap_Update_Check+0x300>)
    7716:	801a      	strh	r2, [r3, #0]
			//
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    7718:	4bb4      	ldr	r3, [pc, #720]	; (79ec <Cap_Update_Check+0x30c>)
    771a:	4358      	muls	r0, r3
    771c:	0b80      	lsrs	r0, r0, #14
    771e:	4bb4      	ldr	r3, [pc, #720]	; (79f0 <Cap_Update_Check+0x310>)
    7720:	4798      	blx	r3
			//,,10/
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    7722:	4bb4      	ldr	r3, [pc, #720]	; (79f4 <Cap_Update_Check+0x314>)
    7724:	7c9b      	ldrb	r3, [r3, #18]
    7726:	b2db      	uxtb	r3, r3
    7728:	4298      	cmp	r0, r3
    772a:	d905      	bls.n	7738 <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    772c:	4bb1      	ldr	r3, [pc, #708]	; (79f4 <Cap_Update_Check+0x314>)
    772e:	7c9b      	ldrb	r3, [r3, #18]
    7730:	1ac0      	subs	r0, r0, r3
    7732:	4bb1      	ldr	r3, [pc, #708]	; (79f8 <Cap_Update_Check+0x318>)
    7734:	8018      	strh	r0, [r3, #0]
    7736:	e004      	b.n	7742 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    7738:	4bae      	ldr	r3, [pc, #696]	; (79f4 <Cap_Update_Check+0x314>)
    773a:	7c9b      	ldrb	r3, [r3, #18]
    773c:	1a18      	subs	r0, r3, r0
    773e:	4bae      	ldr	r3, [pc, #696]	; (79f8 <Cap_Update_Check+0x318>)
    7740:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    7742:	4bad      	ldr	r3, [pc, #692]	; (79f8 <Cap_Update_Check+0x318>)
    7744:	8819      	ldrh	r1, [r3, #0]
    7746:	2900      	cmp	r1, #0
    7748:	d008      	beq.n	775c <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    774a:	4349      	muls	r1, r1
    774c:	b289      	uxth	r1, r1
    774e:	2096      	movs	r0, #150	; 0x96
    7750:	0100      	lsls	r0, r0, #4
    7752:	4baa      	ldr	r3, [pc, #680]	; (79fc <Cap_Update_Check+0x31c>)
    7754:	4798      	blx	r3
    7756:	4ba8      	ldr	r3, [pc, #672]	; (79f8 <Cap_Update_Check+0x318>)
    7758:	8018      	strh	r0, [r3, #0]
    775a:	e039      	b.n	77d0 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    775c:	2278      	movs	r2, #120	; 0x78
    775e:	4ba6      	ldr	r3, [pc, #664]	; (79f8 <Cap_Update_Check+0x318>)
    7760:	801a      	strh	r2, [r3, #0]
    7762:	e035      	b.n	77d0 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    7764:	3301      	adds	r3, #1
    7766:	b29b      	uxth	r3, r3
    7768:	4a9d      	ldr	r2, [pc, #628]	; (79e0 <Cap_Update_Check+0x300>)
    776a:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    776c:	4aa2      	ldr	r2, [pc, #648]	; (79f8 <Cap_Update_Check+0x318>)
    776e:	8812      	ldrh	r2, [r2, #0]
    7770:	429a      	cmp	r2, r3
    7772:	d22d      	bcs.n	77d0 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    7774:	4b9b      	ldr	r3, [pc, #620]	; (79e4 <Cap_Update_Check+0x304>)
    7776:	881a      	ldrh	r2, [r3, #0]
    7778:	4b9b      	ldr	r3, [pc, #620]	; (79e8 <Cap_Update_Check+0x308>)
    777a:	881b      	ldrh	r3, [r3, #0]
    777c:	429a      	cmp	r2, r3
    777e:	d902      	bls.n	7786 <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    7780:	1ad3      	subs	r3, r2, r3
    7782:	b29b      	uxth	r3, r3
    7784:	e001      	b.n	778a <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    7786:	1a9b      	subs	r3, r3, r2
    7788:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    778a:	22f4      	movs	r2, #244	; 0xf4
    778c:	32ff      	adds	r2, #255	; 0xff
    778e:	4293      	cmp	r3, r2
    7790:	d807      	bhi.n	77a2 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    7792:	4a91      	ldr	r2, [pc, #580]	; (79d8 <Cap_Update_Check+0x2f8>)
    7794:	7851      	ldrb	r1, [r2, #1]
    7796:	2302      	movs	r3, #2
    7798:	430b      	orrs	r3, r1
    779a:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    779c:	2201      	movs	r2, #1
    779e:	4b98      	ldr	r3, [pc, #608]	; (7a00 <Cap_Update_Check+0x320>)
    77a0:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    77a2:	2200      	movs	r2, #0
    77a4:	4b8e      	ldr	r3, [pc, #568]	; (79e0 <Cap_Update_Check+0x300>)
    77a6:	801a      	strh	r2, [r3, #0]
    77a8:	e012      	b.n	77d0 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //3
    77aa:	4b8c      	ldr	r3, [pc, #560]	; (79dc <Cap_Update_Check+0x2fc>)
    77ac:	781b      	ldrb	r3, [r3, #0]
    77ae:	3301      	adds	r3, #1
    77b0:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    77b2:	2b03      	cmp	r3, #3
    77b4:	d802      	bhi.n	77bc <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //3
    77b6:	4a89      	ldr	r2, [pc, #548]	; (79dc <Cap_Update_Check+0x2fc>)
    77b8:	7013      	strb	r3, [r2, #0]
    77ba:	e009      	b.n	77d0 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    77bc:	2300      	movs	r3, #0
    77be:	4a87      	ldr	r2, [pc, #540]	; (79dc <Cap_Update_Check+0x2fc>)
    77c0:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    77c2:	4a87      	ldr	r2, [pc, #540]	; (79e0 <Cap_Update_Check+0x300>)
    77c4:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    77c6:	4a84      	ldr	r2, [pc, #528]	; (79d8 <Cap_Update_Check+0x2f8>)
    77c8:	7851      	ldrb	r1, [r2, #1]
    77ca:	2310      	movs	r3, #16
    77cc:	430b      	orrs	r3, r1
    77ce:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722 
	//3.2V,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    77d0:	4b8c      	ldr	r3, [pc, #560]	; (7a04 <Cap_Update_Check+0x324>)
    77d2:	781b      	ldrb	r3, [r3, #0]
    77d4:	b25b      	sxtb	r3, r3
    77d6:	2b0a      	cmp	r3, #10
    77d8:	dc00      	bgt.n	77dc <Cap_Update_Check+0xfc>
    77da:	e09d      	b.n	7918 <Cap_Update_Check+0x238>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    77dc:	4b7d      	ldr	r3, [pc, #500]	; (79d4 <Cap_Update_Check+0x2f4>)
    77de:	881c      	ldrh	r4, [r3, #0]
    77e0:	4b89      	ldr	r3, [pc, #548]	; (7a08 <Cap_Update_Check+0x328>)
    77e2:	18e3      	adds	r3, r4, r3
    77e4:	b29b      	uxth	r3, r3
    77e6:	229f      	movs	r2, #159	; 0x9f
    77e8:	00d2      	lsls	r2, r2, #3
    77ea:	4293      	cmp	r3, r2
    77ec:	d84f      	bhi.n	788e <Cap_Update_Check+0x1ae>
		{
			if(dch_delay ==0)
    77ee:	4b87      	ldr	r3, [pc, #540]	; (7a0c <Cap_Update_Check+0x32c>)
    77f0:	781b      	ldrb	r3, [r3, #0]
    77f2:	2b00      	cmp	r3, #0
    77f4:	d107      	bne.n	7806 <Cap_Update_Check+0x126>
			{
				vbat_10s_last_val = Total_VBAT;
    77f6:	4b7b      	ldr	r3, [pc, #492]	; (79e4 <Cap_Update_Check+0x304>)
    77f8:	881a      	ldrh	r2, [r3, #0]
    77fa:	4b85      	ldr	r3, [pc, #532]	; (7a10 <Cap_Update_Check+0x330>)
    77fc:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    77fe:	2201      	movs	r2, #1
    7800:	4b82      	ldr	r3, [pc, #520]	; (7a0c <Cap_Update_Check+0x32c>)
    7802:	701a      	strb	r2, [r3, #0]
    7804:	e046      	b.n	7894 <Cap_Update_Check+0x1b4>
    7806:	3301      	adds	r3, #1
    7808:	b2db      	uxtb	r3, r3
    780a:	4a80      	ldr	r2, [pc, #512]	; (7a0c <Cap_Update_Check+0x32c>)
    780c:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    780e:	2b28      	cmp	r3, #40	; 0x28
    7810:	d940      	bls.n	7894 <Cap_Update_Check+0x1b4>
			{
				if(vbat_10s_last_val > Total_VBAT)
    7812:	4b7f      	ldr	r3, [pc, #508]	; (7a10 <Cap_Update_Check+0x330>)
    7814:	881b      	ldrh	r3, [r3, #0]
    7816:	4a73      	ldr	r2, [pc, #460]	; (79e4 <Cap_Update_Check+0x304>)
    7818:	8812      	ldrh	r2, [r2, #0]
    781a:	4293      	cmp	r3, r2
    781c:	d933      	bls.n	7886 <Cap_Update_Check+0x1a6>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    781e:	1a9b      	subs	r3, r3, r2
    7820:	b29b      	uxth	r3, r3
    7822:	21f4      	movs	r1, #244	; 0xf4
    7824:	31ff      	adds	r1, #255	; 0xff
    7826:	428b      	cmp	r3, r1
    7828:	d82d      	bhi.n	7886 <Cap_Update_Check+0x1a6>
					{
						//
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    782a:	4d70      	ldr	r5, [pc, #448]	; (79ec <Cap_Update_Check+0x30c>)
    782c:	436a      	muls	r2, r5
    782e:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    7830:	b2a8      	uxth	r0, r5
    7832:	4b6f      	ldr	r3, [pc, #444]	; (79f0 <Cap_Update_Check+0x310>)
    7834:	4798      	blx	r3
						if(capacity_volt<3200)
    7836:	4b77      	ldr	r3, [pc, #476]	; (7a14 <Cap_Update_Check+0x334>)
    7838:	429d      	cmp	r5, r3
    783a:	d812      	bhi.n	7862 <Cap_Update_Check+0x182>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    783c:	4b6d      	ldr	r3, [pc, #436]	; (79f4 <Cap_Update_Check+0x314>)
    783e:	7c9b      	ldrb	r3, [r3, #18]
    7840:	3b05      	subs	r3, #5
    7842:	4298      	cmp	r0, r3
    7844:	d21f      	bcs.n	7886 <Cap_Update_Check+0x1a6>
    7846:	4b6b      	ldr	r3, [pc, #428]	; (79f4 <Cap_Update_Check+0x314>)
    7848:	7c9b      	ldrb	r3, [r3, #18]
    784a:	b2db      	uxtb	r3, r3
    784c:	2b05      	cmp	r3, #5
    784e:	d91a      	bls.n	7886 <Cap_Update_Check+0x1a6>
							{
								sys_flags.val.re_cap_update_flag = true;
    7850:	4a61      	ldr	r2, [pc, #388]	; (79d8 <Cap_Update_Check+0x2f8>)
    7852:	7851      	ldrb	r1, [r2, #1]
    7854:	2302      	movs	r3, #2
    7856:	430b      	orrs	r3, r1
    7858:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    785a:	2205      	movs	r2, #5
    785c:	4b68      	ldr	r3, [pc, #416]	; (7a00 <Cap_Update_Check+0x320>)
    785e:	701a      	strb	r2, [r3, #0]
    7860:	e011      	b.n	7886 <Cap_Update_Check+0x1a6>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    7862:	4b64      	ldr	r3, [pc, #400]	; (79f4 <Cap_Update_Check+0x314>)
    7864:	7c9b      	ldrb	r3, [r3, #18]
    7866:	3b0f      	subs	r3, #15
    7868:	4298      	cmp	r0, r3
    786a:	d20c      	bcs.n	7886 <Cap_Update_Check+0x1a6>
    786c:	4b61      	ldr	r3, [pc, #388]	; (79f4 <Cap_Update_Check+0x314>)
    786e:	7c9b      	ldrb	r3, [r3, #18]
    7870:	b2db      	uxtb	r3, r3
    7872:	2b0f      	cmp	r3, #15
    7874:	d907      	bls.n	7886 <Cap_Update_Check+0x1a6>
							{
								sys_flags.val.re_cap_update_flag = true;
    7876:	4a58      	ldr	r2, [pc, #352]	; (79d8 <Cap_Update_Check+0x2f8>)
    7878:	7851      	ldrb	r1, [r2, #1]
    787a:	2302      	movs	r3, #2
    787c:	430b      	orrs	r3, r1
    787e:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    7880:	220f      	movs	r2, #15
    7882:	4b5f      	ldr	r3, [pc, #380]	; (7a00 <Cap_Update_Check+0x320>)
    7884:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    7886:	2200      	movs	r2, #0
    7888:	4b60      	ldr	r3, [pc, #384]	; (7a0c <Cap_Update_Check+0x32c>)
    788a:	701a      	strb	r2, [r3, #0]
    788c:	e002      	b.n	7894 <Cap_Update_Check+0x1b4>
			}
		}
		else
		{
			dch_delay =0;
    788e:	2200      	movs	r2, #0
    7890:	4b5e      	ldr	r3, [pc, #376]	; (7a0c <Cap_Update_Check+0x32c>)
    7892:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    7894:	3cb7      	subs	r4, #183	; 0xb7
    7896:	b2a4      	uxth	r4, r4
    7898:	239f      	movs	r3, #159	; 0x9f
    789a:	00db      	lsls	r3, r3, #3
    789c:	429c      	cmp	r4, r3
    789e:	d838      	bhi.n	7912 <Cap_Update_Check+0x232>
		{
			if(chg_delay ==0)
    78a0:	4b5d      	ldr	r3, [pc, #372]	; (7a18 <Cap_Update_Check+0x338>)
    78a2:	781b      	ldrb	r3, [r3, #0]
    78a4:	2b00      	cmp	r3, #0
    78a6:	d107      	bne.n	78b8 <Cap_Update_Check+0x1d8>
			{
				vbat_10s_last_val = Total_VBAT;
    78a8:	4b4e      	ldr	r3, [pc, #312]	; (79e4 <Cap_Update_Check+0x304>)
    78aa:	881a      	ldrh	r2, [r3, #0]
    78ac:	4b58      	ldr	r3, [pc, #352]	; (7a10 <Cap_Update_Check+0x330>)
    78ae:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    78b0:	2201      	movs	r2, #1
    78b2:	4b59      	ldr	r3, [pc, #356]	; (7a18 <Cap_Update_Check+0x338>)
    78b4:	701a      	strb	r2, [r3, #0]
    78b6:	e02f      	b.n	7918 <Cap_Update_Check+0x238>
    78b8:	3301      	adds	r3, #1
    78ba:	b2db      	uxtb	r3, r3
    78bc:	4a56      	ldr	r2, [pc, #344]	; (7a18 <Cap_Update_Check+0x338>)
    78be:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    78c0:	2b28      	cmp	r3, #40	; 0x28
    78c2:	d929      	bls.n	7918 <Cap_Update_Check+0x238>
			{
				if(vbat_10s_last_val< Total_VBAT)
    78c4:	4b52      	ldr	r3, [pc, #328]	; (7a10 <Cap_Update_Check+0x330>)
    78c6:	881b      	ldrh	r3, [r3, #0]
    78c8:	4a46      	ldr	r2, [pc, #280]	; (79e4 <Cap_Update_Check+0x304>)
    78ca:	8812      	ldrh	r2, [r2, #0]
    78cc:	4293      	cmp	r3, r2
    78ce:	d21c      	bcs.n	790a <Cap_Update_Check+0x22a>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    78d0:	1ad3      	subs	r3, r2, r3
    78d2:	b29b      	uxth	r3, r3
    78d4:	21f4      	movs	r1, #244	; 0xf4
    78d6:	31ff      	adds	r1, #255	; 0xff
    78d8:	428b      	cmp	r3, r1
    78da:	d816      	bhi.n	790a <Cap_Update_Check+0x22a>
					{
						//
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    78dc:	4843      	ldr	r0, [pc, #268]	; (79ec <Cap_Update_Check+0x30c>)
    78de:	4350      	muls	r0, r2
    78e0:	0b80      	lsrs	r0, r0, #14
    78e2:	4b43      	ldr	r3, [pc, #268]	; (79f0 <Cap_Update_Check+0x310>)
    78e4:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    78e6:	4b43      	ldr	r3, [pc, #268]	; (79f4 <Cap_Update_Check+0x314>)
    78e8:	7c9b      	ldrb	r3, [r3, #18]
    78ea:	3b0f      	subs	r3, #15
    78ec:	4298      	cmp	r0, r3
    78ee:	d20c      	bcs.n	790a <Cap_Update_Check+0x22a>
    78f0:	4b40      	ldr	r3, [pc, #256]	; (79f4 <Cap_Update_Check+0x314>)
    78f2:	7c9b      	ldrb	r3, [r3, #18]
    78f4:	b2db      	uxtb	r3, r3
    78f6:	2b0f      	cmp	r3, #15
    78f8:	d907      	bls.n	790a <Cap_Update_Check+0x22a>
						{
							sys_flags.val.re_cap_update_flag = true;
    78fa:	4a37      	ldr	r2, [pc, #220]	; (79d8 <Cap_Update_Check+0x2f8>)
    78fc:	7851      	ldrb	r1, [r2, #1]
    78fe:	2302      	movs	r3, #2
    7900:	430b      	orrs	r3, r1
    7902:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    7904:	220f      	movs	r2, #15
    7906:	4b3e      	ldr	r3, [pc, #248]	; (7a00 <Cap_Update_Check+0x320>)
    7908:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    790a:	2200      	movs	r2, #0
    790c:	4b42      	ldr	r3, [pc, #264]	; (7a18 <Cap_Update_Check+0x338>)
    790e:	701a      	strb	r2, [r3, #0]
    7910:	e002      	b.n	7918 <Cap_Update_Check+0x238>
			}
		}
		else
		{
			chg_delay =0;
    7912:	2200      	movs	r2, #0
    7914:	4b40      	ldr	r3, [pc, #256]	; (7a18 <Cap_Update_Check+0x338>)
    7916:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//,
	//1,/41%
	if(sys_flags.val.re_cap_update_flag == true)
    7918:	4b2f      	ldr	r3, [pc, #188]	; (79d8 <Cap_Update_Check+0x2f8>)
    791a:	785b      	ldrb	r3, [r3, #1]
    791c:	079b      	lsls	r3, r3, #30
    791e:	d558      	bpl.n	79d2 <Cap_Update_Check+0x2f2>
	{
		//
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    7920:	4b30      	ldr	r3, [pc, #192]	; (79e4 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    7922:	8818      	ldrh	r0, [r3, #0]
    7924:	4b31      	ldr	r3, [pc, #196]	; (79ec <Cap_Update_Check+0x30c>)
    7926:	4358      	muls	r0, r3
    7928:	0b80      	lsrs	r0, r0, #14
    792a:	4b31      	ldr	r3, [pc, #196]	; (79f0 <Cap_Update_Check+0x310>)
    792c:	4798      	blx	r3
    792e:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //0,
    7930:	4929      	ldr	r1, [pc, #164]	; (79d8 <Cap_Update_Check+0x2f8>)
    7932:	784c      	ldrb	r4, [r1, #1]
    7934:	2310      	movs	r3, #16
    7936:	4323      	orrs	r3, r4
    7938:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    793a:	4b2e      	ldr	r3, [pc, #184]	; (79f4 <Cap_Update_Check+0x314>)
    793c:	7c9b      	ldrb	r3, [r3, #18]
    793e:	4930      	ldr	r1, [pc, #192]	; (7a00 <Cap_Update_Check+0x320>)
    7940:	7809      	ldrb	r1, [r1, #0]
    7942:	1ac3      	subs	r3, r0, r3
    7944:	428b      	cmp	r3, r1
    7946:	dd1a      	ble.n	797e <Cap_Update_Check+0x29e>
    7948:	4b2a      	ldr	r3, [pc, #168]	; (79f4 <Cap_Update_Check+0x314>)
    794a:	7c9b      	ldrb	r3, [r3, #18]
    794c:	b2db      	uxtb	r3, r3
    794e:	4298      	cmp	r0, r3
    7950:	d915      	bls.n	797e <Cap_Update_Check+0x29e>
		{
			//4
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    7952:	4b28      	ldr	r3, [pc, #160]	; (79f4 <Cap_Update_Check+0x314>)
    7954:	7c9b      	ldrb	r3, [r3, #18]
    7956:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    7958:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    795a:	d005      	beq.n	7968 <Cap_Update_Check+0x288>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//4
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    795c:	4d1e      	ldr	r5, [pc, #120]	; (79d8 <Cap_Update_Check+0x2f8>)
    795e:	786c      	ldrb	r4, [r5, #1]
    7960:	2610      	movs	r6, #16
    7962:	43b4      	bics	r4, r6
    7964:	706c      	strb	r4, [r5, #1]
    7966:	e000      	b.n	796a <Cap_Update_Check+0x28a>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    7968:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//4%,,,
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//,,
    796a:	4d22      	ldr	r5, [pc, #136]	; (79f4 <Cap_Update_Check+0x314>)
    796c:	7dec      	ldrb	r4, [r5, #23]
    796e:	b2db      	uxtb	r3, r3
    7970:	1ae4      	subs	r4, r4, r3
    7972:	b264      	sxtb	r4, r4
    7974:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//soc20161010zzysoc3
    7976:	7cac      	ldrb	r4, [r5, #18]
    7978:	18e3      	adds	r3, r4, r3
    797a:	b2db      	uxtb	r3, r3
    797c:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    797e:	4b1d      	ldr	r3, [pc, #116]	; (79f4 <Cap_Update_Check+0x314>)
    7980:	7c9b      	ldrb	r3, [r3, #18]
    7982:	1a1b      	subs	r3, r3, r0
    7984:	4299      	cmp	r1, r3
    7986:	da1f      	bge.n	79c8 <Cap_Update_Check+0x2e8>
    7988:	4b1a      	ldr	r3, [pc, #104]	; (79f4 <Cap_Update_Check+0x314>)
    798a:	7c9b      	ldrb	r3, [r3, #18]
    798c:	b2db      	uxtb	r3, r3
    798e:	429a      	cmp	r2, r3
    7990:	d21a      	bcs.n	79c8 <Cap_Update_Check+0x2e8>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    7992:	4b18      	ldr	r3, [pc, #96]	; (79f4 <Cap_Update_Check+0x314>)
    7994:	7c9b      	ldrb	r3, [r3, #18]
    7996:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    7998:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    799a:	d005      	beq.n	79a8 <Cap_Update_Check+0x2c8>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    799c:	4a0e      	ldr	r2, [pc, #56]	; (79d8 <Cap_Update_Check+0x2f8>)
    799e:	7853      	ldrb	r3, [r2, #1]
    79a0:	2110      	movs	r1, #16
    79a2:	438b      	bics	r3, r1
    79a4:	7053      	strb	r3, [r2, #1]
    79a6:	e005      	b.n	79b4 <Cap_Update_Check+0x2d4>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    79a8:	4a0b      	ldr	r2, [pc, #44]	; (79d8 <Cap_Update_Check+0x2f8>)
    79aa:	7851      	ldrb	r1, [r2, #1]
    79ac:	2310      	movs	r3, #16
    79ae:	430b      	orrs	r3, r1
    79b0:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    79b2:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//,,
    79b4:	4a0f      	ldr	r2, [pc, #60]	; (79f4 <Cap_Update_Check+0x314>)
    79b6:	7dd3      	ldrb	r3, [r2, #23]
    79b8:	b2c0      	uxtb	r0, r0
    79ba:	181b      	adds	r3, r3, r0
    79bc:	b25b      	sxtb	r3, r3
    79be:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//soc20161010zzysoc3
    79c0:	7c93      	ldrb	r3, [r2, #18]
    79c2:	1a18      	subs	r0, r3, r0
    79c4:	b2c0      	uxtb	r0, r0
    79c6:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    79c8:	4a03      	ldr	r2, [pc, #12]	; (79d8 <Cap_Update_Check+0x2f8>)
    79ca:	7853      	ldrb	r3, [r2, #1]
    79cc:	2102      	movs	r1, #2
    79ce:	438b      	bics	r3, r1
    79d0:	7053      	strb	r3, [r2, #1]
	}
}
    79d2:	bd70      	pop	{r4, r5, r6, pc}
    79d4:	20000fbe 	.word	0x20000fbe
    79d8:	20000fc0 	.word	0x20000fc0
    79dc:	20000252 	.word	0x20000252
    79e0:	20000244 	.word	0x20000244
    79e4:	20000f54 	.word	0x20000f54
    79e8:	20000248 	.word	0x20000248
    79ec:	00001388 	.word	0x00001388
    79f0:	00007691 	.word	0x00007691
    79f4:	20000f5c 	.word	0x20000f5c
    79f8:	20000e40 	.word	0x20000e40
    79fc:	0000a859 	.word	0x0000a859
    7a00:	20000242 	.word	0x20000242
    7a04:	20000e98 	.word	0x20000e98
    7a08:	000005af 	.word	0x000005af
    7a0c:	20000246 	.word	0x20000246
    7a10:	20000250 	.word	0x20000250
    7a14:	00000c7f 	.word	0x00000c7f
    7a18:	20000240 	.word	0x20000240

00007a1c <FullCap_Update>:
OUTPUT			: None
NOTICE			: ,cap_update_end_flag
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    7a1c:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//,
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    7a1e:	4b58      	ldr	r3, [pc, #352]	; (7b80 <FullCap_Update+0x164>)
    7a20:	2200      	movs	r2, #0
    7a22:	5e9b      	ldrsh	r3, [r3, r2]
    7a24:	001a      	movs	r2, r3
    7a26:	32b6      	adds	r2, #182	; 0xb6
    7a28:	da3c      	bge.n	7aa4 <FullCap_Update+0x88>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    7a2a:	4b56      	ldr	r3, [pc, #344]	; (7b84 <FullCap_Update+0x168>)
    7a2c:	781b      	ldrb	r3, [r3, #0]
    7a2e:	b25b      	sxtb	r3, r3
    7a30:	2b27      	cmp	r3, #39	; 0x27
    7a32:	dc28      	bgt.n	7a86 <FullCap_Update+0x6a>
    7a34:	4b54      	ldr	r3, [pc, #336]	; (7b88 <FullCap_Update+0x16c>)
    7a36:	781b      	ldrb	r3, [r3, #0]
    7a38:	b25b      	sxtb	r3, r3
    7a3a:	2b0a      	cmp	r3, #10
    7a3c:	dd23      	ble.n	7a86 <FullCap_Update+0x6a>
		{
			temp_soc_err_cnt =0;
    7a3e:	2200      	movs	r2, #0
    7a40:	4b52      	ldr	r3, [pc, #328]	; (7b8c <FullCap_Update+0x170>)
    7a42:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    7a44:	4b52      	ldr	r3, [pc, #328]	; (7b90 <FullCap_Update+0x174>)
    7a46:	785b      	ldrb	r3, [r3, #1]
    7a48:	06db      	lsls	r3, r3, #27
    7a4a:	d400      	bmi.n	7a4e <FullCap_Update+0x32>
    7a4c:	e097      	b.n	7b7e <FullCap_Update+0x162>
			{
				
				if(soc_fcc_save ==0)
    7a4e:	4b51      	ldr	r3, [pc, #324]	; (7b94 <FullCap_Update+0x178>)
    7a50:	781b      	ldrb	r3, [r3, #0]
    7a52:	2b00      	cmp	r3, #0
    7a54:	d10e      	bne.n	7a74 <FullCap_Update+0x58>
				{
					soc_fcc_save = 1;
    7a56:	3201      	adds	r2, #1
    7a58:	4b4e      	ldr	r3, [pc, #312]	; (7b94 <FullCap_Update+0x178>)
    7a5a:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    7a5c:	2300      	movs	r3, #0
    7a5e:	4a4e      	ldr	r2, [pc, #312]	; (7b98 <FullCap_Update+0x17c>)
    7a60:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    7a62:	4a4e      	ldr	r2, [pc, #312]	; (7b9c <FullCap_Update+0x180>)
    7a64:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    7a66:	4b4e      	ldr	r3, [pc, #312]	; (7ba0 <FullCap_Update+0x184>)
    7a68:	685a      	ldr	r2, [r3, #4]
    7a6a:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    7a6c:	7c9a      	ldrb	r2, [r3, #18]
    7a6e:	b2d2      	uxtb	r2, r2
    7a70:	74da      	strb	r2, [r3, #19]
    7a72:	e084      	b.n	7b7e <FullCap_Update+0x162>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    7a74:	4b48      	ldr	r3, [pc, #288]	; (7b98 <FullCap_Update+0x17c>)
    7a76:	781b      	ldrb	r3, [r3, #0]
    7a78:	2b01      	cmp	r3, #1
    7a7a:	d000      	beq.n	7a7e <FullCap_Update+0x62>
    7a7c:	e07f      	b.n	7b7e <FullCap_Update+0x162>
					{
						soc_fcc_save = 0;
    7a7e:	2200      	movs	r2, #0
    7a80:	4b44      	ldr	r3, [pc, #272]	; (7b94 <FullCap_Update+0x178>)
    7a82:	701a      	strb	r2, [r3, #0]
    7a84:	e07b      	b.n	7b7e <FullCap_Update+0x162>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    7a86:	4b41      	ldr	r3, [pc, #260]	; (7b8c <FullCap_Update+0x170>)
    7a88:	781b      	ldrb	r3, [r3, #0]
    7a8a:	3301      	adds	r3, #1
    7a8c:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    7a8e:	2b03      	cmp	r3, #3
    7a90:	d802      	bhi.n	7a98 <FullCap_Update+0x7c>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    7a92:	4a3e      	ldr	r2, [pc, #248]	; (7b8c <FullCap_Update+0x170>)
    7a94:	7013      	strb	r3, [r2, #0]
    7a96:	e072      	b.n	7b7e <FullCap_Update+0x162>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    7a98:	2300      	movs	r3, #0
    7a9a:	4a3c      	ldr	r2, [pc, #240]	; (7b8c <FullCap_Update+0x170>)
    7a9c:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    7a9e:	4a3d      	ldr	r2, [pc, #244]	; (7b94 <FullCap_Update+0x178>)
    7aa0:	7013      	strb	r3, [r2, #0]
    7aa2:	e06c      	b.n	7b7e <FullCap_Update+0x162>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    7aa4:	2bb5      	cmp	r3, #181	; 0xb5
    7aa6:	dc65      	bgt.n	7b74 <FullCap_Update+0x158>
		{
			if(soc_fcc_save == 1)
    7aa8:	4b3a      	ldr	r3, [pc, #232]	; (7b94 <FullCap_Update+0x178>)
    7aaa:	781b      	ldrb	r3, [r3, #0]
    7aac:	2b01      	cmp	r3, #1
    7aae:	d166      	bne.n	7b7e <FullCap_Update+0x162>
			{
				soc_fcc_reload = 1;
    7ab0:	2201      	movs	r2, #1
    7ab2:	4b39      	ldr	r3, [pc, #228]	; (7b98 <FullCap_Update+0x17c>)
    7ab4:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    7ab6:	4b36      	ldr	r3, [pc, #216]	; (7b90 <FullCap_Update+0x174>)
    7ab8:	785b      	ldrb	r3, [r3, #1]
    7aba:	06db      	lsls	r3, r3, #27
    7abc:	d55f      	bpl.n	7b7e <FullCap_Update+0x162>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    7abe:	4938      	ldr	r1, [pc, #224]	; (7ba0 <FullCap_Update+0x184>)
    7ac0:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    7ac2:	688b      	ldr	r3, [r1, #8]
    7ac4:	6849      	ldr	r1, [r1, #4]
    7ac6:	08d2      	lsrs	r2, r2, #3
    7ac8:	1a5b      	subs	r3, r3, r1
    7aca:	429a      	cmp	r2, r3
    7acc:	d243      	bcs.n	7b56 <FullCap_Update+0x13a>
				{
					soc_fcc_save = 0;//,
    7ace:	2200      	movs	r2, #0
    7ad0:	4b30      	ldr	r3, [pc, #192]	; (7b94 <FullCap_Update+0x178>)
    7ad2:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) ////soc20161009zzysoc2
    7ad4:	4b33      	ldr	r3, [pc, #204]	; (7ba4 <FullCap_Update+0x188>)
    7ad6:	785b      	ldrb	r3, [r3, #1]
    7ad8:	07db      	lsls	r3, r3, #31
    7ada:	d406      	bmi.n	7aea <FullCap_Update+0xce>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    7adc:	4b30      	ldr	r3, [pc, #192]	; (7ba0 <FullCap_Update+0x184>)
    7ade:	6859      	ldr	r1, [r3, #4]
    7ae0:	4a31      	ldr	r2, [pc, #196]	; (7ba8 <FullCap_Update+0x18c>)
    7ae2:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    7ae4:	7c9a      	ldrb	r2, [r3, #18]
    7ae6:	4b31      	ldr	r3, [pc, #196]	; (7bac <FullCap_Update+0x190>)
    7ae8:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//soc20161010zzysoc4 cap_val3
    7aea:	4c2d      	ldr	r4, [pc, #180]	; (7ba0 <FullCap_Update+0x184>)
    7aec:	68a2      	ldr	r2, [r4, #8]
    7aee:	68e0      	ldr	r0, [r4, #12]
    7af0:	4b2d      	ldr	r3, [pc, #180]	; (7ba8 <FullCap_Update+0x18c>)
    7af2:	681b      	ldr	r3, [r3, #0]
    7af4:	1ad3      	subs	r3, r2, r3
    7af6:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    7af8:	2064      	movs	r0, #100	; 0x64
    7afa:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    7afc:	7ce3      	ldrb	r3, [r4, #19]
    7afe:	4a2b      	ldr	r2, [pc, #172]	; (7bac <FullCap_Update+0x190>)
    7b00:	7811      	ldrb	r1, [r2, #0]
    7b02:	1a59      	subs	r1, r3, r1
    7b04:	4b2a      	ldr	r3, [pc, #168]	; (7bb0 <FullCap_Update+0x194>)
    7b06:	4798      	blx	r3
					//                    soc_fcc_save = 0;//,
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//soc20161010zzysoc4 cap_val3
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    7b08:	8823      	ldrh	r3, [r4, #0]
    7b0a:	b29b      	uxth	r3, r3
    7b0c:	4298      	cmp	r0, r3
    7b0e:	d910      	bls.n	7b32 <FullCap_Update+0x116>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    7b10:	8823      	ldrh	r3, [r4, #0]
    7b12:	1ac3      	subs	r3, r0, r3
    7b14:	4a27      	ldr	r2, [pc, #156]	; (7bb4 <FullCap_Update+0x198>)
    7b16:	4293      	cmp	r3, r2
    7b18:	d808      	bhi.n	7b2c <FullCap_Update+0x110>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    7b1a:	b280      	uxth	r0, r0
    7b1c:	8020      	strh	r0, [r4, #0]
							
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    7b1e:	8821      	ldrh	r1, [r4, #0]
    7b20:	b289      	uxth	r1, r1
    7b22:	2201      	movs	r2, #1
    7b24:	2002      	movs	r0, #2
    7b26:	4b24      	ldr	r3, [pc, #144]	; (7bb8 <FullCap_Update+0x19c>)
    7b28:	4798      	blx	r3
    7b2a:	e014      	b.n	7b56 <FullCap_Update+0x13a>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    7b2c:	4b1c      	ldr	r3, [pc, #112]	; (7ba0 <FullCap_Update+0x184>)
    7b2e:	881b      	ldrh	r3, [r3, #0]
    7b30:	e011      	b.n	7b56 <FullCap_Update+0x13a>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    7b32:	4b1b      	ldr	r3, [pc, #108]	; (7ba0 <FullCap_Update+0x184>)
    7b34:	881b      	ldrh	r3, [r3, #0]
    7b36:	1a1b      	subs	r3, r3, r0
    7b38:	4a1e      	ldr	r2, [pc, #120]	; (7bb4 <FullCap_Update+0x198>)
    7b3a:	4293      	cmp	r3, r2
    7b3c:	d809      	bhi.n	7b52 <FullCap_Update+0x136>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    7b3e:	b280      	uxth	r0, r0
    7b40:	4b17      	ldr	r3, [pc, #92]	; (7ba0 <FullCap_Update+0x184>)
    7b42:	8018      	strh	r0, [r3, #0]
							EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
    7b44:	8819      	ldrh	r1, [r3, #0]
    7b46:	b289      	uxth	r1, r1
    7b48:	2201      	movs	r2, #1
    7b4a:	2002      	movs	r0, #2
    7b4c:	4b1a      	ldr	r3, [pc, #104]	; (7bb8 <FullCap_Update+0x19c>)
    7b4e:	4798      	blx	r3
    7b50:	e001      	b.n	7b56 <FullCap_Update+0x13a>
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    7b52:	4b13      	ldr	r3, [pc, #76]	; (7ba0 <FullCap_Update+0x184>)
    7b54:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    7b56:	4b11      	ldr	r3, [pc, #68]	; (7b9c <FullCap_Update+0x180>)
    7b58:	781b      	ldrb	r3, [r3, #0]
    7b5a:	3301      	adds	r3, #1
    7b5c:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    7b5e:	2b14      	cmp	r3, #20
    7b60:	d802      	bhi.n	7b68 <FullCap_Update+0x14c>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    7b62:	4a0e      	ldr	r2, [pc, #56]	; (7b9c <FullCap_Update+0x180>)
    7b64:	7013      	strb	r3, [r2, #0]
    7b66:	e00a      	b.n	7b7e <FullCap_Update+0x162>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    7b68:	2300      	movs	r3, #0
    7b6a:	4a0c      	ldr	r2, [pc, #48]	; (7b9c <FullCap_Update+0x180>)
    7b6c:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//,
    7b6e:	4a09      	ldr	r2, [pc, #36]	; (7b94 <FullCap_Update+0x178>)
    7b70:	7013      	strb	r3, [r2, #0]
    7b72:	e004      	b.n	7b7e <FullCap_Update+0x162>

			}
		}
		else
		{
			soc_fcc_save = 0;
    7b74:	2300      	movs	r3, #0
    7b76:	4a07      	ldr	r2, [pc, #28]	; (7b94 <FullCap_Update+0x178>)
    7b78:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    7b7a:	4a07      	ldr	r2, [pc, #28]	; (7b98 <FullCap_Update+0x17c>)
    7b7c:	7013      	strb	r3, [r2, #0]
		}
	}
}
    7b7e:	bd10      	pop	{r4, pc}
    7b80:	20000fbe 	.word	0x20000fbe
    7b84:	20001128 	.word	0x20001128
    7b88:	20000e98 	.word	0x20000e98
    7b8c:	2000024f 	.word	0x2000024f
    7b90:	20000fc0 	.word	0x20000fc0
    7b94:	2000023f 	.word	0x2000023f
    7b98:	20000243 	.word	0x20000243
    7b9c:	2000024a 	.word	0x2000024a
    7ba0:	20000f5c 	.word	0x20000f5c
    7ba4:	20001130 	.word	0x20001130
    7ba8:	20000254 	.word	0x20000254
    7bac:	2000024e 	.word	0x2000024e
    7bb0:	0000a745 	.word	0x0000a745
    7bb4:	000004af 	.word	0x000004af
    7bb8:	00005dd5 	.word	0x00005dd5

00007bbc <SOC_FLASH_Save>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
    7bbc:	b510      	push	{r4, lr}
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    7bbe:	4a21      	ldr	r2, [pc, #132]	; (7c44 <SOC_FLASH_Save+0x88>)
    7bc0:	7c93      	ldrb	r3, [r2, #18]
    7bc2:	7d12      	ldrb	r2, [r2, #20]
    7bc4:	b2db      	uxtb	r3, r3
    7bc6:	4293      	cmp	r3, r2
    7bc8:	d91a      	bls.n	7c00 <SOC_FLASH_Save+0x44>
    7bca:	4a1e      	ldr	r2, [pc, #120]	; (7c44 <SOC_FLASH_Save+0x88>)
    7bcc:	7c93      	ldrb	r3, [r2, #18]
    7bce:	7d12      	ldrb	r2, [r2, #20]
    7bd0:	1a9b      	subs	r3, r3, r2
    7bd2:	2b00      	cmp	r3, #0
    7bd4:	dd14      	ble.n	7c00 <SOC_FLASH_Save+0x44>
	{
		cap_save_delay_cnt++;
    7bd6:	4b1c      	ldr	r3, [pc, #112]	; (7c48 <SOC_FLASH_Save+0x8c>)
    7bd8:	781b      	ldrb	r3, [r3, #0]
    7bda:	3301      	adds	r3, #1
    7bdc:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    7bde:	2b0a      	cmp	r3, #10
    7be0:	d802      	bhi.n	7be8 <SOC_FLASH_Save+0x2c>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    7be2:	4a19      	ldr	r2, [pc, #100]	; (7c48 <SOC_FLASH_Save+0x8c>)
    7be4:	7013      	strb	r3, [r2, #0]
    7be6:	e00b      	b.n	7c00 <SOC_FLASH_Save+0x44>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    7be8:	2200      	movs	r2, #0
    7bea:	4b17      	ldr	r3, [pc, #92]	; (7c48 <SOC_FLASH_Save+0x8c>)
    7bec:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    7bee:	4b15      	ldr	r3, [pc, #84]	; (7c44 <SOC_FLASH_Save+0x88>)
    7bf0:	7c9a      	ldrb	r2, [r3, #18]
    7bf2:	b2d2      	uxtb	r2, r2
    7bf4:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    7bf6:	7c99      	ldrb	r1, [r3, #18]
    7bf8:	2200      	movs	r2, #0
    7bfa:	2001      	movs	r0, #1
    7bfc:	4b13      	ldr	r3, [pc, #76]	; (7c4c <SOC_FLASH_Save+0x90>)
    7bfe:	4798      	blx	r3
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    7c00:	4a10      	ldr	r2, [pc, #64]	; (7c44 <SOC_FLASH_Save+0x88>)
    7c02:	7c93      	ldrb	r3, [r2, #18]
    7c04:	7d12      	ldrb	r2, [r2, #20]
    7c06:	b2db      	uxtb	r3, r3
    7c08:	4293      	cmp	r3, r2
    7c0a:	d21a      	bcs.n	7c42 <SOC_FLASH_Save+0x86>
    7c0c:	4a0d      	ldr	r2, [pc, #52]	; (7c44 <SOC_FLASH_Save+0x88>)
    7c0e:	7d13      	ldrb	r3, [r2, #20]
    7c10:	7c92      	ldrb	r2, [r2, #18]
    7c12:	1a9b      	subs	r3, r3, r2
    7c14:	2b00      	cmp	r3, #0
    7c16:	dd14      	ble.n	7c42 <SOC_FLASH_Save+0x86>
	{
		cap_save_delay_cnt ++;
    7c18:	4b0b      	ldr	r3, [pc, #44]	; (7c48 <SOC_FLASH_Save+0x8c>)
    7c1a:	781b      	ldrb	r3, [r3, #0]
    7c1c:	3301      	adds	r3, #1
    7c1e:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    7c20:	2b0a      	cmp	r3, #10
    7c22:	d802      	bhi.n	7c2a <SOC_FLASH_Save+0x6e>
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    7c24:	4a08      	ldr	r2, [pc, #32]	; (7c48 <SOC_FLASH_Save+0x8c>)
    7c26:	7013      	strb	r3, [r2, #0]
    7c28:	e00b      	b.n	7c42 <SOC_FLASH_Save+0x86>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    7c2a:	2200      	movs	r2, #0
    7c2c:	4b06      	ldr	r3, [pc, #24]	; (7c48 <SOC_FLASH_Save+0x8c>)
    7c2e:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    7c30:	4b04      	ldr	r3, [pc, #16]	; (7c44 <SOC_FLASH_Save+0x88>)
    7c32:	7c9a      	ldrb	r2, [r3, #18]
    7c34:	b2d2      	uxtb	r2, r2
    7c36:	751a      	strb	r2, [r3, #20]
			EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
    7c38:	7c99      	ldrb	r1, [r3, #18]
    7c3a:	2200      	movs	r2, #0
    7c3c:	2001      	movs	r0, #1
    7c3e:	4b03      	ldr	r3, [pc, #12]	; (7c4c <SOC_FLASH_Save+0x90>)
    7c40:	4798      	blx	r3
		}
	}
}
    7c42:	bd10      	pop	{r4, pc}
    7c44:	20000f5c 	.word	0x20000f5c
    7c48:	20000247 	.word	0x20000247
    7c4c:	00005dd5 	.word	0x00005dd5

00007c50 <BatCycleProc>:
NOTICE			: 3,:7%,1.
NOTICE          : :3V|50%,.:4.1V|50%.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    7c50:	b510      	push	{r4, lr}
	uint8_t soc_rate;
	//
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    7c52:	4b98      	ldr	r3, [pc, #608]	; (7eb4 <BatCycleProc+0x264>)
    7c54:	2200      	movs	r2, #0
    7c56:	5e9b      	ldrsh	r3, [r3, r2]
    7c58:	335b      	adds	r3, #91	; 0x5b
    7c5a:	da36      	bge.n	7cca <BatCycleProc+0x7a>
    7c5c:	4b96      	ldr	r3, [pc, #600]	; (7eb8 <BatCycleProc+0x268>)
    7c5e:	7e1b      	ldrb	r3, [r3, #24]
    7c60:	2b00      	cmp	r3, #0
    7c62:	d132      	bne.n	7cca <BatCycleProc+0x7a>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    7c64:	4a94      	ldr	r2, [pc, #592]	; (7eb8 <BatCycleProc+0x268>)
    7c66:	7d93      	ldrb	r3, [r2, #22]
    7c68:	7c92      	ldrb	r2, [r2, #18]
    7c6a:	b2db      	uxtb	r3, r3
    7c6c:	4293      	cmp	r3, r2
    7c6e:	d204      	bcs.n	7c7a <BatCycleProc+0x2a>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    7c70:	4a91      	ldr	r2, [pc, #580]	; (7eb8 <BatCycleProc+0x268>)
    7c72:	7c93      	ldrb	r3, [r2, #18]
    7c74:	b2db      	uxtb	r3, r3
    7c76:	7593      	strb	r3, [r2, #22]
    7c78:	e114      	b.n	7ea4 <BatCycleProc+0x254>
		}
		else
		{
			//, -  ,1%
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    7c7a:	498f      	ldr	r1, [pc, #572]	; (7eb8 <BatCycleProc+0x268>)
    7c7c:	7d88      	ldrb	r0, [r1, #22]
    7c7e:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    7c80:	7dca      	ldrb	r2, [r1, #23]
    7c82:	b252      	sxtb	r2, r2
    7c84:	1ad3      	subs	r3, r2, r3
    7c86:	18c3      	adds	r3, r0, r3
    7c88:	b25b      	sxtb	r3, r3
    7c8a:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    7c8c:	7c8b      	ldrb	r3, [r1, #18]
    7c8e:	b2db      	uxtb	r3, r3
    7c90:	758b      	strb	r3, [r1, #22]
			//,,7%,.14%
			//,--
			if(g_sys_cap.val.re_cap_rate_sum >6)
    7c92:	7dcb      	ldrb	r3, [r1, #23]
    7c94:	b25b      	sxtb	r3, r3
    7c96:	2b06      	cmp	r3, #6
    7c98:	dc00      	bgt.n	7c9c <BatCycleProc+0x4c>
    7c9a:	e103      	b.n	7ea4 <BatCycleProc+0x254>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//,,
    7c9c:	7dcb      	ldrb	r3, [r1, #23]
    7c9e:	b25b      	sxtb	r3, r3
    7ca0:	2b64      	cmp	r3, #100	; 0x64
    7ca2:	dd01      	ble.n	7ca8 <BatCycleProc+0x58>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    7ca4:	2200      	movs	r2, #0
    7ca6:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    7ca8:	4c83      	ldr	r4, [pc, #524]	; (7eb8 <BatCycleProc+0x268>)
    7caa:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
    7cac:	3301      	adds	r3, #1
    7cae:	b29b      	uxth	r3, r3
    7cb0:	84a3      	strh	r3, [r4, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//0
    7cb2:	2300      	movs	r3, #0
    7cb4:	75e3      	strb	r3, [r4, #23]
				EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
    7cb6:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
    7cb8:	b289      	uxth	r1, r1
    7cba:	2201      	movs	r2, #1
    7cbc:	2004      	movs	r0, #4
    7cbe:	4b7f      	ldr	r3, [pc, #508]	; (7ebc <BatCycleProc+0x26c>)
    7cc0:	4798      	blx	r3
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//,,0
    7cc2:	7ca3      	ldrb	r3, [r4, #18]
    7cc4:	b2db      	uxtb	r3, r3
    7cc6:	7623      	strb	r3, [r4, #24]
    7cc8:	e002      	b.n	7cd0 <BatCycleProc+0x80>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//0,
    7cca:	2200      	movs	r2, #0
    7ccc:	4b7a      	ldr	r3, [pc, #488]	; (7eb8 <BatCycleProc+0x268>)
    7cce:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    7cd0:	4b78      	ldr	r3, [pc, #480]	; (7eb4 <BatCycleProc+0x264>)
    7cd2:	2200      	movs	r2, #0
    7cd4:	5e9b      	ldrsh	r3, [r3, r2]
    7cd6:	2bb6      	cmp	r3, #182	; 0xb6
    7cd8:	dc00      	bgt.n	7cdc <BatCycleProc+0x8c>
    7cda:	e0e0      	b.n	7e9e <BatCycleProc+0x24e>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    7cdc:	4a76      	ldr	r2, [pc, #472]	; (7eb8 <BatCycleProc+0x268>)
    7cde:	7e12      	ldrb	r2, [r2, #24]
    7ce0:	2a00      	cmp	r2, #0
    7ce2:	d100      	bne.n	7ce6 <BatCycleProc+0x96>
    7ce4:	e0d3      	b.n	7e8e <BatCycleProc+0x23e>
		{
			//,10,,2.
			chg_record_cnt++;
    7ce6:	4976      	ldr	r1, [pc, #472]	; (7ec0 <BatCycleProc+0x270>)
    7ce8:	880a      	ldrh	r2, [r1, #0]
    7cea:	3201      	adds	r2, #1
    7cec:	b292      	uxth	r2, r2
    7cee:	800a      	strh	r2, [r1, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    7cf0:	2196      	movs	r1, #150	; 0x96
    7cf2:	0109      	lsls	r1, r1, #4
    7cf4:	428a      	cmp	r2, r1
    7cf6:	d800      	bhi.n	7cfa <BatCycleProc+0xaa>
    7cf8:	e0c9      	b.n	7e8e <BatCycleProc+0x23e>
			{
				g_sys_cap.val.cycle_record_flag =0;
    7cfa:	2200      	movs	r2, #0
    7cfc:	496e      	ldr	r1, [pc, #440]	; (7eb8 <BatCycleProc+0x268>)
    7cfe:	760a      	strb	r2, [r1, #24]
				chg_record_cnt =0;
    7d00:	496f      	ldr	r1, [pc, #444]	; (7ec0 <BatCycleProc+0x270>)
    7d02:	800a      	strh	r2, [r1, #0]
    7d04:	e0c3      	b.n	7e8e <BatCycleProc+0x23e>
	}
	
	//
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    7d06:	4a6c      	ldr	r2, [pc, #432]	; (7eb8 <BatCycleProc+0x268>)
    7d08:	7e53      	ldrb	r3, [r2, #25]
    7d0a:	7c92      	ldrb	r2, [r2, #18]
    7d0c:	b2db      	uxtb	r3, r3
    7d0e:	4293      	cmp	r3, r2
    7d10:	d203      	bcs.n	7d1a <BatCycleProc+0xca>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    7d12:	4a69      	ldr	r2, [pc, #420]	; (7eb8 <BatCycleProc+0x268>)
    7d14:	7c93      	ldrb	r3, [r2, #18]
    7d16:	b2db      	uxtb	r3, r3
    7d18:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    7d1a:	4967      	ldr	r1, [pc, #412]	; (7eb8 <BatCycleProc+0x268>)
    7d1c:	7e4a      	ldrb	r2, [r1, #25]
    7d1e:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    7d20:	7e8b      	ldrb	r3, [r1, #26]
    7d22:	189b      	adds	r3, r3, r2
    7d24:	1a1b      	subs	r3, r3, r0
    7d26:	b2db      	uxtb	r3, r3
    7d28:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    7d2a:	7e8b      	ldrb	r3, [r1, #26]
    7d2c:	b2db      	uxtb	r3, r3
    7d2e:	2b32      	cmp	r3, #50	; 0x32
    7d30:	d90b      	bls.n	7d4a <BatCycleProc+0xfa>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    7d32:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    7d34:	3301      	adds	r3, #1
    7d36:	b29b      	uxth	r3, r3
    7d38:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 0
    7d3a:	2300      	movs	r3, #0
    7d3c:	768b      	strb	r3, [r1, #26]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    7d3e:	8cc9      	ldrh	r1, [r1, #38]	; 0x26
    7d40:	b289      	uxth	r1, r1
    7d42:	2201      	movs	r2, #1
    7d44:	2006      	movs	r0, #6
    7d46:	4b5d      	ldr	r3, [pc, #372]	; (7ebc <BatCycleProc+0x26c>)
    7d48:	4798      	blx	r3
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    7d4a:	4b5e      	ldr	r3, [pc, #376]	; (7ec4 <BatCycleProc+0x274>)
    7d4c:	881b      	ldrh	r3, [r3, #0]
    7d4e:	4a5e      	ldr	r2, [pc, #376]	; (7ec8 <BatCycleProc+0x278>)
    7d50:	4293      	cmp	r3, r2
    7d52:	d821      	bhi.n	7d98 <BatCycleProc+0x148>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    7d54:	4b58      	ldr	r3, [pc, #352]	; (7eb8 <BatCycleProc+0x268>)
    7d56:	7edb      	ldrb	r3, [r3, #27]
    7d58:	b2db      	uxtb	r3, r3
    7d5a:	2bc7      	cmp	r3, #199	; 0xc7
    7d5c:	d804      	bhi.n	7d68 <BatCycleProc+0x118>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    7d5e:	4a56      	ldr	r2, [pc, #344]	; (7eb8 <BatCycleProc+0x268>)
    7d60:	7ed3      	ldrb	r3, [r2, #27]
    7d62:	3301      	adds	r3, #1
    7d64:	b2db      	uxtb	r3, r3
    7d66:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    7d68:	4b53      	ldr	r3, [pc, #332]	; (7eb8 <BatCycleProc+0x268>)
    7d6a:	7edb      	ldrb	r3, [r3, #27]
    7d6c:	b2db      	uxtb	r3, r3
    7d6e:	2b32      	cmp	r3, #50	; 0x32
    7d70:	d921      	bls.n	7db6 <BatCycleProc+0x166>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    7d72:	4b51      	ldr	r3, [pc, #324]	; (7eb8 <BatCycleProc+0x268>)
    7d74:	7edb      	ldrb	r3, [r3, #27]
    7d76:	b2db      	uxtb	r3, r3
    7d78:	2b63      	cmp	r3, #99	; 0x63
    7d7a:	d81c      	bhi.n	7db6 <BatCycleProc+0x166>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    7d7c:	4a4e      	ldr	r2, [pc, #312]	; (7eb8 <BatCycleProc+0x268>)
    7d7e:	23c8      	movs	r3, #200	; 0xc8
    7d80:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    7d82:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    7d84:	3301      	adds	r3, #1
    7d86:	b29b      	uxth	r3, r3
    7d88:	84d3      	strh	r3, [r2, #38]	; 0x26
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
    7d8a:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    7d8c:	b289      	uxth	r1, r1
    7d8e:	2201      	movs	r2, #1
    7d90:	2006      	movs	r0, #6
    7d92:	4b4a      	ldr	r3, [pc, #296]	; (7ebc <BatCycleProc+0x26c>)
    7d94:	4798      	blx	r3
    7d96:	e00e      	b.n	7db6 <BatCycleProc+0x166>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    7d98:	4a4c      	ldr	r2, [pc, #304]	; (7ecc <BatCycleProc+0x27c>)
    7d9a:	4293      	cmp	r3, r2
    7d9c:	d903      	bls.n	7da6 <BatCycleProc+0x156>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    7d9e:	2200      	movs	r2, #0
    7da0:	4b45      	ldr	r3, [pc, #276]	; (7eb8 <BatCycleProc+0x268>)
    7da2:	76da      	strb	r2, [r3, #27]
    7da4:	e007      	b.n	7db6 <BatCycleProc+0x166>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    7da6:	4b44      	ldr	r3, [pc, #272]	; (7eb8 <BatCycleProc+0x268>)
    7da8:	7edb      	ldrb	r3, [r3, #27]
    7daa:	b2db      	uxtb	r3, r3
    7dac:	2bc7      	cmp	r3, #199	; 0xc7
    7dae:	d802      	bhi.n	7db6 <BatCycleProc+0x166>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    7db0:	2200      	movs	r2, #0
    7db2:	4b41      	ldr	r3, [pc, #260]	; (7eb8 <BatCycleProc+0x268>)
    7db4:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//
	if(nADC_CURRENT >CUR_CHG_01C)
    7db6:	4b3f      	ldr	r3, [pc, #252]	; (7eb4 <BatCycleProc+0x264>)
    7db8:	2200      	movs	r2, #0
    7dba:	5e9b      	ldrsh	r3, [r3, r2]
    7dbc:	2bb6      	cmp	r3, #182	; 0xb6
    7dbe:	dd22      	ble.n	7e06 <BatCycleProc+0x1b6>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    7dc0:	4a3d      	ldr	r2, [pc, #244]	; (7eb8 <BatCycleProc+0x268>)
    7dc2:	7f13      	ldrb	r3, [r2, #28]
    7dc4:	7c92      	ldrb	r2, [r2, #18]
    7dc6:	b2db      	uxtb	r3, r3
    7dc8:	4293      	cmp	r3, r2
    7dca:	d903      	bls.n	7dd4 <BatCycleProc+0x184>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    7dcc:	4a3a      	ldr	r2, [pc, #232]	; (7eb8 <BatCycleProc+0x268>)
    7dce:	7c93      	ldrb	r3, [r2, #18]
    7dd0:	b2db      	uxtb	r3, r3
    7dd2:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    7dd4:	4938      	ldr	r1, [pc, #224]	; (7eb8 <BatCycleProc+0x268>)
    7dd6:	7c8a      	ldrb	r2, [r1, #18]
    7dd8:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    7dda:	7f4b      	ldrb	r3, [r1, #29]
    7ddc:	189b      	adds	r3, r3, r2
    7dde:	1a1b      	subs	r3, r3, r0
    7de0:	b2db      	uxtb	r3, r3
    7de2:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    7de4:	7f4b      	ldrb	r3, [r1, #29]
    7de6:	b2db      	uxtb	r3, r3
    7de8:	2b32      	cmp	r3, #50	; 0x32
    7dea:	d914      	bls.n	7e16 <BatCycleProc+0x1c6>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    7dec:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    7dee:	3301      	adds	r3, #1
    7df0:	b29b      	uxth	r3, r3
    7df2:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 0
    7df4:	2300      	movs	r3, #0
    7df6:	774b      	strb	r3, [r1, #29]
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    7df8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
    7dfa:	b289      	uxth	r1, r1
    7dfc:	2201      	movs	r2, #1
    7dfe:	2008      	movs	r0, #8
    7e00:	4b2e      	ldr	r3, [pc, #184]	; (7ebc <BatCycleProc+0x26c>)
    7e02:	4798      	blx	r3
    7e04:	e007      	b.n	7e16 <BatCycleProc+0x1c6>
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    7e06:	2164      	movs	r1, #100	; 0x64
    7e08:	4a2b      	ldr	r2, [pc, #172]	; (7eb8 <BatCycleProc+0x268>)
    7e0a:	7711      	strb	r1, [r2, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
    7e0c:	335b      	adds	r3, #91	; 0x5b
    7e0e:	da02      	bge.n	7e16 <BatCycleProc+0x1c6>
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    7e10:	2200      	movs	r2, #0
    7e12:	4b29      	ldr	r3, [pc, #164]	; (7eb8 <BatCycleProc+0x268>)
    7e14:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    7e16:	4b2e      	ldr	r3, [pc, #184]	; (7ed0 <BatCycleProc+0x280>)
    7e18:	881b      	ldrh	r3, [r3, #0]
    7e1a:	4a2e      	ldr	r2, [pc, #184]	; (7ed4 <BatCycleProc+0x284>)
    7e1c:	4293      	cmp	r3, r2
    7e1e:	d921      	bls.n	7e64 <BatCycleProc+0x214>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    7e20:	4b25      	ldr	r3, [pc, #148]	; (7eb8 <BatCycleProc+0x268>)
    7e22:	7f9b      	ldrb	r3, [r3, #30]
    7e24:	b2db      	uxtb	r3, r3
    7e26:	2bc7      	cmp	r3, #199	; 0xc7
    7e28:	d804      	bhi.n	7e34 <BatCycleProc+0x1e4>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    7e2a:	4a23      	ldr	r2, [pc, #140]	; (7eb8 <BatCycleProc+0x268>)
    7e2c:	7f93      	ldrb	r3, [r2, #30]
    7e2e:	3301      	adds	r3, #1
    7e30:	b2db      	uxtb	r3, r3
    7e32:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    7e34:	4b20      	ldr	r3, [pc, #128]	; (7eb8 <BatCycleProc+0x268>)
    7e36:	7f9b      	ldrb	r3, [r3, #30]
    7e38:	b2db      	uxtb	r3, r3
    7e3a:	2b32      	cmp	r3, #50	; 0x32
    7e3c:	d939      	bls.n	7eb2 <BatCycleProc+0x262>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    7e3e:	4b1e      	ldr	r3, [pc, #120]	; (7eb8 <BatCycleProc+0x268>)
    7e40:	7f9b      	ldrb	r3, [r3, #30]
    7e42:	b2db      	uxtb	r3, r3
    7e44:	2b63      	cmp	r3, #99	; 0x63
    7e46:	d834      	bhi.n	7eb2 <BatCycleProc+0x262>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    7e48:	4a1b      	ldr	r2, [pc, #108]	; (7eb8 <BatCycleProc+0x268>)
    7e4a:	23c8      	movs	r3, #200	; 0xc8
    7e4c:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    7e4e:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    7e50:	3301      	adds	r3, #1
    7e52:	b29b      	uxth	r3, r3
    7e54:	8513      	strh	r3, [r2, #40]	; 0x28
				EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
    7e56:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    7e58:	b289      	uxth	r1, r1
    7e5a:	2201      	movs	r2, #1
    7e5c:	2008      	movs	r0, #8
    7e5e:	4b17      	ldr	r3, [pc, #92]	; (7ebc <BatCycleProc+0x26c>)
    7e60:	4798      	blx	r3
    7e62:	e026      	b.n	7eb2 <BatCycleProc+0x262>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    7e64:	4a1c      	ldr	r2, [pc, #112]	; (7ed8 <BatCycleProc+0x288>)
    7e66:	4293      	cmp	r3, r2
    7e68:	d803      	bhi.n	7e72 <BatCycleProc+0x222>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    7e6a:	2200      	movs	r2, #0
    7e6c:	4b12      	ldr	r3, [pc, #72]	; (7eb8 <BatCycleProc+0x268>)
    7e6e:	779a      	strb	r2, [r3, #30]
    7e70:	e01f      	b.n	7eb2 <BatCycleProc+0x262>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    7e72:	4b11      	ldr	r3, [pc, #68]	; (7eb8 <BatCycleProc+0x268>)
    7e74:	7f9b      	ldrb	r3, [r3, #30]
    7e76:	b2db      	uxtb	r3, r3
    7e78:	2bc7      	cmp	r3, #199	; 0xc7
    7e7a:	d81a      	bhi.n	7eb2 <BatCycleProc+0x262>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    7e7c:	2200      	movs	r2, #0
    7e7e:	4b0e      	ldr	r3, [pc, #56]	; (7eb8 <BatCycleProc+0x268>)
    7e80:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    7e82:	e016      	b.n	7eb2 <BatCycleProc+0x262>
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_rate_record =0;
    7e84:	4b0c      	ldr	r3, [pc, #48]	; (7eb8 <BatCycleProc+0x268>)
    7e86:	2200      	movs	r2, #0
    7e88:	765a      	strb	r2, [r3, #25]
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
    7e8a:	769a      	strb	r2, [r3, #26]
    7e8c:	e75d      	b.n	7d4a <BatCycleProc+0xfa>
			}
		}
	}
	
	//
	if(nADC_CURRENT <CURRENT_DCH_05A)
    7e8e:	335b      	adds	r3, #91	; 0x5b
    7e90:	da00      	bge.n	7e94 <BatCycleProc+0x244>
    7e92:	e738      	b.n	7d06 <BatCycleProc+0xb6>
    7e94:	e7f6      	b.n	7e84 <BatCycleProc+0x234>
			EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_rate_record =0;
    7e96:	2200      	movs	r2, #0
    7e98:	4b07      	ldr	r3, [pc, #28]	; (7eb8 <BatCycleProc+0x268>)
    7e9a:	765a      	strb	r2, [r3, #25]
    7e9c:	e755      	b.n	7d4a <BatCycleProc+0xfa>
			}
		}
	}
	
	//
	if(nADC_CURRENT <CURRENT_DCH_05A)
    7e9e:	335b      	adds	r3, #91	; 0x5b
    7ea0:	daf9      	bge.n	7e96 <BatCycleProc+0x246>
    7ea2:	e730      	b.n	7d06 <BatCycleProc+0xb6>
	{
		g_sys_cap.val.re_cap_rate_record =0;//0,
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    7ea4:	4b03      	ldr	r3, [pc, #12]	; (7eb4 <BatCycleProc+0x264>)
    7ea6:	2200      	movs	r2, #0
    7ea8:	5e9b      	ldrsh	r3, [r3, r2]
    7eaa:	2bb6      	cmp	r3, #182	; 0xb6
    7eac:	dd00      	ble.n	7eb0 <BatCycleProc+0x260>
    7eae:	e715      	b.n	7cdc <BatCycleProc+0x8c>
    7eb0:	e729      	b.n	7d06 <BatCycleProc+0xb6>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
			}
		}
	}
    7eb2:	bd10      	pop	{r4, pc}
    7eb4:	20000fbe 	.word	0x20000fbe
    7eb8:	20000f5c 	.word	0x20000f5c
    7ebc:	00005dd5 	.word	0x00005dd5
    7ec0:	2000024c 	.word	0x2000024c
    7ec4:	20000f56 	.word	0x20000f56
    7ec8:	00002665 	.word	0x00002665
    7ecc:	00002cc9 	.word	0x00002cc9
    7ed0:	20000f90 	.word	0x20000f90
    7ed4:	00003479 	.word	0x00003479
    7ed8:	00002f5b 	.word	0x00002f5b

00007edc <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    7edc:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//
	if(Total_VBAT > 6553)
    7ede:	4b47      	ldr	r3, [pc, #284]	; (7ffc <NormalCapacityProc+0x120>)
    7ee0:	881b      	ldrh	r3, [r3, #0]
    7ee2:	4a47      	ldr	r2, [pc, #284]	; (8000 <NormalCapacityProc+0x124>)
    7ee4:	4293      	cmp	r3, r2
    7ee6:	d92a      	bls.n	7f3e <NormalCapacityProc+0x62>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    7ee8:	4a46      	ldr	r2, [pc, #280]	; (8004 <NormalCapacityProc+0x128>)
    7eea:	7812      	ldrb	r2, [r2, #0]
    7eec:	2a00      	cmp	r2, #0
    7eee:	d126      	bne.n	7f3e <NormalCapacityProc+0x62>
    7ef0:	4a45      	ldr	r2, [pc, #276]	; (8008 <NormalCapacityProc+0x12c>)
    7ef2:	7852      	ldrb	r2, [r2, #1]
    7ef4:	07d2      	lsls	r2, r2, #31
    7ef6:	d422      	bmi.n	7f3e <NormalCapacityProc+0x62>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    7ef8:	4a44      	ldr	r2, [pc, #272]	; (800c <NormalCapacityProc+0x130>)
    7efa:	7812      	ldrb	r2, [r2, #0]
    7efc:	07d2      	lsls	r2, r2, #31
    7efe:	d411      	bmi.n	7f24 <NormalCapacityProc+0x48>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    7f00:	4843      	ldr	r0, [pc, #268]	; (8010 <NormalCapacityProc+0x134>)
    7f02:	4358      	muls	r0, r3
    7f04:	0b80      	lsrs	r0, r0, #14
    7f06:	4b43      	ldr	r3, [pc, #268]	; (8014 <NormalCapacityProc+0x138>)
    7f08:	4798      	blx	r3
    7f0a:	4c43      	ldr	r4, [pc, #268]	; (8018 <NormalCapacityProc+0x13c>)
    7f0c:	74a0      	strb	r0, [r4, #18]

				EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
    7f0e:	7ca1      	ldrb	r1, [r4, #18]
    7f10:	2200      	movs	r2, #0
    7f12:	2001      	movs	r0, #1
    7f14:	4b41      	ldr	r3, [pc, #260]	; (801c <NormalCapacityProc+0x140>)
    7f16:	4798      	blx	r3
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    7f18:	7ca3      	ldrb	r3, [r4, #18]
    7f1a:	b2db      	uxtb	r3, r3
    7f1c:	7523      	strb	r3, [r4, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //soc20161010zzysoc3
    7f1e:	7ca3      	ldrb	r3, [r4, #18]
    7f20:	b2db      	uxtb	r3, r3
    7f22:	7563      	strb	r3, [r4, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    7f24:	4c3c      	ldr	r4, [pc, #240]	; (8018 <NormalCapacityProc+0x13c>)
    7f26:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    7f28:	8823      	ldrh	r3, [r4, #0]
    7f2a:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    7f2c:	2164      	movs	r1, #100	; 0x64
    7f2e:	4b3c      	ldr	r3, [pc, #240]	; (8020 <NormalCapacityProc+0x144>)
    7f30:	4798      	blx	r3
    7f32:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //soc20161010zzysoc4
    7f34:	2300      	movs	r3, #0
    7f36:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    7f38:	2201      	movs	r2, #1
    7f3a:	4b32      	ldr	r3, [pc, #200]	; (8004 <NormalCapacityProc+0x128>)
    7f3c:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//
    7f3e:	4b39      	ldr	r3, [pc, #228]	; (8024 <NormalCapacityProc+0x148>)
    7f40:	4798      	blx	r3

	FullCap_Update();//
    7f42:	4b39      	ldr	r3, [pc, #228]	; (8028 <NormalCapacityProc+0x14c>)
    7f44:	4798      	blx	r3

	// 
	if(Total_VBAT > 6553)
    7f46:	4b2d      	ldr	r3, [pc, #180]	; (7ffc <NormalCapacityProc+0x120>)
    7f48:	881a      	ldrh	r2, [r3, #0]
    7f4a:	4b2d      	ldr	r3, [pc, #180]	; (8000 <NormalCapacityProc+0x124>)
    7f4c:	429a      	cmp	r2, r3
    7f4e:	d93c      	bls.n	7fca <NormalCapacityProc+0xee>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    7f50:	4b31      	ldr	r3, [pc, #196]	; (8018 <NormalCapacityProc+0x13c>)
    7f52:	685a      	ldr	r2, [r3, #4]
    7f54:	881b      	ldrh	r3, [r3, #0]
    7f56:	b29b      	uxth	r3, r3
    7f58:	429a      	cmp	r2, r3
    7f5a:	dd03      	ble.n	7f64 <NormalCapacityProc+0x88>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    7f5c:	4a2e      	ldr	r2, [pc, #184]	; (8018 <NormalCapacityProc+0x13c>)
    7f5e:	8813      	ldrh	r3, [r2, #0]
    7f60:	b29b      	uxth	r3, r3
    7f62:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    7f64:	4b28      	ldr	r3, [pc, #160]	; (8008 <NormalCapacityProc+0x12c>)
    7f66:	785b      	ldrb	r3, [r3, #1]
    7f68:	07db      	lsls	r3, r3, #31
    7f6a:	d50b      	bpl.n	7f84 <NormalCapacityProc+0xa8>
		{
			//soc20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    7f6c:	4b2a      	ldr	r3, [pc, #168]	; (8018 <NormalCapacityProc+0x13c>)
    7f6e:	6859      	ldr	r1, [r3, #4]
    7f70:	4a2e      	ldr	r2, [pc, #184]	; (802c <NormalCapacityProc+0x150>)
    7f72:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//soc20161009zzysoc2
    7f74:	2200      	movs	r2, #0
    7f76:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;////soc20161010zzysoc3
    7f78:	7c9a      	ldrb	r2, [r3, #18]
    7f7a:	b2d2      	uxtb	r2, r2
    7f7c:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    7f7e:	7c9a      	ldrb	r2, [r3, #18]
    7f80:	4b2b      	ldr	r3, [pc, #172]	; (8030 <NormalCapacityProc+0x154>)
    7f82:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    7f84:	4d24      	ldr	r5, [pc, #144]	; (8018 <NormalCapacityProc+0x13c>)
    7f86:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    7f88:	8829      	ldrh	r1, [r5, #0]
    7f8a:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    7f8c:	7cac      	ldrb	r4, [r5, #18]
    7f8e:	b2e4      	uxtb	r4, r4
    7f90:	2364      	movs	r3, #100	; 0x64
    7f92:	4358      	muls	r0, r3
    7f94:	4b22      	ldr	r3, [pc, #136]	; (8020 <NormalCapacityProc+0x144>)
    7f96:	4798      	blx	r3
    7f98:	b2c0      	uxtb	r0, r0
    7f9a:	7d6b      	ldrb	r3, [r5, #21]
    7f9c:	1ae4      	subs	r4, r4, r3
    7f9e:	1904      	adds	r4, r0, r4
    7fa0:	b2e4      	uxtb	r4, r4
    7fa2:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //soc20161010zzysoc3
    7fa4:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //
    7fa6:	7cab      	ldrb	r3, [r5, #18]
    7fa8:	b2db      	uxtb	r3, r3
    7faa:	2bc8      	cmp	r3, #200	; 0xc8
    7fac:	d802      	bhi.n	7fb4 <NormalCapacityProc+0xd8>
    7fae:	686b      	ldr	r3, [r5, #4]
    7fb0:	2b00      	cmp	r3, #0
    7fb2:	d102      	bne.n	7fba <NormalCapacityProc+0xde>
		{
			g_sys_cap.val.re_cap_rate = 0;
    7fb4:	2200      	movs	r2, #0
    7fb6:	4b18      	ldr	r3, [pc, #96]	; (8018 <NormalCapacityProc+0x13c>)
    7fb8:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//100
    7fba:	4b17      	ldr	r3, [pc, #92]	; (8018 <NormalCapacityProc+0x13c>)
    7fbc:	7c9b      	ldrb	r3, [r3, #18]
    7fbe:	b2db      	uxtb	r3, r3
    7fc0:	2b64      	cmp	r3, #100	; 0x64
    7fc2:	d902      	bls.n	7fca <NormalCapacityProc+0xee>
		{
			g_sys_cap.val.re_cap_rate = 100;
    7fc4:	2264      	movs	r2, #100	; 0x64
    7fc6:	4b14      	ldr	r3, [pc, #80]	; (8018 <NormalCapacityProc+0x13c>)
    7fc8:	749a      	strb	r2, [r3, #18]
		}
	}

	//1
	if(g_sys_cap.val.cycle_record_flag != 0)
    7fca:	4b13      	ldr	r3, [pc, #76]	; (8018 <NormalCapacityProc+0x13c>)
    7fcc:	7e1b      	ldrb	r3, [r3, #24]
    7fce:	2b00      	cmp	r3, #0
    7fd0:	d00e      	beq.n	7ff0 <NormalCapacityProc+0x114>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    7fd2:	4a11      	ldr	r2, [pc, #68]	; (8018 <NormalCapacityProc+0x13c>)
    7fd4:	7e13      	ldrb	r3, [r2, #24]
    7fd6:	7c92      	ldrb	r2, [r2, #18]
    7fd8:	b2db      	uxtb	r3, r3
    7fda:	4293      	cmp	r3, r2
    7fdc:	d208      	bcs.n	7ff0 <NormalCapacityProc+0x114>
    7fde:	4a0e      	ldr	r2, [pc, #56]	; (8018 <NormalCapacityProc+0x13c>)
    7fe0:	7c93      	ldrb	r3, [r2, #18]
    7fe2:	7e12      	ldrb	r2, [r2, #24]
    7fe4:	1a9b      	subs	r3, r3, r2
    7fe6:	2b07      	cmp	r3, #7
    7fe8:	dd02      	ble.n	7ff0 <NormalCapacityProc+0x114>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    7fea:	2200      	movs	r2, #0
    7fec:	4b0a      	ldr	r3, [pc, #40]	; (8018 <NormalCapacityProc+0x13c>)
    7fee:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    7ff0:	4b10      	ldr	r3, [pc, #64]	; (8034 <NormalCapacityProc+0x158>)
    7ff2:	4798      	blx	r3
	BatCycleProc();
    7ff4:	4b10      	ldr	r3, [pc, #64]	; (8038 <NormalCapacityProc+0x15c>)
    7ff6:	4798      	blx	r3
}
    7ff8:	bd70      	pop	{r4, r5, r6, pc}
    7ffa:	46c0      	nop			; (mov r8, r8)
    7ffc:	20000f54 	.word	0x20000f54
    8000:	00001999 	.word	0x00001999
    8004:	20000241 	.word	0x20000241
    8008:	20001130 	.word	0x20001130
    800c:	2000112c 	.word	0x2000112c
    8010:	00001388 	.word	0x00001388
    8014:	00007691 	.word	0x00007691
    8018:	20000f5c 	.word	0x20000f5c
    801c:	00005dd5 	.word	0x00005dd5
    8020:	0000a745 	.word	0x0000a745
    8024:	000076e1 	.word	0x000076e1
    8028:	00007a1d 	.word	0x00007a1d
    802c:	20000254 	.word	0x20000254
    8030:	2000024e 	.word	0x2000024e
    8034:	00007bbd 	.word	0x00007bbd
    8038:	00007c51 	.word	0x00007c51

0000803c <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    803c:	4a02      	ldr	r2, [pc, #8]	; (8048 <ADIRQ2_Extint_Callback+0xc>)
    803e:	7851      	ldrb	r1, [r2, #1]
    8040:	2301      	movs	r3, #1
    8042:	430b      	orrs	r3, r1
    8044:	7053      	strb	r3, [r2, #1]
}
    8046:	4770      	bx	lr
    8048:	20000fc0 	.word	0x20000fc0

0000804c <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    804c:	b510      	push	{r4, lr}
    804e:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    8050:	0001      	movs	r1, r0
    8052:	4802      	ldr	r0, [pc, #8]	; (805c <SPI_Write_Buff+0x10>)
    8054:	4b02      	ldr	r3, [pc, #8]	; (8060 <SPI_Write_Buff+0x14>)
    8056:	4798      	blx	r3
}
    8058:	bd10      	pop	{r4, pc}
    805a:	46c0      	nop			; (mov r8, r8)
    805c:	20000e44 	.word	0x20000e44
    8060:	00009c7d 	.word	0x00009c7d

00008064 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    8064:	b510      	push	{r4, lr}
    8066:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    8068:	2300      	movs	r3, #0
    806a:	0001      	movs	r1, r0
    806c:	4801      	ldr	r0, [pc, #4]	; (8074 <SPI_Read_Buff+0x10>)
    806e:	4c02      	ldr	r4, [pc, #8]	; (8078 <SPI_Read_Buff+0x14>)
    8070:	47a0      	blx	r4
}
    8072:	bd10      	pop	{r4, pc}
    8074:	20000e44 	.word	0x20000e44
    8078:	00009a91 	.word	0x00009a91

0000807c <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    807c:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    807e:	2201      	movs	r2, #1
    8080:	4902      	ldr	r1, [pc, #8]	; (808c <SPI_Slave_Low+0x10>)
    8082:	4803      	ldr	r0, [pc, #12]	; (8090 <SPI_Slave_Low+0x14>)
    8084:	4b03      	ldr	r3, [pc, #12]	; (8094 <SPI_Slave_Low+0x18>)
    8086:	4798      	blx	r3
}
    8088:	bd10      	pop	{r4, pc}
    808a:	46c0      	nop			; (mov r8, r8)
    808c:	20000e50 	.word	0x20000e50
    8090:	20000e44 	.word	0x20000e44
    8094:	00009b89 	.word	0x00009b89

00008098 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    8098:	b5f0      	push	{r4, r5, r6, r7, lr}
    809a:	4647      	mov	r7, r8
    809c:	b480      	push	{r7}
    809e:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    80a0:	4c45      	ldr	r4, [pc, #276]	; (81b8 <Configure_Spi_Master+0x120>)
    80a2:	2311      	movs	r3, #17
    80a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    80a6:	2300      	movs	r3, #0
    80a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    80aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    80ac:	2201      	movs	r2, #1
    80ae:	4669      	mov	r1, sp
    80b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    80b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    80b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    80b6:	2011      	movs	r0, #17
    80b8:	4b40      	ldr	r3, [pc, #256]	; (81bc <Configure_Spi_Master+0x124>)
    80ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    80bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    80be:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    80c0:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    80c2:	2a00      	cmp	r2, #0
    80c4:	d105      	bne.n	80d2 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    80c6:	0959      	lsrs	r1, r3, #5
    80c8:	01c9      	lsls	r1, r1, #7
    80ca:	2282      	movs	r2, #130	; 0x82
    80cc:	05d2      	lsls	r2, r2, #23
    80ce:	4694      	mov	ip, r2
    80d0:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    80d2:	221f      	movs	r2, #31
    80d4:	4013      	ands	r3, r2
    80d6:	3a1e      	subs	r2, #30
    80d8:	0010      	movs	r0, r2
    80da:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    80dc:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    80de:	ac04      	add	r4, sp, #16
    80e0:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    80e2:	2300      	movs	r3, #0
    80e4:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    80e6:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    80e8:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    80ea:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    80ec:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    80ee:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    80f0:	3223      	adds	r2, #35	; 0x23
    80f2:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    80f4:	3a18      	subs	r2, #24
    80f6:	2100      	movs	r1, #0
    80f8:	a80a      	add	r0, sp, #40	; 0x28
    80fa:	4b31      	ldr	r3, [pc, #196]	; (81c0 <Configure_Spi_Master+0x128>)
    80fc:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    80fe:	4b31      	ldr	r3, [pc, #196]	; (81c4 <Configure_Spi_Master+0x12c>)
    8100:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    8102:	2380      	movs	r3, #128	; 0x80
    8104:	055b      	lsls	r3, r3, #21
    8106:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    8108:	2380      	movs	r3, #128	; 0x80
    810a:	025b      	lsls	r3, r3, #9
    810c:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    810e:	4b2e      	ldr	r3, [pc, #184]	; (81c8 <Configure_Spi_Master+0x130>)
    8110:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    8112:	2301      	movs	r3, #1
    8114:	425b      	negs	r3, r3
    8116:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    8118:	4b2c      	ldr	r3, [pc, #176]	; (81cc <Configure_Spi_Master+0x134>)
    811a:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    811c:	4b2c      	ldr	r3, [pc, #176]	; (81d0 <Configure_Spi_Master+0x138>)
    811e:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    8120:	4d2c      	ldr	r5, [pc, #176]	; (81d4 <Configure_Spi_Master+0x13c>)
    8122:	0022      	movs	r2, r4
    8124:	492c      	ldr	r1, [pc, #176]	; (81d8 <Configure_Spi_Master+0x140>)
    8126:	0028      	movs	r0, r5
    8128:	4b2c      	ldr	r3, [pc, #176]	; (81dc <Configure_Spi_Master+0x144>)
    812a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    812c:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    812e:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    8130:	2b00      	cmp	r3, #0
    8132:	d1fc      	bne.n	812e <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    8134:	6811      	ldr	r1, [r2, #0]
    8136:	3302      	adds	r3, #2
    8138:	430b      	orrs	r3, r1
    813a:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    813c:	4b28      	ldr	r3, [pc, #160]	; (81e0 <Configure_Spi_Master+0x148>)
    813e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8140:	ac03      	add	r4, sp, #12
    8142:	2500      	movs	r5, #0
    8144:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    8146:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    8148:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    814a:	0021      	movs	r1, r4
    814c:	2030      	movs	r0, #48	; 0x30
    814e:	4b1b      	ldr	r3, [pc, #108]	; (81bc <Configure_Spi_Master+0x124>)
    8150:	4698      	mov	r8, r3
    8152:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8154:	2701      	movs	r7, #1
    8156:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    8158:	0021      	movs	r1, r4
    815a:	2007      	movs	r0, #7
    815c:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    815e:	2682      	movs	r6, #130	; 0x82
    8160:	05f6      	lsls	r6, r6, #23
    8162:	2380      	movs	r3, #128	; 0x80
    8164:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8166:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    8168:	0021      	movs	r1, r4
    816a:	200a      	movs	r0, #10
    816c:	47c0      	blx	r8
    816e:	2380      	movs	r3, #128	; 0x80
    8170:	00db      	lsls	r3, r3, #3
    8172:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8174:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    8176:	0021      	movs	r1, r4
    8178:	2031      	movs	r0, #49	; 0x31
    817a:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    817c:	3680      	adds	r6, #128	; 0x80
    817e:	2380      	movs	r3, #128	; 0x80
    8180:	029b      	lsls	r3, r3, #10
    8182:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    8184:	4668      	mov	r0, sp
    8186:	4b17      	ldr	r3, [pc, #92]	; (81e4 <Configure_Spi_Master+0x14c>)
    8188:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    818a:	230d      	movs	r3, #13
    818c:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    818e:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    8190:	466b      	mov	r3, sp
    8192:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    8194:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    8196:	4669      	mov	r1, sp
    8198:	200d      	movs	r0, #13
    819a:	4b13      	ldr	r3, [pc, #76]	; (81e8 <Configure_Spi_Master+0x150>)
    819c:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    819e:	2200      	movs	r2, #0
    81a0:	210d      	movs	r1, #13
    81a2:	4812      	ldr	r0, [pc, #72]	; (81ec <Configure_Spi_Master+0x154>)
    81a4:	4b12      	ldr	r3, [pc, #72]	; (81f0 <Configure_Spi_Master+0x158>)
    81a6:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    81a8:	2100      	movs	r1, #0
    81aa:	200d      	movs	r0, #13
    81ac:	4b11      	ldr	r3, [pc, #68]	; (81f4 <Configure_Spi_Master+0x15c>)
    81ae:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    81b0:	b012      	add	sp, #72	; 0x48
    81b2:	bc04      	pop	{r2}
    81b4:	4690      	mov	r8, r2
    81b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    81b8:	20000e50 	.word	0x20000e50
    81bc:	000094a9 	.word	0x000094a9
    81c0:	0000aa8f 	.word	0x0000aa8f
    81c4:	000186a0 	.word	0x000186a0
    81c8:	00100002 	.word	0x00100002
    81cc:	00120002 	.word	0x00120002
    81d0:	00130002 	.word	0x00130002
    81d4:	20000e44 	.word	0x20000e44
    81d8:	42000800 	.word	0x42000800
    81dc:	00009769 	.word	0x00009769
    81e0:	0000807d 	.word	0x0000807d
    81e4:	00009101 	.word	0x00009101
    81e8:	00009115 	.word	0x00009115
    81ec:	0000803d 	.word	0x0000803d
    81f0:	00008f89 	.word	0x00008f89
    81f4:	00008fb5 	.word	0x00008fb5

000081f8 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    81f8:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    81fa:	2200      	movs	r2, #0
    81fc:	4902      	ldr	r1, [pc, #8]	; (8208 <SPI_Slave_High+0x10>)
    81fe:	4803      	ldr	r0, [pc, #12]	; (820c <SPI_Slave_High+0x14>)
    8200:	4b03      	ldr	r3, [pc, #12]	; (8210 <SPI_Slave_High+0x18>)
    8202:	4798      	blx	r3
}
    8204:	bd10      	pop	{r4, pc}
    8206:	46c0      	nop			; (mov r8, r8)
    8208:	20000e50 	.word	0x20000e50
    820c:	20000e44 	.word	0x20000e44
    8210:	00009b89 	.word	0x00009b89

00008214 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    8214:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    8216:	466b      	mov	r3, sp
    8218:	2200      	movs	r2, #0
    821a:	71da      	strb	r2, [r3, #7]
    821c:	3307      	adds	r3, #7
    821e:	781b      	ldrb	r3, [r3, #0]
    8220:	b2db      	uxtb	r3, r3
    8222:	2b07      	cmp	r3, #7
    8224:	d809      	bhi.n	823a <vSPI_Wait+0x26>
    8226:	466b      	mov	r3, sp
    8228:	1dda      	adds	r2, r3, #7
    822a:	7813      	ldrb	r3, [r2, #0]
    822c:	3301      	adds	r3, #1
    822e:	b2db      	uxtb	r3, r3
    8230:	7013      	strb	r3, [r2, #0]
    8232:	7813      	ldrb	r3, [r2, #0]
    8234:	b2db      	uxtb	r3, r3
    8236:	2b07      	cmp	r3, #7
    8238:	d9f7      	bls.n	822a <vSPI_Wait+0x16>
}
    823a:	b002      	add	sp, #8
    823c:	4770      	bx	lr
    823e:	46c0      	nop			; (mov r8, r8)

00008240 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    8240:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    8242:	2800      	cmp	r0, #0
    8244:	d00d      	beq.n	8262 <ucCRC_Calc+0x22>
    8246:	000b      	movs	r3, r1
    8248:	3801      	subs	r0, #1
    824a:	b2c0      	uxtb	r0, r0
    824c:	3001      	adds	r0, #1
    824e:	1809      	adds	r1, r1, r0
    8250:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    8252:	4c05      	ldr	r4, [pc, #20]	; (8268 <ucCRC_Calc+0x28>)
    8254:	781a      	ldrb	r2, [r3, #0]
    8256:	4050      	eors	r0, r2
    8258:	5c20      	ldrb	r0, [r4, r0]
    825a:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    825c:	428b      	cmp	r3, r1
    825e:	d1f9      	bne.n	8254 <ucCRC_Calc+0x14>
    8260:	e000      	b.n	8264 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    8262:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    8264:	bd10      	pop	{r4, pc}
    8266:	46c0      	nop			; (mov r8, r8)
    8268:	0000ad64 	.word	0x0000ad64

0000826c <ucSPI_Write>:
  * @param  ucdev,ucreg,undata
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    826c:	b5f0      	push	{r4, r5, r6, r7, lr}
    826e:	465f      	mov	r7, fp
    8270:	4656      	mov	r6, sl
    8272:	464d      	mov	r5, r9
    8274:	4644      	mov	r4, r8
    8276:	b4f0      	push	{r4, r5, r6, r7}
    8278:	b083      	sub	sp, #12
    827a:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    827c:	0040      	lsls	r0, r0, #1
    827e:	271e      	movs	r7, #30
    8280:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    8282:	004b      	lsls	r3, r1, #1
    8284:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    8286:	0a13      	lsrs	r3, r2, #8
    8288:	469b      	mov	fp, r3
    828a:	2603      	movs	r6, #3
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    828c:	4b25      	ldr	r3, [pc, #148]	; (8324 <ucSPI_Write+0xb8>)
    828e:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    8290:	4d25      	ldr	r5, [pc, #148]	; (8328 <ucSPI_Write+0xbc>)
    8292:	3f3e      	subs	r7, #62	; 0x3e
    8294:	4307      	orrs	r7, r0
    8296:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    8298:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    829a:	466b      	mov	r3, sp
    829c:	791b      	ldrb	r3, [r3, #4]
    829e:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    82a0:	4643      	mov	r3, r8
    82a2:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    82a4:	465b      	mov	r3, fp
    82a6:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    82a8:	464b      	mov	r3, r9
    82aa:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    82ac:	0029      	movs	r1, r5
    82ae:	2004      	movs	r0, #4
    82b0:	4b1e      	ldr	r3, [pc, #120]	; (832c <ucSPI_Write+0xc0>)
    82b2:	4798      	blx	r3
    82b4:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    82b6:	2105      	movs	r1, #5
    82b8:	0028      	movs	r0, r5
    82ba:	4b1d      	ldr	r3, [pc, #116]	; (8330 <ucSPI_Write+0xc4>)
    82bc:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    82be:	4b1d      	ldr	r3, [pc, #116]	; (8334 <ucSPI_Write+0xc8>)
    82c0:	6a1c      	ldr	r4, [r3, #32]
    82c2:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    82c4:	03e4      	lsls	r4, r4, #15
    82c6:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    82c8:	03db      	lsls	r3, r3, #15
    82ca:	d40e      	bmi.n	82ea <ucSPI_Write+0x7e>
    82cc:	4b1a      	ldr	r3, [pc, #104]	; (8338 <ucSPI_Write+0xcc>)
    82ce:	4a19      	ldr	r2, [pc, #100]	; (8334 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    82d0:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    82d2:	2180      	movs	r1, #128	; 0x80
    82d4:	0249      	lsls	r1, r1, #9
    82d6:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    82d8:	0c24      	lsrs	r4, r4, #16
    82da:	4004      	ands	r4, r0
    82dc:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    82de:	420f      	tst	r7, r1
    82e0:	d103      	bne.n	82ea <ucSPI_Write+0x7e>
    82e2:	3b01      	subs	r3, #1
    82e4:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    82e6:	2b00      	cmp	r3, #0
    82e8:	d1f5      	bne.n	82d6 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    82ea:	2064      	movs	r0, #100	; 0x64
    82ec:	4b13      	ldr	r3, [pc, #76]	; (833c <ucSPI_Write+0xd0>)
    82ee:	4798      	blx	r3
		if(SDI_VAL ==1)
    82f0:	2c01      	cmp	r4, #1
    82f2:	d103      	bne.n	82fc <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    82f4:	4b12      	ldr	r3, [pc, #72]	; (8340 <ucSPI_Write+0xd4>)
    82f6:	4798      	blx	r3
			return 0;
    82f8:	2000      	movs	r0, #0
    82fa:	e00b      	b.n	8314 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    82fc:	2064      	movs	r0, #100	; 0x64
    82fe:	4b0f      	ldr	r3, [pc, #60]	; (833c <ucSPI_Write+0xd0>)
    8300:	4798      	blx	r3
		
		SPI_Slave_Low();
    8302:	4b0f      	ldr	r3, [pc, #60]	; (8340 <ucSPI_Write+0xd4>)
    8304:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    8306:	4b0f      	ldr	r3, [pc, #60]	; (8344 <ucSPI_Write+0xd8>)
    8308:	4798      	blx	r3
    830a:	3e01      	subs	r6, #1
    830c:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    830e:	2e00      	cmp	r6, #0
    8310:	d1c2      	bne.n	8298 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    8312:	2001      	movs	r0, #1
}
    8314:	b003      	add	sp, #12
    8316:	bc3c      	pop	{r2, r3, r4, r5}
    8318:	4690      	mov	r8, r2
    831a:	4699      	mov	r9, r3
    831c:	46a2      	mov	sl, r4
    831e:	46ab      	mov	fp, r5
    8320:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8322:	46c0      	nop			; (mov r8, r8)
    8324:	000081f9 	.word	0x000081f9
    8328:	20000258 	.word	0x20000258
    832c:	00008241 	.word	0x00008241
    8330:	0000804d 	.word	0x0000804d
    8334:	41000080 	.word	0x41000080
    8338:	0000270f 	.word	0x0000270f
    833c:	000085a9 	.word	0x000085a9
    8340:	0000807d 	.word	0x0000807d
    8344:	00008215 	.word	0x00008215

00008348 <ucSPI_Read>:
  * @param  ucdev,ucreg,pundata 
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    8348:	b5f0      	push	{r4, r5, r6, r7, lr}
    834a:	4657      	mov	r7, sl
    834c:	464e      	mov	r6, r9
    834e:	4645      	mov	r5, r8
    8350:	b4e0      	push	{r5, r6, r7}
    8352:	b082      	sub	sp, #8
    8354:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    8356:	0040      	lsls	r0, r0, #1
    8358:	271e      	movs	r7, #30
    835a:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    835c:	004b      	lsls	r3, r1, #1
    835e:	4698      	mov	r8, r3
    8360:	2603      	movs	r6, #3

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    8362:	4b2c      	ldr	r3, [pc, #176]	; (8414 <ucSPI_Read+0xcc>)
    8364:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    8366:	4c2c      	ldr	r4, [pc, #176]	; (8418 <ucSPI_Read+0xd0>)
    8368:	3f3d      	subs	r7, #61	; 0x3d
    836a:	4307      	orrs	r7, r0
    836c:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    836e:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    8370:	464b      	mov	r3, r9
    8372:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    8374:	4643      	mov	r3, r8
    8376:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    8378:	0021      	movs	r1, r4
    837a:	2002      	movs	r0, #2
    837c:	4b27      	ldr	r3, [pc, #156]	; (841c <ucSPI_Read+0xd4>)
    837e:	4798      	blx	r3
    8380:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    8382:	2103      	movs	r1, #3
    8384:	0020      	movs	r0, r4
    8386:	4b26      	ldr	r3, [pc, #152]	; (8420 <ucSPI_Read+0xd8>)
    8388:	4798      	blx	r3
    838a:	4b26      	ldr	r3, [pc, #152]	; (8424 <ucSPI_Read+0xdc>)
    838c:	6a1a      	ldr	r2, [r3, #32]
    838e:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8390:	03d2      	lsls	r2, r2, #15
    8392:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    8394:	03db      	lsls	r3, r3, #15
    8396:	d40f      	bmi.n	83b8 <ucSPI_Read+0x70>
    8398:	4b23      	ldr	r3, [pc, #140]	; (8428 <ucSPI_Read+0xe0>)
    839a:	4922      	ldr	r1, [pc, #136]	; (8424 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    839c:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    839e:	2080      	movs	r0, #128	; 0x80
    83a0:	0240      	lsls	r0, r0, #9
    83a2:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    83a4:	0c12      	lsrs	r2, r2, #16
    83a6:	403a      	ands	r2, r7
    83a8:	0015      	movs	r5, r2
    83aa:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    83ac:	4202      	tst	r2, r0
    83ae:	d103      	bne.n	83b8 <ucSPI_Read+0x70>
    83b0:	3b01      	subs	r3, #1
    83b2:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    83b4:	2b00      	cmp	r3, #0
    83b6:	d1f4      	bne.n	83a2 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    83b8:	2064      	movs	r0, #100	; 0x64
    83ba:	4b1c      	ldr	r3, [pc, #112]	; (842c <ucSPI_Read+0xe4>)
    83bc:	4798      	blx	r3
		if(SDI_VAL ==1)
    83be:	2d01      	cmp	r5, #1
    83c0:	d118      	bne.n	83f4 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    83c2:	4c1b      	ldr	r4, [pc, #108]	; (8430 <ucSPI_Read+0xe8>)
    83c4:	2103      	movs	r1, #3
    83c6:	0020      	movs	r0, r4
    83c8:	4b1a      	ldr	r3, [pc, #104]	; (8434 <ucSPI_Read+0xec>)
    83ca:	4798      	blx	r3

			SPI_Slave_Low();
    83cc:	4b1a      	ldr	r3, [pc, #104]	; (8438 <ucSPI_Read+0xf0>)
    83ce:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    83d0:	0021      	movs	r1, r4
    83d2:	2002      	movs	r0, #2
    83d4:	4b11      	ldr	r3, [pc, #68]	; (841c <ucSPI_Read+0xd4>)
    83d6:	4798      	blx	r3
    83d8:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    83da:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    83dc:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    83de:	429a      	cmp	r2, r3
    83e0:	d111      	bne.n	8406 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    83e2:	4a13      	ldr	r2, [pc, #76]	; (8430 <ucSPI_Read+0xe8>)
    83e4:	7813      	ldrb	r3, [r2, #0]
    83e6:	021b      	lsls	r3, r3, #8
    83e8:	7852      	ldrb	r2, [r2, #1]
    83ea:	18d3      	adds	r3, r2, r3
    83ec:	9a01      	ldr	r2, [sp, #4]
    83ee:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    83f0:	2000      	movs	r0, #0
    83f2:	e008      	b.n	8406 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    83f4:	4b10      	ldr	r3, [pc, #64]	; (8438 <ucSPI_Read+0xf0>)
    83f6:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    83f8:	4b10      	ldr	r3, [pc, #64]	; (843c <ucSPI_Read+0xf4>)
    83fa:	4798      	blx	r3
    83fc:	3e01      	subs	r6, #1
    83fe:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    8400:	2e00      	cmp	r6, #0
    8402:	d1b4      	bne.n	836e <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    8404:	2001      	movs	r0, #1
}
    8406:	b002      	add	sp, #8
    8408:	bc1c      	pop	{r2, r3, r4}
    840a:	4690      	mov	r8, r2
    840c:	4699      	mov	r9, r3
    840e:	46a2      	mov	sl, r4
    8410:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8412:	46c0      	nop			; (mov r8, r8)
    8414:	000081f9 	.word	0x000081f9
    8418:	20000258 	.word	0x20000258
    841c:	00008241 	.word	0x00008241
    8420:	0000804d 	.word	0x0000804d
    8424:	41000080 	.word	0x41000080
    8428:	0000270f 	.word	0x0000270f
    842c:	000085a9 	.word	0x000085a9
    8430:	20000260 	.word	0x20000260
    8434:	00008065 	.word	0x00008065
    8438:	0000807d 	.word	0x0000807d
    843c:	00008215 	.word	0x00008215

00008440 <ucSPI_Continue_Read>:
  * @param  ucdev,ucreg,uctime 
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    8440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8442:	465f      	mov	r7, fp
    8444:	4656      	mov	r6, sl
    8446:	464d      	mov	r5, r9
    8448:	4644      	mov	r4, r8
    844a:	b4f0      	push	{r4, r5, r6, r7}
    844c:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    844e:	0040      	lsls	r0, r0, #1
    8450:	261e      	movs	r6, #30
    8452:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    8454:	004b      	lsls	r3, r1, #1
    8456:	469b      	mov	fp, r3
    8458:	2503      	movs	r5, #3
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    845a:	4b36      	ldr	r3, [pc, #216]	; (8534 <ucSPI_Continue_Read+0xf4>)
    845c:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    845e:	4c36      	ldr	r4, [pc, #216]	; (8538 <ucSPI_Continue_Read+0xf8>)
    8460:	3e3d      	subs	r6, #61	; 0x3d
    8462:	4306      	orrs	r6, r0
    8464:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    8466:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    8468:	4653      	mov	r3, sl
    846a:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    846c:	2301      	movs	r3, #1
    846e:	465a      	mov	r2, fp
    8470:	4313      	orrs	r3, r2
    8472:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    8474:	237f      	movs	r3, #127	; 0x7f
    8476:	464a      	mov	r2, r9
    8478:	4013      	ands	r3, r2
    847a:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    847c:	0021      	movs	r1, r4
    847e:	2003      	movs	r0, #3
    8480:	4b2e      	ldr	r3, [pc, #184]	; (853c <ucSPI_Continue_Read+0xfc>)
    8482:	4798      	blx	r3
    8484:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    8486:	2104      	movs	r1, #4
    8488:	0020      	movs	r0, r4
    848a:	4b2d      	ldr	r3, [pc, #180]	; (8540 <ucSPI_Continue_Read+0x100>)
    848c:	4798      	blx	r3
    848e:	4b2d      	ldr	r3, [pc, #180]	; (8544 <ucSPI_Continue_Read+0x104>)
    8490:	6a1a      	ldr	r2, [r3, #32]
    8492:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    8494:	03d2      	lsls	r2, r2, #15
    8496:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    8498:	03db      	lsls	r3, r3, #15
    849a:	d40f      	bmi.n	84bc <ucSPI_Continue_Read+0x7c>
    849c:	4b2a      	ldr	r3, [pc, #168]	; (8548 <ucSPI_Continue_Read+0x108>)
    849e:	4929      	ldr	r1, [pc, #164]	; (8544 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    84a0:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    84a2:	2080      	movs	r0, #128	; 0x80
    84a4:	0240      	lsls	r0, r0, #9
    84a6:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    84a8:	0c12      	lsrs	r2, r2, #16
    84aa:	403a      	ands	r2, r7
    84ac:	0016      	movs	r6, r2
    84ae:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    84b0:	4202      	tst	r2, r0
    84b2:	d103      	bne.n	84bc <ucSPI_Continue_Read+0x7c>
    84b4:	3b01      	subs	r3, #1
    84b6:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    84b8:	2b00      	cmp	r3, #0
    84ba:	d1f4      	bne.n	84a6 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    84bc:	2064      	movs	r0, #100	; 0x64
    84be:	4b23      	ldr	r3, [pc, #140]	; (854c <ucSPI_Continue_Read+0x10c>)
    84c0:	4798      	blx	r3
		if(SDI_VAL ==1)
    84c2:	2e01      	cmp	r6, #1
    84c4:	d129      	bne.n	851a <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    84c6:	4c22      	ldr	r4, [pc, #136]	; (8550 <ucSPI_Continue_Read+0x110>)
    84c8:	21ad      	movs	r1, #173	; 0xad
    84ca:	0020      	movs	r0, r4
    84cc:	4b21      	ldr	r3, [pc, #132]	; (8554 <ucSPI_Continue_Read+0x114>)
    84ce:	4798      	blx	r3
			
			SPI_Slave_Low();
    84d0:	4b21      	ldr	r3, [pc, #132]	; (8558 <ucSPI_Continue_Read+0x118>)
    84d2:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    84d4:	4b21      	ldr	r3, [pc, #132]	; (855c <ucSPI_Continue_Read+0x11c>)
    84d6:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    84d8:	78e3      	ldrb	r3, [r4, #3]
    84da:	2b3b      	cmp	r3, #59	; 0x3b
    84dc:	d109      	bne.n	84f2 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    84de:	2200      	movs	r2, #0
    84e0:	4b1f      	ldr	r3, [pc, #124]	; (8560 <ucSPI_Continue_Read+0x120>)
    84e2:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    84e4:	4a1f      	ldr	r2, [pc, #124]	; (8564 <ucSPI_Continue_Read+0x124>)
    84e6:	7811      	ldrb	r1, [r2, #0]
    84e8:	2301      	movs	r3, #1
    84ea:	430b      	orrs	r3, r1
    84ec:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    84ee:	2000      	movs	r0, #0
    84f0:	e01a      	b.n	8528 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    84f2:	4b1b      	ldr	r3, [pc, #108]	; (8560 <ucSPI_Continue_Read+0x120>)
    84f4:	781b      	ldrb	r3, [r3, #0]
    84f6:	3301      	adds	r3, #1
    84f8:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    84fa:	2b08      	cmp	r3, #8
    84fc:	d003      	beq.n	8506 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    84fe:	4a18      	ldr	r2, [pc, #96]	; (8560 <ucSPI_Continue_Read+0x120>)
    8500:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    8502:	2000      	movs	r0, #0
    8504:	e010      	b.n	8528 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    8506:	2200      	movs	r2, #0
    8508:	4b15      	ldr	r3, [pc, #84]	; (8560 <ucSPI_Continue_Read+0x120>)
    850a:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    850c:	4a15      	ldr	r2, [pc, #84]	; (8564 <ucSPI_Continue_Read+0x124>)
    850e:	7813      	ldrb	r3, [r2, #0]
    8510:	2101      	movs	r1, #1
    8512:	438b      	bics	r3, r1
    8514:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    8516:	2000      	movs	r0, #0
    8518:	e006      	b.n	8528 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    851a:	4b0f      	ldr	r3, [pc, #60]	; (8558 <ucSPI_Continue_Read+0x118>)
    851c:	4798      	blx	r3
    851e:	3d01      	subs	r5, #1
    8520:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    8522:	2d00      	cmp	r5, #0
    8524:	d19f      	bne.n	8466 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    8526:	2001      	movs	r0, #1
    8528:	bc3c      	pop	{r2, r3, r4, r5}
    852a:	4690      	mov	r8, r2
    852c:	4699      	mov	r9, r3
    852e:	46a2      	mov	sl, r4
    8530:	46ab      	mov	fp, r5
    8532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8534:	000081f9 	.word	0x000081f9
    8538:	20000258 	.word	0x20000258
    853c:	00008241 	.word	0x00008241
    8540:	0000804d 	.word	0x0000804d
    8544:	41000080 	.word	0x41000080
    8548:	0000270f 	.word	0x0000270f
    854c:	000085a9 	.word	0x000085a9
    8550:	20000e9e 	.word	0x20000e9e
    8554:	00008065 	.word	0x00008065
    8558:	0000807d 	.word	0x0000807d
    855c:	00008215 	.word	0x00008215
    8560:	2000025d 	.word	0x2000025d
    8564:	20000fc0 	.word	0x20000fc0

00008568 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    8568:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    856a:	2000      	movs	r0, #0
    856c:	4b08      	ldr	r3, [pc, #32]	; (8590 <delay_init+0x28>)
    856e:	4798      	blx	r3
    8570:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    8572:	4c08      	ldr	r4, [pc, #32]	; (8594 <delay_init+0x2c>)
    8574:	21fa      	movs	r1, #250	; 0xfa
    8576:	0089      	lsls	r1, r1, #2
    8578:	47a0      	blx	r4
    857a:	4b07      	ldr	r3, [pc, #28]	; (8598 <delay_init+0x30>)
    857c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    857e:	4907      	ldr	r1, [pc, #28]	; (859c <delay_init+0x34>)
    8580:	0028      	movs	r0, r5
    8582:	47a0      	blx	r4
    8584:	4b06      	ldr	r3, [pc, #24]	; (85a0 <delay_init+0x38>)
    8586:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    8588:	2205      	movs	r2, #5
    858a:	4b06      	ldr	r3, [pc, #24]	; (85a4 <delay_init+0x3c>)
    858c:	601a      	str	r2, [r3, #0]
}
    858e:	bd70      	pop	{r4, r5, r6, pc}
    8590:	0000a2e5 	.word	0x0000a2e5
    8594:	0000a745 	.word	0x0000a745
    8598:	20000004 	.word	0x20000004
    859c:	000f4240 	.word	0x000f4240
    85a0:	20000000 	.word	0x20000000
    85a4:	e000e010 	.word	0xe000e010

000085a8 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    85a8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    85aa:	4b08      	ldr	r3, [pc, #32]	; (85cc <delay_cycles_us+0x24>)
    85ac:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    85ae:	4a08      	ldr	r2, [pc, #32]	; (85d0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    85b0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    85b2:	2180      	movs	r1, #128	; 0x80
    85b4:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    85b6:	e006      	b.n	85c6 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    85b8:	2c00      	cmp	r4, #0
    85ba:	d004      	beq.n	85c6 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    85bc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    85be:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    85c0:	6813      	ldr	r3, [r2, #0]
    85c2:	420b      	tst	r3, r1
    85c4:	d0fc      	beq.n	85c0 <delay_cycles_us+0x18>
    85c6:	3801      	subs	r0, #1
    85c8:	d2f6      	bcs.n	85b8 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    85ca:	bd30      	pop	{r4, r5, pc}
    85cc:	20000000 	.word	0x20000000
    85d0:	e000e010 	.word	0xe000e010

000085d4 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    85d4:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    85d6:	4b08      	ldr	r3, [pc, #32]	; (85f8 <delay_cycles_ms+0x24>)
    85d8:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    85da:	4a08      	ldr	r2, [pc, #32]	; (85fc <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    85dc:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    85de:	2180      	movs	r1, #128	; 0x80
    85e0:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    85e2:	e006      	b.n	85f2 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    85e4:	2c00      	cmp	r4, #0
    85e6:	d004      	beq.n	85f2 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    85e8:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    85ea:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    85ec:	6813      	ldr	r3, [r2, #0]
    85ee:	420b      	tst	r3, r1
    85f0:	d0fc      	beq.n	85ec <delay_cycles_ms+0x18>
    85f2:	3801      	subs	r0, #1
    85f4:	d2f6      	bcs.n	85e4 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    85f6:	bd30      	pop	{r4, r5, pc}
    85f8:	20000004 	.word	0x20000004
    85fc:	e000e010 	.word	0xe000e010

00008600 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    8600:	b510      	push	{r4, lr}
    8602:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    8604:	466a      	mov	r2, sp
    8606:	4b08      	ldr	r3, [pc, #32]	; (8628 <_adc_get_inst_index+0x28>)
    8608:	cb12      	ldmia	r3!, {r1, r4}
    860a:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    860c:	9b00      	ldr	r3, [sp, #0]
    860e:	4298      	cmp	r0, r3
    8610:	d005      	beq.n	861e <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    8612:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    8614:	9a01      	ldr	r2, [sp, #4]
    8616:	4282      	cmp	r2, r0
    8618:	d103      	bne.n	8622 <_adc_get_inst_index+0x22>
    861a:	3301      	adds	r3, #1
    861c:	e000      	b.n	8620 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    861e:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    8620:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    8622:	0018      	movs	r0, r3
    8624:	b002      	add	sp, #8
    8626:	bd10      	pop	{r4, pc}
    8628:	0000af38 	.word	0x0000af38

0000862c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    862c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    862e:	2300      	movs	r3, #0
    8630:	2200      	movs	r2, #0
    8632:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    8634:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    8636:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    8638:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    863a:	2100      	movs	r1, #0
    863c:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    863e:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    8640:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    8642:	2401      	movs	r4, #1
    8644:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    8646:	24c0      	movs	r4, #192	; 0xc0
    8648:	0164      	lsls	r4, r4, #5
    864a:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    864c:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    864e:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    8650:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    8652:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    8654:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    8656:	242a      	movs	r4, #42	; 0x2a
    8658:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    865a:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    865c:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    865e:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    8660:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    8662:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    8664:	3c06      	subs	r4, #6
    8666:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    8668:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    866a:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    866c:	7541      	strb	r1, [r0, #21]
}
    866e:	bd10      	pop	{r4, pc}

00008670 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    8670:	b5f0      	push	{r4, r5, r6, r7, lr}
    8672:	465f      	mov	r7, fp
    8674:	4656      	mov	r6, sl
    8676:	464d      	mov	r5, r9
    8678:	4644      	mov	r4, r8
    867a:	b4f0      	push	{r4, r5, r6, r7}
    867c:	b09d      	sub	sp, #116	; 0x74
    867e:	0005      	movs	r5, r0
    8680:	000e      	movs	r6, r1
    8682:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    8684:	0008      	movs	r0, r1
    8686:	4bc6      	ldr	r3, [pc, #792]	; (89a0 <adc_init+0x330>)
    8688:	4798      	blx	r3
    868a:	0004      	movs	r4, r0
    868c:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    868e:	602e      	str	r6, [r5, #0]
    8690:	4ac4      	ldr	r2, [pc, #784]	; (89a4 <adc_init+0x334>)
    8692:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    8694:	0080      	lsls	r0, r0, #2
    8696:	4bc4      	ldr	r3, [pc, #784]	; (89a8 <adc_init+0x338>)
    8698:	58c3      	ldr	r3, [r0, r3]
    869a:	430b      	orrs	r3, r1
    869c:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    869e:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    86a0:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    86a2:	07db      	lsls	r3, r3, #31
    86a4:	d500      	bpl.n	86a8 <adc_init+0x38>
    86a6:	e235      	b.n	8b14 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    86a8:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    86aa:	8c13      	ldrh	r3, [r2, #32]
    86ac:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    86ae:	2b00      	cmp	r3, #0
    86b0:	d1fb      	bne.n	86aa <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    86b2:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    86b4:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    86b6:	079b      	lsls	r3, r3, #30
    86b8:	d500      	bpl.n	86bc <adc_init+0x4c>
    86ba:	e22b      	b.n	8b14 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    86bc:	787b      	ldrb	r3, [r7, #1]
    86be:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    86c0:	2b00      	cmp	r3, #0
    86c2:	d104      	bne.n	86ce <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    86c4:	4ab9      	ldr	r2, [pc, #740]	; (89ac <adc_init+0x33c>)
    86c6:	69d1      	ldr	r1, [r2, #28]
    86c8:	3304      	adds	r3, #4
    86ca:	430b      	orrs	r3, r1
    86cc:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    86ce:	682b      	ldr	r3, [r5, #0]
    86d0:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    86d2:	783b      	ldrb	r3, [r7, #0]
    86d4:	aa02      	add	r2, sp, #8
    86d6:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    86d8:	4bb5      	ldr	r3, [pc, #724]	; (89b0 <adc_init+0x340>)
    86da:	5d1e      	ldrb	r6, [r3, r4]
    86dc:	0011      	movs	r1, r2
    86de:	0030      	movs	r0, r6
    86e0:	4bb4      	ldr	r3, [pc, #720]	; (89b4 <adc_init+0x344>)
    86e2:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    86e4:	0030      	movs	r0, r6
    86e6:	4bb4      	ldr	r3, [pc, #720]	; (89b8 <adc_init+0x348>)
    86e8:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    86ea:	793b      	ldrb	r3, [r7, #4]
    86ec:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    86ee:	ae04      	add	r6, sp, #16
    86f0:	4bb2      	ldr	r3, [pc, #712]	; (89bc <adc_init+0x34c>)
    86f2:	469c      	mov	ip, r3
    86f4:	001a      	movs	r2, r3
    86f6:	3208      	adds	r2, #8
    86f8:	0031      	movs	r1, r6
    86fa:	ca49      	ldmia	r2!, {r0, r3, r6}
    86fc:	c149      	stmia	r1!, {r0, r3, r6}
    86fe:	ca49      	ldmia	r2!, {r0, r3, r6}
    8700:	c149      	stmia	r1!, {r0, r3, r6}
    8702:	ca49      	ldmia	r2!, {r0, r3, r6}
    8704:	c149      	stmia	r1!, {r0, r3, r6}
    8706:	ca49      	ldmia	r2!, {r0, r3, r6}
    8708:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    870a:	a910      	add	r1, sp, #64	; 0x40
    870c:	4663      	mov	r3, ip
    870e:	3338      	adds	r3, #56	; 0x38
    8710:	000a      	movs	r2, r1
    8712:	cb43      	ldmia	r3!, {r0, r1, r6}
    8714:	c243      	stmia	r2!, {r0, r1, r6}
    8716:	cb43      	ldmia	r3!, {r0, r1, r6}
    8718:	c243      	stmia	r2!, {r0, r1, r6}
    871a:	cb43      	ldmia	r3!, {r0, r1, r6}
    871c:	c243      	stmia	r2!, {r0, r1, r6}
    871e:	cb43      	ldmia	r3!, {r0, r1, r6}
    8720:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    8722:	9b00      	ldr	r3, [sp, #0]
    8724:	2b00      	cmp	r3, #0
    8726:	d003      	beq.n	8730 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    8728:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    872a:	2b01      	cmp	r3, #1
    872c:	d003      	beq.n	8736 <adc_init+0xc6>
    872e:	e001      	b.n	8734 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    8730:	a904      	add	r1, sp, #16
    8732:	e000      	b.n	8736 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    8734:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    8736:	00a3      	lsls	r3, r4, #2
    8738:	4aa1      	ldr	r2, [pc, #644]	; (89c0 <adc_init+0x350>)
    873a:	589b      	ldr	r3, [r3, r2]
    873c:	4699      	mov	r9, r3
    873e:	4598      	cmp	r8, r3
    8740:	d80c      	bhi.n	875c <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    8742:	4643      	mov	r3, r8
    8744:	0098      	lsls	r0, r3, #2
    8746:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8748:	a903      	add	r1, sp, #12
    874a:	2300      	movs	r3, #0
    874c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    874e:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    8750:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    8752:	3301      	adds	r3, #1
    8754:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8756:	b2c0      	uxtb	r0, r0
    8758:	4b9a      	ldr	r3, [pc, #616]	; (89c4 <adc_init+0x354>)
    875a:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    875c:	88fb      	ldrh	r3, [r7, #6]
    875e:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    8760:	ae04      	add	r6, sp, #16
    8762:	4b96      	ldr	r3, [pc, #600]	; (89bc <adc_init+0x34c>)
    8764:	469c      	mov	ip, r3
    8766:	001a      	movs	r2, r3
    8768:	3208      	adds	r2, #8
    876a:	0031      	movs	r1, r6
    876c:	ca49      	ldmia	r2!, {r0, r3, r6}
    876e:	c149      	stmia	r1!, {r0, r3, r6}
    8770:	ca49      	ldmia	r2!, {r0, r3, r6}
    8772:	c149      	stmia	r1!, {r0, r3, r6}
    8774:	ca49      	ldmia	r2!, {r0, r3, r6}
    8776:	c149      	stmia	r1!, {r0, r3, r6}
    8778:	ca49      	ldmia	r2!, {r0, r3, r6}
    877a:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    877c:	a910      	add	r1, sp, #64	; 0x40
    877e:	4663      	mov	r3, ip
    8780:	3338      	adds	r3, #56	; 0x38
    8782:	000a      	movs	r2, r1
    8784:	cb43      	ldmia	r3!, {r0, r1, r6}
    8786:	c243      	stmia	r2!, {r0, r1, r6}
    8788:	cb43      	ldmia	r3!, {r0, r1, r6}
    878a:	c243      	stmia	r2!, {r0, r1, r6}
    878c:	cb43      	ldmia	r3!, {r0, r1, r6}
    878e:	c243      	stmia	r2!, {r0, r1, r6}
    8790:	cb43      	ldmia	r3!, {r0, r1, r6}
    8792:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    8794:	9a00      	ldr	r2, [sp, #0]
    8796:	2a00      	cmp	r2, #0
    8798:	d003      	beq.n	87a2 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    879a:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    879c:	2a01      	cmp	r2, #1
    879e:	d003      	beq.n	87a8 <adc_init+0x138>
    87a0:	e001      	b.n	87a6 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    87a2:	ab04      	add	r3, sp, #16
    87a4:	e000      	b.n	87a8 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    87a6:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    87a8:	45c8      	cmp	r8, r9
    87aa:	d900      	bls.n	87ae <adc_init+0x13e>
    87ac:	e1ac      	b.n	8b08 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    87ae:	4642      	mov	r2, r8
    87b0:	0090      	lsls	r0, r2, #2
    87b2:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    87b4:	a903      	add	r1, sp, #12
    87b6:	2300      	movs	r3, #0
    87b8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    87ba:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    87bc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    87be:	3301      	adds	r3, #1
    87c0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    87c2:	b2c0      	uxtb	r0, r0
    87c4:	4b7f      	ldr	r3, [pc, #508]	; (89c4 <adc_init+0x354>)
    87c6:	4798      	blx	r3
    87c8:	e19e      	b.n	8b08 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    87ca:	465b      	mov	r3, fp
    87cc:	4642      	mov	r2, r8
    87ce:	4093      	lsls	r3, r2
    87d0:	693a      	ldr	r2, [r7, #16]
    87d2:	421a      	tst	r2, r3
    87d4:	d030      	beq.n	8838 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    87d6:	a804      	add	r0, sp, #16
    87d8:	4b78      	ldr	r3, [pc, #480]	; (89bc <adc_init+0x34c>)
    87da:	3308      	adds	r3, #8
    87dc:	0002      	movs	r2, r0
    87de:	cb43      	ldmia	r3!, {r0, r1, r6}
    87e0:	c243      	stmia	r2!, {r0, r1, r6}
    87e2:	cb43      	ldmia	r3!, {r0, r1, r6}
    87e4:	c243      	stmia	r2!, {r0, r1, r6}
    87e6:	cb43      	ldmia	r3!, {r0, r1, r6}
    87e8:	c243      	stmia	r2!, {r0, r1, r6}
    87ea:	cb43      	ldmia	r3!, {r0, r1, r6}
    87ec:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    87ee:	a810      	add	r0, sp, #64	; 0x40
    87f0:	4b72      	ldr	r3, [pc, #456]	; (89bc <adc_init+0x34c>)
    87f2:	3338      	adds	r3, #56	; 0x38
    87f4:	0002      	movs	r2, r0
    87f6:	cb43      	ldmia	r3!, {r0, r1, r6}
    87f8:	c243      	stmia	r2!, {r0, r1, r6}
    87fa:	cb43      	ldmia	r3!, {r0, r1, r6}
    87fc:	c243      	stmia	r2!, {r0, r1, r6}
    87fe:	cb43      	ldmia	r3!, {r0, r1, r6}
    8800:	c243      	stmia	r2!, {r0, r1, r6}
    8802:	cb43      	ldmia	r3!, {r0, r1, r6}
    8804:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    8806:	9a00      	ldr	r2, [sp, #0]
    8808:	2a00      	cmp	r2, #0
    880a:	d003      	beq.n	8814 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    880c:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    880e:	2a01      	cmp	r2, #1
    8810:	d003      	beq.n	881a <adc_init+0x1aa>
    8812:	e001      	b.n	8818 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    8814:	ab04      	add	r3, sp, #16
    8816:	e000      	b.n	881a <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    8818:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    881a:	9a01      	ldr	r2, [sp, #4]
    881c:	454a      	cmp	r2, r9
    881e:	d80b      	bhi.n	8838 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    8820:	0091      	lsls	r1, r2, #2
    8822:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8824:	a903      	add	r1, sp, #12
    8826:	2300      	movs	r3, #0
    8828:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    882a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    882c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    882e:	465b      	mov	r3, fp
    8830:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8832:	b2c0      	uxtb	r0, r0
    8834:	4b63      	ldr	r3, [pc, #396]	; (89c4 <adc_init+0x354>)
    8836:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    8838:	4646      	mov	r6, r8
    883a:	3601      	adds	r6, #1
    883c:	b2f3      	uxtb	r3, r6
    883e:	4698      	mov	r8, r3
    8840:	9301      	str	r3, [sp, #4]
    8842:	454b      	cmp	r3, r9
    8844:	d9c1      	bls.n	87ca <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    8846:	7b7b      	ldrb	r3, [r7, #13]
    8848:	019a      	lsls	r2, r3, #6
    884a:	7bbb      	ldrb	r3, [r7, #14]
    884c:	01db      	lsls	r3, r3, #7
    884e:	4313      	orrs	r3, r2
    8850:	b2db      	uxtb	r3, r3
    8852:	4652      	mov	r2, sl
    8854:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    8856:	7d3b      	ldrb	r3, [r7, #20]
    8858:	01db      	lsls	r3, r3, #7
    885a:	787a      	ldrb	r2, [r7, #1]
    885c:	4313      	orrs	r3, r2
    885e:	b2db      	uxtb	r3, r3
    8860:	4652      	mov	r2, sl
    8862:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    8864:	78fb      	ldrb	r3, [r7, #3]
    8866:	2b34      	cmp	r3, #52	; 0x34
    8868:	d900      	bls.n	886c <adc_init+0x1fc>
    886a:	e14b      	b.n	8b04 <adc_init+0x494>
    886c:	009b      	lsls	r3, r3, #2
    886e:	4a56      	ldr	r2, [pc, #344]	; (89c8 <adc_init+0x358>)
    8870:	58d3      	ldr	r3, [r2, r3]
    8872:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    8874:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8876:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    8878:	2202      	movs	r2, #2
    887a:	e01a      	b.n	88b2 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    887c:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    887e:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8880:	2110      	movs	r1, #16
    8882:	e016      	b.n	88b2 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    8884:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8886:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    8888:	2201      	movs	r2, #1
    888a:	e012      	b.n	88b2 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    888c:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    888e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    8890:	2200      	movs	r2, #0
    8892:	e00e      	b.n	88b2 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    8894:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    8896:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8898:	2200      	movs	r2, #0
    889a:	e00a      	b.n	88b2 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    889c:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    889e:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    88a0:	2200      	movs	r2, #0
    88a2:	e006      	b.n	88b2 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    88a4:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    88a6:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    88a8:	2200      	movs	r2, #0
    88aa:	e002      	b.n	88b2 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    88ac:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    88ae:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    88b0:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    88b2:	0112      	lsls	r2, r2, #4
    88b4:	2370      	movs	r3, #112	; 0x70
    88b6:	4013      	ands	r3, r2
    88b8:	4303      	orrs	r3, r0
    88ba:	4652      	mov	r2, sl
    88bc:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    88be:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    88c0:	8c13      	ldrh	r3, [r2, #32]
    88c2:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    88c4:	2b00      	cmp	r3, #0
    88c6:	d1fb      	bne.n	88c0 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    88c8:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    88ca:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    88cc:	2b3f      	cmp	r3, #63	; 0x3f
    88ce:	d900      	bls.n	88d2 <adc_init+0x262>
    88d0:	e120      	b.n	8b14 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    88d2:	7bfa      	ldrb	r2, [r7, #15]
    88d4:	01d2      	lsls	r2, r2, #7
    88d6:	4313      	orrs	r3, r2
    88d8:	b2db      	uxtb	r3, r3
    88da:	4652      	mov	r2, sl
    88dc:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    88de:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    88e0:	8c13      	ldrh	r3, [r2, #32]
    88e2:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    88e4:	2b00      	cmp	r3, #0
    88e6:	d1fb      	bne.n	88e0 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    88e8:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    88ea:	4652      	mov	r2, sl
    88ec:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    88ee:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    88f0:	5cfa      	ldrb	r2, [r7, r3]
    88f2:	00d2      	lsls	r2, r2, #3
    88f4:	7b3b      	ldrb	r3, [r7, #12]
    88f6:	009b      	lsls	r3, r3, #2
    88f8:	4313      	orrs	r3, r2
    88fa:	7afa      	ldrb	r2, [r7, #11]
    88fc:	431a      	orrs	r2, r3
    88fe:	7abb      	ldrb	r3, [r7, #10]
    8900:	005b      	lsls	r3, r3, #1
    8902:	4313      	orrs	r3, r2
    8904:	430b      	orrs	r3, r1
    8906:	4652      	mov	r2, sl
    8908:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    890a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    890c:	8c13      	ldrh	r3, [r2, #32]
    890e:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    8910:	2b00      	cmp	r3, #0
    8912:	d1fb      	bne.n	890c <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    8914:	8b3b      	ldrh	r3, [r7, #24]
    8916:	2b00      	cmp	r3, #0
    8918:	d100      	bne.n	891c <adc_init+0x2ac>
    891a:	e091      	b.n	8a40 <adc_init+0x3d0>
		switch (resolution) {
    891c:	2910      	cmp	r1, #16
    891e:	d075      	beq.n	8a0c <adc_init+0x39c>
    8920:	d802      	bhi.n	8928 <adc_init+0x2b8>
    8922:	2900      	cmp	r1, #0
    8924:	d054      	beq.n	89d0 <adc_init+0x360>
    8926:	e08b      	b.n	8a40 <adc_init+0x3d0>
    8928:	2920      	cmp	r1, #32
    892a:	d01a      	beq.n	8962 <adc_init+0x2f2>
    892c:	2930      	cmp	r1, #48	; 0x30
    892e:	d000      	beq.n	8932 <adc_init+0x2c2>
    8930:	e086      	b.n	8a40 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    8932:	7afa      	ldrb	r2, [r7, #11]
    8934:	2a00      	cmp	r2, #0
    8936:	d00a      	beq.n	894e <adc_init+0x2de>
    8938:	69fa      	ldr	r2, [r7, #28]
    893a:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    893c:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    893e:	2aff      	cmp	r2, #255	; 0xff
    8940:	d900      	bls.n	8944 <adc_init+0x2d4>
    8942:	e0e7      	b.n	8b14 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    8944:	6a3a      	ldr	r2, [r7, #32]
    8946:	3280      	adds	r2, #128	; 0x80
    8948:	2aff      	cmp	r2, #255	; 0xff
    894a:	d900      	bls.n	894e <adc_init+0x2de>
    894c:	e0e2      	b.n	8b14 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    894e:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    8950:	69fa      	ldr	r2, [r7, #28]
    8952:	2aff      	cmp	r2, #255	; 0xff
    8954:	dd00      	ble.n	8958 <adc_init+0x2e8>
    8956:	e0dd      	b.n	8b14 <adc_init+0x4a4>
    8958:	6a3a      	ldr	r2, [r7, #32]
    895a:	2aff      	cmp	r2, #255	; 0xff
    895c:	dd00      	ble.n	8960 <adc_init+0x2f0>
    895e:	e0d9      	b.n	8b14 <adc_init+0x4a4>
    8960:	e06e      	b.n	8a40 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    8962:	7afa      	ldrb	r2, [r7, #11]
    8964:	2a00      	cmp	r2, #0
    8966:	d00f      	beq.n	8988 <adc_init+0x318>
    8968:	69fa      	ldr	r2, [r7, #28]
    896a:	2180      	movs	r1, #128	; 0x80
    896c:	0089      	lsls	r1, r1, #2
    896e:	468c      	mov	ip, r1
    8970:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8972:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    8974:	4915      	ldr	r1, [pc, #84]	; (89cc <adc_init+0x35c>)
    8976:	428a      	cmp	r2, r1
    8978:	d900      	bls.n	897c <adc_init+0x30c>
    897a:	e0cb      	b.n	8b14 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    897c:	6a3a      	ldr	r2, [r7, #32]
    897e:	4462      	add	r2, ip
    8980:	4912      	ldr	r1, [pc, #72]	; (89cc <adc_init+0x35c>)
    8982:	428a      	cmp	r2, r1
    8984:	d900      	bls.n	8988 <adc_init+0x318>
    8986:	e0c5      	b.n	8b14 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8988:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    898a:	4a10      	ldr	r2, [pc, #64]	; (89cc <adc_init+0x35c>)
    898c:	69f9      	ldr	r1, [r7, #28]
    898e:	4291      	cmp	r1, r2
    8990:	dd00      	ble.n	8994 <adc_init+0x324>
    8992:	e0bf      	b.n	8b14 <adc_init+0x4a4>
    8994:	6a39      	ldr	r1, [r7, #32]
    8996:	4291      	cmp	r1, r2
    8998:	dd00      	ble.n	899c <adc_init+0x32c>
    899a:	e0bb      	b.n	8b14 <adc_init+0x4a4>
    899c:	e050      	b.n	8a40 <adc_init+0x3d0>
    899e:	46c0      	nop			; (mov r8, r8)
    89a0:	00008601 	.word	0x00008601
    89a4:	40000800 	.word	0x40000800
    89a8:	0000afa4 	.word	0x0000afa4
    89ac:	40001800 	.word	0x40001800
    89b0:	0000afb0 	.word	0x0000afb0
    89b4:	0000a3c1 	.word	0x0000a3c1
    89b8:	0000a351 	.word	0x0000a351
    89bc:	0000af38 	.word	0x0000af38
    89c0:	0000afb4 	.word	0x0000afb4
    89c4:	0000a4bd 	.word	0x0000a4bd
    89c8:	0000ae64 	.word	0x0000ae64
    89cc:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    89d0:	7afa      	ldrb	r2, [r7, #11]
    89d2:	2a00      	cmp	r2, #0
    89d4:	d00f      	beq.n	89f6 <adc_init+0x386>
    89d6:	69fa      	ldr	r2, [r7, #28]
    89d8:	2180      	movs	r1, #128	; 0x80
    89da:	0109      	lsls	r1, r1, #4
    89dc:	468c      	mov	ip, r1
    89de:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    89e0:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    89e2:	4950      	ldr	r1, [pc, #320]	; (8b24 <adc_init+0x4b4>)
    89e4:	428a      	cmp	r2, r1
    89e6:	d900      	bls.n	89ea <adc_init+0x37a>
    89e8:	e094      	b.n	8b14 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    89ea:	6a3a      	ldr	r2, [r7, #32]
    89ec:	4462      	add	r2, ip
    89ee:	494d      	ldr	r1, [pc, #308]	; (8b24 <adc_init+0x4b4>)
    89f0:	428a      	cmp	r2, r1
    89f2:	d900      	bls.n	89f6 <adc_init+0x386>
    89f4:	e08e      	b.n	8b14 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    89f6:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    89f8:	4a4a      	ldr	r2, [pc, #296]	; (8b24 <adc_init+0x4b4>)
    89fa:	69f9      	ldr	r1, [r7, #28]
    89fc:	4291      	cmp	r1, r2
    89fe:	dd00      	ble.n	8a02 <adc_init+0x392>
    8a00:	e088      	b.n	8b14 <adc_init+0x4a4>
    8a02:	6a39      	ldr	r1, [r7, #32]
    8a04:	4291      	cmp	r1, r2
    8a06:	dd00      	ble.n	8a0a <adc_init+0x39a>
    8a08:	e084      	b.n	8b14 <adc_init+0x4a4>
    8a0a:	e019      	b.n	8a40 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    8a0c:	7afa      	ldrb	r2, [r7, #11]
    8a0e:	2a00      	cmp	r2, #0
    8a10:	d00e      	beq.n	8a30 <adc_init+0x3c0>
    8a12:	69fa      	ldr	r2, [r7, #28]
    8a14:	2180      	movs	r1, #128	; 0x80
    8a16:	0209      	lsls	r1, r1, #8
    8a18:	468c      	mov	ip, r1
    8a1a:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8a1c:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    8a1e:	4942      	ldr	r1, [pc, #264]	; (8b28 <adc_init+0x4b8>)
    8a20:	428a      	cmp	r2, r1
    8a22:	d900      	bls.n	8a26 <adc_init+0x3b6>
    8a24:	e076      	b.n	8b14 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    8a26:	6a3a      	ldr	r2, [r7, #32]
    8a28:	4462      	add	r2, ip
    8a2a:	493f      	ldr	r1, [pc, #252]	; (8b28 <adc_init+0x4b8>)
    8a2c:	428a      	cmp	r2, r1
    8a2e:	d871      	bhi.n	8b14 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8a30:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    8a32:	4a3d      	ldr	r2, [pc, #244]	; (8b28 <adc_init+0x4b8>)
    8a34:	69f9      	ldr	r1, [r7, #28]
    8a36:	4291      	cmp	r1, r2
    8a38:	dc6c      	bgt.n	8b14 <adc_init+0x4a4>
    8a3a:	6a39      	ldr	r1, [r7, #32]
    8a3c:	4291      	cmp	r1, r2
    8a3e:	dc69      	bgt.n	8b14 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    8a40:	4652      	mov	r2, sl
    8a42:	8952      	ldrh	r2, [r2, #10]
    8a44:	4313      	orrs	r3, r2
    8a46:	4652      	mov	r2, sl
    8a48:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8a4a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8a4c:	8c13      	ldrh	r3, [r2, #32]
    8a4e:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    8a50:	2b00      	cmp	r3, #0
    8a52:	d1fb      	bne.n	8a4c <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    8a54:	8bbb      	ldrh	r3, [r7, #28]
    8a56:	4652      	mov	r2, sl
    8a58:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8a5a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8a5c:	8c13      	ldrh	r3, [r2, #32]
    8a5e:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    8a60:	2b00      	cmp	r3, #0
    8a62:	d1fb      	bne.n	8a5c <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    8a64:	8c3b      	ldrh	r3, [r7, #32]
    8a66:	4652      	mov	r2, sl
    8a68:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8a6a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8a6c:	8c13      	ldrh	r3, [r2, #32]
    8a6e:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    8a70:	2b00      	cmp	r3, #0
    8a72:	d1fb      	bne.n	8a6c <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    8a74:	793a      	ldrb	r2, [r7, #4]
    8a76:	88fb      	ldrh	r3, [r7, #6]
    8a78:	4313      	orrs	r3, r2
    8a7a:	4652      	mov	r2, sl
    8a7c:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8a7e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8a80:	8c13      	ldrh	r3, [r2, #32]
    8a82:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    8a84:	2b00      	cmp	r3, #0
    8a86:	d1fb      	bne.n	8a80 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    8a88:	332a      	adds	r3, #42	; 0x2a
    8a8a:	5cfb      	ldrb	r3, [r7, r3]
    8a8c:	4652      	mov	r2, sl
    8a8e:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    8a90:	2307      	movs	r3, #7
    8a92:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    8a94:	331d      	adds	r3, #29
    8a96:	5cfb      	ldrb	r3, [r7, r3]
    8a98:	2b00      	cmp	r3, #0
    8a9a:	d01b      	beq.n	8ad4 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    8a9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    8a9e:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    8aa0:	4a20      	ldr	r2, [pc, #128]	; (8b24 <adc_init+0x4b4>)
    8aa2:	4293      	cmp	r3, r2
    8aa4:	d836      	bhi.n	8b14 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    8aa6:	4652      	mov	r2, sl
    8aa8:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8aaa:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8aac:	8c13      	ldrh	r3, [r2, #32]
    8aae:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    8ab0:	2b00      	cmp	r3, #0
    8ab2:	d1fb      	bne.n	8aac <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    8ab4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    8ab6:	2380      	movs	r3, #128	; 0x80
    8ab8:	011b      	lsls	r3, r3, #4
    8aba:	18d3      	adds	r3, r2, r3
    8abc:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    8abe:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    8ac0:	4918      	ldr	r1, [pc, #96]	; (8b24 <adc_init+0x4b4>)
    8ac2:	428b      	cmp	r3, r1
    8ac4:	d826      	bhi.n	8b14 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    8ac6:	4653      	mov	r3, sl
    8ac8:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8aca:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8acc:	8c13      	ldrh	r3, [r2, #32]
    8ace:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    8ad0:	2b00      	cmp	r3, #0
    8ad2:	d1fb      	bne.n	8acc <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    8ad4:	00a2      	lsls	r2, r4, #2
    8ad6:	4b15      	ldr	r3, [pc, #84]	; (8b2c <adc_init+0x4bc>)
    8ad8:	58d3      	ldr	r3, [r2, r3]
    8ada:	4915      	ldr	r1, [pc, #84]	; (8b30 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    8adc:	5d09      	ldrb	r1, [r1, r4]
    8ade:	681b      	ldr	r3, [r3, #0]
    8ae0:	40cb      	lsrs	r3, r1
    8ae2:	021b      	lsls	r3, r3, #8
    8ae4:	21e0      	movs	r1, #224	; 0xe0
    8ae6:	00c9      	lsls	r1, r1, #3
    8ae8:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    8aea:	4b12      	ldr	r3, [pc, #72]	; (8b34 <adc_init+0x4c4>)
    8aec:	58d3      	ldr	r3, [r2, r3]
    8aee:	4a12      	ldr	r2, [pc, #72]	; (8b38 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    8af0:	5d12      	ldrb	r2, [r2, r4]
    8af2:	681b      	ldr	r3, [r3, #0]
    8af4:	40d3      	lsrs	r3, r2
    8af6:	2207      	movs	r2, #7
    8af8:	4013      	ands	r3, r2
    8afa:	430b      	orrs	r3, r1
    8afc:	4652      	mov	r2, sl
    8afe:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    8b00:	2000      	movs	r0, #0
    8b02:	e007      	b.n	8b14 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    8b04:	2017      	movs	r0, #23
    8b06:	e005      	b.n	8b14 <adc_init+0x4a4>
    8b08:	2300      	movs	r3, #0
    8b0a:	9301      	str	r3, [sp, #4]
    8b0c:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    8b0e:	3301      	adds	r3, #1
    8b10:	469b      	mov	fp, r3
    8b12:	e65a      	b.n	87ca <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    8b14:	b01d      	add	sp, #116	; 0x74
    8b16:	bc3c      	pop	{r2, r3, r4, r5}
    8b18:	4690      	mov	r8, r2
    8b1a:	4699      	mov	r9, r3
    8b1c:	46a2      	mov	sl, r4
    8b1e:	46ab      	mov	fp, r5
    8b20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b22:	46c0      	nop			; (mov r8, r8)
    8b24:	00000fff 	.word	0x00000fff
    8b28:	0000ffff 	.word	0x0000ffff
    8b2c:	0000afc4 	.word	0x0000afc4
    8b30:	0000afa0 	.word	0x0000afa0
    8b34:	0000afbc 	.word	0x0000afbc
    8b38:	0000afac 	.word	0x0000afac

00008b3c <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    8b3c:	6803      	ldr	r3, [r0, #0]
    8b3e:	4a0a      	ldr	r2, [pc, #40]	; (8b68 <_can_enable_peripheral_clock+0x2c>)
    8b40:	4293      	cmp	r3, r2
    8b42:	d106      	bne.n	8b52 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    8b44:	4a09      	ldr	r2, [pc, #36]	; (8b6c <_can_enable_peripheral_clock+0x30>)
    8b46:	6913      	ldr	r3, [r2, #16]
    8b48:	2180      	movs	r1, #128	; 0x80
    8b4a:	0049      	lsls	r1, r1, #1
    8b4c:	430b      	orrs	r3, r1
    8b4e:	6113      	str	r3, [r2, #16]
    8b50:	e008      	b.n	8b64 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    8b52:	4a07      	ldr	r2, [pc, #28]	; (8b70 <_can_enable_peripheral_clock+0x34>)
    8b54:	4293      	cmp	r3, r2
    8b56:	d105      	bne.n	8b64 <_can_enable_peripheral_clock+0x28>
    8b58:	4a04      	ldr	r2, [pc, #16]	; (8b6c <_can_enable_peripheral_clock+0x30>)
    8b5a:	6913      	ldr	r3, [r2, #16]
    8b5c:	2180      	movs	r1, #128	; 0x80
    8b5e:	0089      	lsls	r1, r1, #2
    8b60:	430b      	orrs	r3, r1
    8b62:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    8b64:	4770      	bx	lr
    8b66:	46c0      	nop			; (mov r8, r8)
    8b68:	42001c00 	.word	0x42001c00
    8b6c:	40000800 	.word	0x40000800
    8b70:	42002000 	.word	0x42002000

00008b74 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    8b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b76:	000c      	movs	r4, r1
    8b78:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    8b7a:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    8b7c:	4ba6      	ldr	r3, [pc, #664]	; (8e18 <can_init+0x2a4>)
    8b7e:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    8b80:	4ba6      	ldr	r3, [pc, #664]	; (8e1c <can_init+0x2a8>)
    8b82:	2200      	movs	r2, #0
    8b84:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    8b86:	782a      	ldrb	r2, [r5, #0]
    8b88:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    8b8a:	4ba5      	ldr	r3, [pc, #660]	; (8e20 <can_init+0x2ac>)
    8b8c:	429c      	cmp	r4, r3
    8b8e:	d13c      	bne.n	8c0a <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    8b90:	49a2      	ldr	r1, [pc, #648]	; (8e1c <can_init+0x2a8>)
    8b92:	201a      	movs	r0, #26
    8b94:	4ba3      	ldr	r3, [pc, #652]	; (8e24 <can_init+0x2b0>)
    8b96:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    8b98:	201a      	movs	r0, #26
    8b9a:	4ba3      	ldr	r3, [pc, #652]	; (8e28 <can_init+0x2b4>)
    8b9c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8b9e:	4ba0      	ldr	r3, [pc, #640]	; (8e20 <can_init+0x2ac>)
    8ba0:	6999      	ldr	r1, [r3, #24]
    8ba2:	2202      	movs	r2, #2
    8ba4:	430a      	orrs	r2, r1
    8ba6:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    8ba8:	4aa0      	ldr	r2, [pc, #640]	; (8e2c <can_init+0x2b8>)
    8baa:	0412      	lsls	r2, r2, #16
    8bac:	0c12      	lsrs	r2, r2, #16
    8bae:	2780      	movs	r7, #128	; 0x80
    8bb0:	03bf      	lsls	r7, r7, #14
    8bb2:	433a      	orrs	r2, r7
    8bb4:	2184      	movs	r1, #132	; 0x84
    8bb6:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    8bb8:	489d      	ldr	r0, [pc, #628]	; (8e30 <can_init+0x2bc>)
    8bba:	0400      	lsls	r0, r0, #16
    8bbc:	0c00      	lsrs	r0, r0, #16
    8bbe:	2680      	movs	r6, #128	; 0x80
    8bc0:	0376      	lsls	r6, r6, #13
    8bc2:	4330      	orrs	r0, r6
    8bc4:	2288      	movs	r2, #136	; 0x88
    8bc6:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    8bc8:	499a      	ldr	r1, [pc, #616]	; (8e34 <can_init+0x2c0>)
    8bca:	0409      	lsls	r1, r1, #16
    8bcc:	0c09      	lsrs	r1, r1, #16
    8bce:	4339      	orrs	r1, r7
    8bd0:	3218      	adds	r2, #24
    8bd2:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    8bd4:	4a98      	ldr	r2, [pc, #608]	; (8e38 <can_init+0x2c4>)
    8bd6:	0412      	lsls	r2, r2, #16
    8bd8:	0c12      	lsrs	r2, r2, #16
    8bda:	4332      	orrs	r2, r6
    8bdc:	21b0      	movs	r1, #176	; 0xb0
    8bde:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    8be0:	4a96      	ldr	r2, [pc, #600]	; (8e3c <can_init+0x2c8>)
    8be2:	0412      	lsls	r2, r2, #16
    8be4:	0c12      	lsrs	r2, r2, #16
    8be6:	3904      	subs	r1, #4
    8be8:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    8bea:	4a95      	ldr	r2, [pc, #596]	; (8e40 <can_init+0x2cc>)
    8bec:	0412      	lsls	r2, r2, #16
    8bee:	0c12      	lsrs	r2, r2, #16
    8bf0:	4994      	ldr	r1, [pc, #592]	; (8e44 <can_init+0x2d0>)
    8bf2:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    8bf4:	21c0      	movs	r1, #192	; 0xc0
    8bf6:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    8bf8:	4a93      	ldr	r2, [pc, #588]	; (8e48 <can_init+0x2d4>)
    8bfa:	0412      	lsls	r2, r2, #16
    8bfc:	0c12      	lsrs	r2, r2, #16
    8bfe:	2180      	movs	r1, #128	; 0x80
    8c00:	0309      	lsls	r1, r1, #12
    8c02:	430a      	orrs	r2, r1
    8c04:	21f0      	movs	r1, #240	; 0xf0
    8c06:	505a      	str	r2, [r3, r1]
    8c08:	e03f      	b.n	8c8a <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    8c0a:	4b90      	ldr	r3, [pc, #576]	; (8e4c <can_init+0x2d8>)
    8c0c:	429c      	cmp	r4, r3
    8c0e:	d000      	beq.n	8c12 <can_init+0x9e>
    8c10:	e0fc      	b.n	8e0c <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    8c12:	4982      	ldr	r1, [pc, #520]	; (8e1c <can_init+0x2a8>)
    8c14:	201b      	movs	r0, #27
    8c16:	4b83      	ldr	r3, [pc, #524]	; (8e24 <can_init+0x2b0>)
    8c18:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    8c1a:	201b      	movs	r0, #27
    8c1c:	4b82      	ldr	r3, [pc, #520]	; (8e28 <can_init+0x2b4>)
    8c1e:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8c20:	4b8a      	ldr	r3, [pc, #552]	; (8e4c <can_init+0x2d8>)
    8c22:	6999      	ldr	r1, [r3, #24]
    8c24:	2202      	movs	r2, #2
    8c26:	430a      	orrs	r2, r1
    8c28:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    8c2a:	4a89      	ldr	r2, [pc, #548]	; (8e50 <can_init+0x2dc>)
    8c2c:	0412      	lsls	r2, r2, #16
    8c2e:	0c12      	lsrs	r2, r2, #16
    8c30:	2180      	movs	r1, #128	; 0x80
    8c32:	0389      	lsls	r1, r1, #14
    8c34:	430a      	orrs	r2, r1
    8c36:	2184      	movs	r1, #132	; 0x84
    8c38:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    8c3a:	4986      	ldr	r1, [pc, #536]	; (8e54 <can_init+0x2e0>)
    8c3c:	0409      	lsls	r1, r1, #16
    8c3e:	0c09      	lsrs	r1, r1, #16
    8c40:	2080      	movs	r0, #128	; 0x80
    8c42:	0340      	lsls	r0, r0, #13
    8c44:	4301      	orrs	r1, r0
    8c46:	2288      	movs	r2, #136	; 0x88
    8c48:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    8c4a:	4983      	ldr	r1, [pc, #524]	; (8e58 <can_init+0x2e4>)
    8c4c:	0409      	lsls	r1, r1, #16
    8c4e:	0c09      	lsrs	r1, r1, #16
    8c50:	4301      	orrs	r1, r0
    8c52:	3218      	adds	r2, #24
    8c54:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    8c56:	4a81      	ldr	r2, [pc, #516]	; (8e5c <can_init+0x2e8>)
    8c58:	0412      	lsls	r2, r2, #16
    8c5a:	0c12      	lsrs	r2, r2, #16
    8c5c:	4302      	orrs	r2, r0
    8c5e:	21b0      	movs	r1, #176	; 0xb0
    8c60:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    8c62:	4a7f      	ldr	r2, [pc, #508]	; (8e60 <can_init+0x2ec>)
    8c64:	0412      	lsls	r2, r2, #16
    8c66:	0c12      	lsrs	r2, r2, #16
    8c68:	3904      	subs	r1, #4
    8c6a:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    8c6c:	4a7d      	ldr	r2, [pc, #500]	; (8e64 <can_init+0x2f0>)
    8c6e:	0412      	lsls	r2, r2, #16
    8c70:	0c12      	lsrs	r2, r2, #16
    8c72:	4974      	ldr	r1, [pc, #464]	; (8e44 <can_init+0x2d0>)
    8c74:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    8c76:	21c0      	movs	r1, #192	; 0xc0
    8c78:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    8c7a:	4a7b      	ldr	r2, [pc, #492]	; (8e68 <can_init+0x2f4>)
    8c7c:	0412      	lsls	r2, r2, #16
    8c7e:	0c12      	lsrs	r2, r2, #16
    8c80:	2180      	movs	r1, #128	; 0x80
    8c82:	0309      	lsls	r1, r1, #12
    8c84:	430a      	orrs	r2, r1
    8c86:	21f0      	movs	r1, #240	; 0xf0
    8c88:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    8c8a:	2300      	movs	r3, #0
    8c8c:	22bc      	movs	r2, #188	; 0xbc
    8c8e:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    8c90:	320c      	adds	r2, #12
    8c92:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    8c94:	4b75      	ldr	r3, [pc, #468]	; (8e6c <can_init+0x2f8>)
    8c96:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    8c98:	4b75      	ldr	r3, [pc, #468]	; (8e70 <can_init+0x2fc>)
    8c9a:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    8c9c:	7bab      	ldrb	r3, [r5, #14]
    8c9e:	2b00      	cmp	r3, #0
    8ca0:	d004      	beq.n	8cac <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    8ca2:	68e3      	ldr	r3, [r4, #12]
    8ca4:	2280      	movs	r2, #128	; 0x80
    8ca6:	0412      	lsls	r2, r2, #16
    8ca8:	4313      	orrs	r3, r2
    8caa:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    8cac:	786b      	ldrb	r3, [r5, #1]
    8cae:	2b00      	cmp	r3, #0
    8cb0:	d003      	beq.n	8cba <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    8cb2:	68a2      	ldr	r2, [r4, #8]
    8cb4:	2340      	movs	r3, #64	; 0x40
    8cb6:	4313      	orrs	r3, r2
    8cb8:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    8cba:	6963      	ldr	r3, [r4, #20]
    8cbc:	78aa      	ldrb	r2, [r5, #2]
    8cbe:	4313      	orrs	r3, r2
    8cc0:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    8cc2:	78eb      	ldrb	r3, [r5, #3]
    8cc4:	2b00      	cmp	r3, #0
    8cc6:	d004      	beq.n	8cd2 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    8cc8:	69a3      	ldr	r3, [r4, #24]
    8cca:	2280      	movs	r2, #128	; 0x80
    8ccc:	01d2      	lsls	r2, r2, #7
    8cce:	4313      	orrs	r3, r2
    8cd0:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    8cd2:	792b      	ldrb	r3, [r5, #4]
    8cd4:	2b00      	cmp	r3, #0
    8cd6:	d004      	beq.n	8ce2 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    8cd8:	69a3      	ldr	r3, [r4, #24]
    8cda:	2280      	movs	r2, #128	; 0x80
    8cdc:	0192      	lsls	r2, r2, #6
    8cde:	4313      	orrs	r3, r2
    8ce0:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    8ce2:	796b      	ldrb	r3, [r5, #5]
    8ce4:	2b00      	cmp	r3, #0
    8ce6:	d004      	beq.n	8cf2 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    8ce8:	69a3      	ldr	r3, [r4, #24]
    8cea:	2280      	movs	r2, #128	; 0x80
    8cec:	0152      	lsls	r2, r2, #5
    8cee:	4313      	orrs	r3, r2
    8cf0:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    8cf2:	79ab      	ldrb	r3, [r5, #6]
    8cf4:	2b00      	cmp	r3, #0
    8cf6:	d103      	bne.n	8d00 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    8cf8:	69a2      	ldr	r2, [r4, #24]
    8cfa:	3340      	adds	r3, #64	; 0x40
    8cfc:	4313      	orrs	r3, r2
    8cfe:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    8d00:	79eb      	ldrb	r3, [r5, #7]
    8d02:	2b00      	cmp	r3, #0
    8d04:	d003      	beq.n	8d0e <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    8d06:	69a2      	ldr	r2, [r4, #24]
    8d08:	2310      	movs	r3, #16
    8d0a:	4313      	orrs	r3, r2
    8d0c:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    8d0e:	7a2b      	ldrb	r3, [r5, #8]
    8d10:	2b00      	cmp	r3, #0
    8d12:	d003      	beq.n	8d1c <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    8d14:	69a2      	ldr	r2, [r4, #24]
    8d16:	2308      	movs	r3, #8
    8d18:	4313      	orrs	r3, r2
    8d1a:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    8d1c:	7a6b      	ldrb	r3, [r5, #9]
    8d1e:	041b      	lsls	r3, r3, #16
    8d20:	22f0      	movs	r2, #240	; 0xf0
    8d22:	0312      	lsls	r2, r2, #12
    8d24:	4013      	ands	r3, r2
    8d26:	2201      	movs	r2, #1
    8d28:	4313      	orrs	r3, r2
    8d2a:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    8d2c:	7b2a      	ldrb	r2, [r5, #12]
    8d2e:	7b6b      	ldrb	r3, [r5, #13]
    8d30:	4313      	orrs	r3, r2
    8d32:	896a      	ldrh	r2, [r5, #10]
    8d34:	0412      	lsls	r2, r2, #16
    8d36:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    8d38:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    8d3a:	7beb      	ldrb	r3, [r5, #15]
    8d3c:	021b      	lsls	r3, r3, #8
    8d3e:	22fe      	movs	r2, #254	; 0xfe
    8d40:	01d2      	lsls	r2, r2, #7
    8d42:	4013      	ands	r3, r2
    8d44:	0019      	movs	r1, r3
    8d46:	7c2a      	ldrb	r2, [r5, #16]
    8d48:	237f      	movs	r3, #127	; 0x7f
    8d4a:	401a      	ands	r2, r3
    8d4c:	000b      	movs	r3, r1
    8d4e:	4313      	orrs	r3, r2
    8d50:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    8d52:	7c6b      	ldrb	r3, [r5, #17]
    8d54:	011b      	lsls	r3, r3, #4
    8d56:	2130      	movs	r1, #48	; 0x30
    8d58:	4019      	ands	r1, r3
    8d5a:	7caa      	ldrb	r2, [r5, #18]
    8d5c:	0092      	lsls	r2, r2, #2
    8d5e:	230c      	movs	r3, #12
    8d60:	4013      	ands	r3, r2
    8d62:	430b      	orrs	r3, r1
    8d64:	2280      	movs	r2, #128	; 0x80
    8d66:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    8d68:	7ceb      	ldrb	r3, [r5, #19]
    8d6a:	2b00      	cmp	r3, #0
    8d6c:	d003      	beq.n	8d76 <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    8d6e:	58a1      	ldr	r1, [r4, r2]
    8d70:	2302      	movs	r3, #2
    8d72:	430b      	orrs	r3, r1
    8d74:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    8d76:	7d2b      	ldrb	r3, [r5, #20]
    8d78:	2b00      	cmp	r3, #0
    8d7a:	d004      	beq.n	8d86 <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    8d7c:	2280      	movs	r2, #128	; 0x80
    8d7e:	58a1      	ldr	r1, [r4, r2]
    8d80:	2301      	movs	r3, #1
    8d82:	430b      	orrs	r3, r1
    8d84:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    8d86:	2390      	movs	r3, #144	; 0x90
    8d88:	69aa      	ldr	r2, [r5, #24]
    8d8a:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    8d8c:	7f2b      	ldrb	r3, [r5, #28]
    8d8e:	2b00      	cmp	r3, #0
    8d90:	d005      	beq.n	8d9e <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    8d92:	22a0      	movs	r2, #160	; 0xa0
    8d94:	58a3      	ldr	r3, [r4, r2]
    8d96:	2180      	movs	r1, #128	; 0x80
    8d98:	0609      	lsls	r1, r1, #24
    8d9a:	430b      	orrs	r3, r1
    8d9c:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    8d9e:	20a0      	movs	r0, #160	; 0xa0
    8da0:	5822      	ldr	r2, [r4, r0]
    8da2:	7f6b      	ldrb	r3, [r5, #29]
    8da4:	061b      	lsls	r3, r3, #24
    8da6:	21fe      	movs	r1, #254	; 0xfe
    8da8:	05c9      	lsls	r1, r1, #23
    8daa:	400b      	ands	r3, r1
    8dac:	4313      	orrs	r3, r2
    8dae:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    8db0:	7fab      	ldrb	r3, [r5, #30]
    8db2:	2b00      	cmp	r3, #0
    8db4:	d005      	beq.n	8dc2 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    8db6:	22b0      	movs	r2, #176	; 0xb0
    8db8:	58a3      	ldr	r3, [r4, r2]
    8dba:	2180      	movs	r1, #128	; 0x80
    8dbc:	0609      	lsls	r1, r1, #24
    8dbe:	430b      	orrs	r3, r1
    8dc0:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    8dc2:	20b0      	movs	r0, #176	; 0xb0
    8dc4:	5822      	ldr	r2, [r4, r0]
    8dc6:	7feb      	ldrb	r3, [r5, #31]
    8dc8:	061b      	lsls	r3, r3, #24
    8dca:	21fe      	movs	r1, #254	; 0xfe
    8dcc:	05c9      	lsls	r1, r1, #23
    8dce:	400b      	ands	r3, r1
    8dd0:	4313      	orrs	r3, r2
    8dd2:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    8dd4:	2320      	movs	r3, #32
    8dd6:	5ceb      	ldrb	r3, [r5, r3]
    8dd8:	2b00      	cmp	r3, #0
    8dda:	d005      	beq.n	8de8 <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    8ddc:	22c0      	movs	r2, #192	; 0xc0
    8dde:	58a3      	ldr	r3, [r4, r2]
    8de0:	2180      	movs	r1, #128	; 0x80
    8de2:	05c9      	lsls	r1, r1, #23
    8de4:	430b      	orrs	r3, r1
    8de6:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    8de8:	20f0      	movs	r0, #240	; 0xf0
    8dea:	5822      	ldr	r2, [r4, r0]
    8dec:	2321      	movs	r3, #33	; 0x21
    8dee:	5ceb      	ldrb	r3, [r5, r3]
    8df0:	061b      	lsls	r3, r3, #24
    8df2:	21fc      	movs	r1, #252	; 0xfc
    8df4:	0589      	lsls	r1, r1, #22
    8df6:	400b      	ands	r3, r1
    8df8:	4313      	orrs	r3, r2
    8dfa:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    8dfc:	2303      	movs	r3, #3
    8dfe:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    8e00:	3b04      	subs	r3, #4
    8e02:	22e0      	movs	r2, #224	; 0xe0
    8e04:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    8e06:	3204      	adds	r2, #4
    8e08:	50a3      	str	r3, [r4, r2]
}
    8e0a:	e004      	b.n	8e16 <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8e0c:	69a2      	ldr	r2, [r4, #24]
    8e0e:	2302      	movs	r3, #2
    8e10:	4313      	orrs	r3, r2
    8e12:	61a3      	str	r3, [r4, #24]
    8e14:	e739      	b.n	8c8a <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    8e16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8e18:	00008b3d 	.word	0x00008b3d
    8e1c:	20000e54 	.word	0x20000e54
    8e20:	42001c00 	.word	0x42001c00
    8e24:	0000a3c1 	.word	0x0000a3c1
    8e28:	0000a351 	.word	0x0000a351
    8e2c:	200006e4 	.word	0x200006e4
    8e30:	200005e4 	.word	0x200005e4
    8e34:	20000ae4 	.word	0x20000ae4
    8e38:	20000264 	.word	0x20000264
    8e3c:	20000964 	.word	0x20000964
    8e40:	200007e4 	.word	0x200007e4
    8e44:	04040000 	.word	0x04040000
    8e48:	20000aa4 	.word	0x20000aa4
    8e4c:	42002000 	.word	0x42002000
    8e50:	20000664 	.word	0x20000664
    8e54:	20000564 	.word	0x20000564
    8e58:	20000364 	.word	0x20000364
    8e5c:	20000464 	.word	0x20000464
    8e60:	20000864 	.word	0x20000864
    8e64:	20000764 	.word	0x20000764
    8e68:	20000a64 	.word	0x20000a64
    8e6c:	06030a03 	.word	0x06030a03
    8e70:	00030a33 	.word	0x00030a33

00008e74 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    8e74:	6802      	ldr	r2, [r0, #0]
    8e76:	6993      	ldr	r3, [r2, #24]
    8e78:	2101      	movs	r1, #1
    8e7a:	438b      	bics	r3, r1
    8e7c:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    8e7e:	6801      	ldr	r1, [r0, #0]
    8e80:	2201      	movs	r2, #1
    8e82:	698b      	ldr	r3, [r1, #24]
    8e84:	421a      	tst	r2, r3
    8e86:	d1fc      	bne.n	8e82 <can_start+0xe>
}
    8e88:	4770      	bx	lr
    8e8a:	46c0      	nop			; (mov r8, r8)

00008e8c <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    8e8c:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    8e8e:	6803      	ldr	r3, [r0, #0]
    8e90:	4809      	ldr	r0, [pc, #36]	; (8eb8 <can_set_rx_standard_filter+0x2c>)
    8e92:	4283      	cmp	r3, r0
    8e94:	d105      	bne.n	8ea2 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    8e96:	6809      	ldr	r1, [r1, #0]
    8e98:	0092      	lsls	r2, r2, #2
    8e9a:	4b08      	ldr	r3, [pc, #32]	; (8ebc <can_set_rx_standard_filter+0x30>)
    8e9c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    8e9e:	2000      	movs	r0, #0
    8ea0:	e008      	b.n	8eb4 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8ea2:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8ea4:	4c06      	ldr	r4, [pc, #24]	; (8ec0 <can_set_rx_standard_filter+0x34>)
    8ea6:	42a3      	cmp	r3, r4
    8ea8:	d104      	bne.n	8eb4 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    8eaa:	6809      	ldr	r1, [r1, #0]
    8eac:	0092      	lsls	r2, r2, #2
    8eae:	4b05      	ldr	r3, [pc, #20]	; (8ec4 <can_set_rx_standard_filter+0x38>)
    8eb0:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    8eb2:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    8eb4:	bd10      	pop	{r4, pc}
    8eb6:	46c0      	nop			; (mov r8, r8)
    8eb8:	42001c00 	.word	0x42001c00
    8ebc:	200006e4 	.word	0x200006e4
    8ec0:	42002000 	.word	0x42002000
    8ec4:	20000664 	.word	0x20000664

00008ec8 <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    8ec8:	b570      	push	{r4, r5, r6, lr}
    8eca:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    8ecc:	6803      	ldr	r3, [r0, #0]
    8ece:	4c0c      	ldr	r4, [pc, #48]	; (8f00 <can_get_rx_fifo_0_element+0x38>)
    8ed0:	42a3      	cmp	r3, r4
    8ed2:	d108      	bne.n	8ee6 <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    8ed4:	0112      	lsls	r2, r2, #4
    8ed6:	490b      	ldr	r1, [pc, #44]	; (8f04 <can_get_rx_fifo_0_element+0x3c>)
    8ed8:	1889      	adds	r1, r1, r2
    8eda:	2210      	movs	r2, #16
    8edc:	0028      	movs	r0, r5
    8ede:	4b0a      	ldr	r3, [pc, #40]	; (8f08 <can_get_rx_fifo_0_element+0x40>)
    8ee0:	4798      	blx	r3
		return STATUS_OK;
    8ee2:	2000      	movs	r0, #0
    8ee4:	e00b      	b.n	8efe <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8ee6:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8ee8:	4c08      	ldr	r4, [pc, #32]	; (8f0c <can_get_rx_fifo_0_element+0x44>)
    8eea:	42a3      	cmp	r3, r4
    8eec:	d107      	bne.n	8efe <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    8eee:	0112      	lsls	r2, r2, #4
    8ef0:	4907      	ldr	r1, [pc, #28]	; (8f10 <can_get_rx_fifo_0_element+0x48>)
    8ef2:	1889      	adds	r1, r1, r2
    8ef4:	2210      	movs	r2, #16
    8ef6:	0028      	movs	r0, r5
    8ef8:	4b03      	ldr	r3, [pc, #12]	; (8f08 <can_get_rx_fifo_0_element+0x40>)
    8efa:	4798      	blx	r3
		return STATUS_OK;
    8efc:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    8efe:	bd70      	pop	{r4, r5, r6, pc}
    8f00:	42001c00 	.word	0x42001c00
    8f04:	20000ae4 	.word	0x20000ae4
    8f08:	0000aa7d 	.word	0x0000aa7d
    8f0c:	42002000 	.word	0x42002000
    8f10:	20000364 	.word	0x20000364

00008f14 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    8f14:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    8f16:	6803      	ldr	r3, [r0, #0]
    8f18:	4817      	ldr	r0, [pc, #92]	; (8f78 <can_set_tx_buffer_element+0x64>)
    8f1a:	4283      	cmp	r3, r0
    8f1c:	d113      	bne.n	8f46 <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    8f1e:	680b      	ldr	r3, [r1, #0]
    8f20:	4c16      	ldr	r4, [pc, #88]	; (8f7c <can_set_tx_buffer_element+0x68>)
    8f22:	0110      	lsls	r0, r2, #4
    8f24:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    8f26:	684a      	ldr	r2, [r1, #4]
    8f28:	1823      	adds	r3, r4, r0
    8f2a:	605a      	str	r2, [r3, #4]
    8f2c:	000b      	movs	r3, r1
    8f2e:	3308      	adds	r3, #8
    8f30:	3008      	adds	r0, #8
    8f32:	1822      	adds	r2, r4, r0
    8f34:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    8f36:	7818      	ldrb	r0, [r3, #0]
    8f38:	7010      	strb	r0, [r2, #0]
    8f3a:	3301      	adds	r3, #1
    8f3c:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    8f3e:	428b      	cmp	r3, r1
    8f40:	d1f9      	bne.n	8f36 <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    8f42:	2000      	movs	r0, #0
    8f44:	e017      	b.n	8f76 <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8f46:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8f48:	4c0d      	ldr	r4, [pc, #52]	; (8f80 <can_set_tx_buffer_element+0x6c>)
    8f4a:	42a3      	cmp	r3, r4
    8f4c:	d113      	bne.n	8f76 <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    8f4e:	680b      	ldr	r3, [r1, #0]
    8f50:	4c0c      	ldr	r4, [pc, #48]	; (8f84 <can_set_tx_buffer_element+0x70>)
    8f52:	0110      	lsls	r0, r2, #4
    8f54:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    8f56:	684a      	ldr	r2, [r1, #4]
    8f58:	1823      	adds	r3, r4, r0
    8f5a:	605a      	str	r2, [r3, #4]
    8f5c:	000b      	movs	r3, r1
    8f5e:	3308      	adds	r3, #8
    8f60:	0002      	movs	r2, r0
    8f62:	3208      	adds	r2, #8
    8f64:	18a2      	adds	r2, r4, r2
    8f66:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    8f68:	7818      	ldrb	r0, [r3, #0]
    8f6a:	7010      	strb	r0, [r2, #0]
    8f6c:	3301      	adds	r3, #1
    8f6e:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    8f70:	428b      	cmp	r3, r1
    8f72:	d1f9      	bne.n	8f68 <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    8f74:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    8f76:	bd10      	pop	{r4, pc}
    8f78:	42001c00 	.word	0x42001c00
    8f7c:	200007e4 	.word	0x200007e4
    8f80:	42002000 	.word	0x42002000
    8f84:	20000764 	.word	0x20000764

00008f88 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    8f88:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    8f8a:	2a00      	cmp	r2, #0
    8f8c:	d10d      	bne.n	8faa <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    8f8e:	008b      	lsls	r3, r1, #2
    8f90:	4a07      	ldr	r2, [pc, #28]	; (8fb0 <extint_register_callback+0x28>)
    8f92:	589b      	ldr	r3, [r3, r2]
    8f94:	2b00      	cmp	r3, #0
    8f96:	d103      	bne.n	8fa0 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    8f98:	0089      	lsls	r1, r1, #2
    8f9a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    8f9c:	2300      	movs	r3, #0
    8f9e:	e004      	b.n	8faa <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    8fa0:	4283      	cmp	r3, r0
    8fa2:	d001      	beq.n	8fa8 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    8fa4:	231d      	movs	r3, #29
    8fa6:	e000      	b.n	8faa <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    8fa8:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    8faa:	0018      	movs	r0, r3
    8fac:	4770      	bx	lr
    8fae:	46c0      	nop			; (mov r8, r8)
    8fb0:	20000e58 	.word	0x20000e58

00008fb4 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    8fb4:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    8fb6:	2900      	cmp	r1, #0
    8fb8:	d107      	bne.n	8fca <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    8fba:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    8fbc:	281f      	cmp	r0, #31
    8fbe:	d800      	bhi.n	8fc2 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    8fc0:	4a03      	ldr	r2, [pc, #12]	; (8fd0 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    8fc2:	2301      	movs	r3, #1
    8fc4:	4083      	lsls	r3, r0
    8fc6:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    8fc8:	2300      	movs	r3, #0
}
    8fca:	0018      	movs	r0, r3
    8fcc:	4770      	bx	lr
    8fce:	46c0      	nop			; (mov r8, r8)
    8fd0:	40002800 	.word	0x40002800

00008fd4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    8fd4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8fd6:	2200      	movs	r2, #0
    8fd8:	4b15      	ldr	r3, [pc, #84]	; (9030 <EIC_Handler+0x5c>)
    8fda:	701a      	strb	r2, [r3, #0]
    8fdc:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    8fde:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    8fe0:	4e14      	ldr	r6, [pc, #80]	; (9034 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8fe2:	4c13      	ldr	r4, [pc, #76]	; (9030 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    8fe4:	2b1f      	cmp	r3, #31
    8fe6:	d919      	bls.n	901c <EIC_Handler+0x48>
    8fe8:	e00f      	b.n	900a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    8fea:	2100      	movs	r1, #0
    8fec:	e000      	b.n	8ff0 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    8fee:	4912      	ldr	r1, [pc, #72]	; (9038 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    8ff0:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    8ff2:	009b      	lsls	r3, r3, #2
    8ff4:	599b      	ldr	r3, [r3, r6]
    8ff6:	2b00      	cmp	r3, #0
    8ff8:	d000      	beq.n	8ffc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    8ffa:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8ffc:	7823      	ldrb	r3, [r4, #0]
    8ffe:	3301      	adds	r3, #1
    9000:	b2db      	uxtb	r3, r3
    9002:	7023      	strb	r3, [r4, #0]
    9004:	2b0f      	cmp	r3, #15
    9006:	d9ed      	bls.n	8fe4 <EIC_Handler+0x10>
    9008:	e011      	b.n	902e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    900a:	0029      	movs	r1, r5
    900c:	4019      	ands	r1, r3
    900e:	2201      	movs	r2, #1
    9010:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    9012:	2100      	movs	r1, #0
    9014:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    9016:	4211      	tst	r1, r2
    9018:	d1e7      	bne.n	8fea <EIC_Handler+0x16>
    901a:	e7ef      	b.n	8ffc <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    901c:	0029      	movs	r1, r5
    901e:	4019      	ands	r1, r3
    9020:	2201      	movs	r2, #1
    9022:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    9024:	4904      	ldr	r1, [pc, #16]	; (9038 <EIC_Handler+0x64>)
    9026:	6949      	ldr	r1, [r1, #20]
    9028:	4211      	tst	r1, r2
    902a:	d1e0      	bne.n	8fee <EIC_Handler+0x1a>
    902c:	e7e6      	b.n	8ffc <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    902e:	bd70      	pop	{r4, r5, r6, pc}
    9030:	20000e55 	.word	0x20000e55
    9034:	20000e58 	.word	0x20000e58
    9038:	40002800 	.word	0x40002800

0000903c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    903c:	4a06      	ldr	r2, [pc, #24]	; (9058 <_extint_enable+0x1c>)
    903e:	7811      	ldrb	r1, [r2, #0]
    9040:	2302      	movs	r3, #2
    9042:	430b      	orrs	r3, r1
    9044:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    9046:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9048:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    904a:	6853      	ldr	r3, [r2, #4]
    904c:	4219      	tst	r1, r3
    904e:	d1fc      	bne.n	904a <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9050:	6853      	ldr	r3, [r2, #4]
    9052:	4218      	tst	r0, r3
    9054:	d1f9      	bne.n	904a <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    9056:	4770      	bx	lr
    9058:	40002800 	.word	0x40002800

0000905c <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    905c:	4a06      	ldr	r2, [pc, #24]	; (9078 <_extint_disable+0x1c>)
    905e:	7813      	ldrb	r3, [r2, #0]
    9060:	2102      	movs	r1, #2
    9062:	438b      	bics	r3, r1
    9064:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    9066:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    9068:	6853      	ldr	r3, [r2, #4]
    906a:	4219      	tst	r1, r3
    906c:	d1fc      	bne.n	9068 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    906e:	6853      	ldr	r3, [r2, #4]
    9070:	4218      	tst	r0, r3
    9072:	d1f9      	bne.n	9068 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    9074:	4770      	bx	lr
    9076:	46c0      	nop			; (mov r8, r8)
    9078:	40002800 	.word	0x40002800

0000907c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    907c:	b500      	push	{lr}
    907e:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    9080:	4a18      	ldr	r2, [pc, #96]	; (90e4 <_system_extint_init+0x68>)
    9082:	6953      	ldr	r3, [r2, #20]
    9084:	2180      	movs	r1, #128	; 0x80
    9086:	00c9      	lsls	r1, r1, #3
    9088:	430b      	orrs	r3, r1
    908a:	6153      	str	r3, [r2, #20]
    908c:	a901      	add	r1, sp, #4
    908e:	2300      	movs	r3, #0
    9090:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    9092:	2002      	movs	r0, #2
    9094:	4b14      	ldr	r3, [pc, #80]	; (90e8 <_system_extint_init+0x6c>)
    9096:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    9098:	2002      	movs	r0, #2
    909a:	4b14      	ldr	r3, [pc, #80]	; (90ec <_system_extint_init+0x70>)
    909c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    909e:	4a14      	ldr	r2, [pc, #80]	; (90f0 <_system_extint_init+0x74>)
    90a0:	7811      	ldrb	r1, [r2, #0]
    90a2:	2301      	movs	r3, #1
    90a4:	430b      	orrs	r3, r1
    90a6:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    90a8:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    90aa:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    90ac:	6853      	ldr	r3, [r2, #4]
    90ae:	4219      	tst	r1, r3
    90b0:	d1fc      	bne.n	90ac <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    90b2:	6853      	ldr	r3, [r2, #4]
    90b4:	4218      	tst	r0, r3
    90b6:	d009      	beq.n	90cc <_system_extint_init+0x50>
    90b8:	e7f8      	b.n	90ac <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    90ba:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    90bc:	428b      	cmp	r3, r1
    90be:	d1fc      	bne.n	90ba <_system_extint_init+0x3e>
    90c0:	2208      	movs	r2, #8
    90c2:	4b0c      	ldr	r3, [pc, #48]	; (90f4 <_system_extint_init+0x78>)
    90c4:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    90c6:	4b0c      	ldr	r3, [pc, #48]	; (90f8 <_system_extint_init+0x7c>)
    90c8:	4798      	blx	r3
}
    90ca:	e009      	b.n	90e0 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    90cc:	4a08      	ldr	r2, [pc, #32]	; (90f0 <_system_extint_init+0x74>)
    90ce:	7813      	ldrb	r3, [r2, #0]
    90d0:	2110      	movs	r1, #16
    90d2:	438b      	bics	r3, r1
    90d4:	7013      	strb	r3, [r2, #0]
    90d6:	4b09      	ldr	r3, [pc, #36]	; (90fc <_system_extint_init+0x80>)
    90d8:	0019      	movs	r1, r3
    90da:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    90dc:	2200      	movs	r2, #0
    90de:	e7ec      	b.n	90ba <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    90e0:	b003      	add	sp, #12
    90e2:	bd00      	pop	{pc}
    90e4:	40000800 	.word	0x40000800
    90e8:	0000a3c1 	.word	0x0000a3c1
    90ec:	0000a351 	.word	0x0000a351
    90f0:	40002800 	.word	0x40002800
    90f4:	e000e100 	.word	0xe000e100
    90f8:	0000903d 	.word	0x0000903d
    90fc:	20000e58 	.word	0x20000e58

00009100 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    9100:	2300      	movs	r3, #0
    9102:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    9104:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    9106:	2201      	movs	r2, #1
    9108:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    910a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    910c:	3201      	adds	r2, #1
    910e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    9110:	7243      	strb	r3, [r0, #9]
}
    9112:	4770      	bx	lr

00009114 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    9114:	b5f0      	push	{r4, r5, r6, r7, lr}
    9116:	b083      	sub	sp, #12
    9118:	0005      	movs	r5, r0
    911a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    911c:	4b1b      	ldr	r3, [pc, #108]	; (918c <extint_chan_set_config+0x78>)
    911e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9120:	a901      	add	r1, sp, #4
    9122:	2300      	movs	r3, #0
    9124:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    9126:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    9128:	7923      	ldrb	r3, [r4, #4]
    912a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    912c:	7a23      	ldrb	r3, [r4, #8]
    912e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    9130:	7820      	ldrb	r0, [r4, #0]
    9132:	4b17      	ldr	r3, [pc, #92]	; (9190 <extint_chan_set_config+0x7c>)
    9134:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    9136:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    9138:	2d1f      	cmp	r5, #31
    913a:	d800      	bhi.n	913e <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    913c:	4815      	ldr	r0, [pc, #84]	; (9194 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    913e:	2107      	movs	r1, #7
    9140:	4029      	ands	r1, r5
    9142:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    9144:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    9146:	7aa3      	ldrb	r3, [r4, #10]
    9148:	2b00      	cmp	r3, #0
    914a:	d001      	beq.n	9150 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    914c:	2308      	movs	r3, #8
    914e:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    9150:	08eb      	lsrs	r3, r5, #3
    9152:	009b      	lsls	r3, r3, #2
    9154:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    9156:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    9158:	270f      	movs	r7, #15
    915a:	408f      	lsls	r7, r1
    915c:	43be      	bics	r6, r7
    915e:	408a      	lsls	r2, r1
    9160:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    9162:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    9164:	7a63      	ldrb	r3, [r4, #9]
    9166:	2b00      	cmp	r3, #0
    9168:	d005      	beq.n	9176 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    916a:	6982      	ldr	r2, [r0, #24]
    916c:	2301      	movs	r3, #1
    916e:	40ab      	lsls	r3, r5
    9170:	4313      	orrs	r3, r2
    9172:	6183      	str	r3, [r0, #24]
    9174:	e006      	b.n	9184 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    9176:	6983      	ldr	r3, [r0, #24]
    9178:	2201      	movs	r2, #1
    917a:	40aa      	lsls	r2, r5
    917c:	041b      	lsls	r3, r3, #16
    917e:	0c1b      	lsrs	r3, r3, #16
    9180:	4393      	bics	r3, r2
    9182:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    9184:	4b04      	ldr	r3, [pc, #16]	; (9198 <extint_chan_set_config+0x84>)
    9186:	4798      	blx	r3
}
    9188:	b003      	add	sp, #12
    918a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    918c:	0000905d 	.word	0x0000905d
    9190:	0000a4bd 	.word	0x0000a4bd
    9194:	40002800 	.word	0x40002800
    9198:	0000903d 	.word	0x0000903d

0000919c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    919c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    919e:	4a1f      	ldr	r2, [pc, #124]	; (921c <nvm_set_config+0x80>)
    91a0:	6991      	ldr	r1, [r2, #24]
    91a2:	2304      	movs	r3, #4
    91a4:	430b      	orrs	r3, r1
    91a6:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    91a8:	4b1d      	ldr	r3, [pc, #116]	; (9220 <nvm_set_config+0x84>)
    91aa:	2220      	movs	r2, #32
    91ac:	32ff      	adds	r2, #255	; 0xff
    91ae:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    91b0:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    91b2:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    91b4:	07d2      	lsls	r2, r2, #31
    91b6:	d52e      	bpl.n	9216 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    91b8:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    91ba:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    91bc:	2b00      	cmp	r3, #0
    91be:	d000      	beq.n	91c2 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    91c0:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    91c2:	7803      	ldrb	r3, [r0, #0]
    91c4:	021b      	lsls	r3, r3, #8
    91c6:	22c0      	movs	r2, #192	; 0xc0
    91c8:	0092      	lsls	r2, r2, #2
    91ca:	4013      	ands	r3, r2
    91cc:	7842      	ldrb	r2, [r0, #1]
    91ce:	01d2      	lsls	r2, r2, #7
    91d0:	21ff      	movs	r1, #255	; 0xff
    91d2:	400a      	ands	r2, r1
    91d4:	4313      	orrs	r3, r2
    91d6:	0019      	movs	r1, r3
    91d8:	7882      	ldrb	r2, [r0, #2]
    91da:	0052      	lsls	r2, r2, #1
    91dc:	231e      	movs	r3, #30
    91de:	401a      	ands	r2, r3
    91e0:	000b      	movs	r3, r1
    91e2:	4313      	orrs	r3, r2
    91e4:	7942      	ldrb	r2, [r0, #5]
    91e6:	0412      	lsls	r2, r2, #16
    91e8:	21c0      	movs	r1, #192	; 0xc0
    91ea:	0289      	lsls	r1, r1, #10
    91ec:	400a      	ands	r2, r1
    91ee:	4313      	orrs	r3, r2
    91f0:	04a4      	lsls	r4, r4, #18
    91f2:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    91f4:	4a0a      	ldr	r2, [pc, #40]	; (9220 <nvm_set_config+0x84>)
    91f6:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    91f8:	6893      	ldr	r3, [r2, #8]
    91fa:	035b      	lsls	r3, r3, #13
    91fc:	0f5b      	lsrs	r3, r3, #29
    91fe:	4909      	ldr	r1, [pc, #36]	; (9224 <nvm_set_config+0x88>)
    9200:	2408      	movs	r4, #8
    9202:	409c      	lsls	r4, r3
    9204:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    9206:	6893      	ldr	r3, [r2, #8]
    9208:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    920a:	7843      	ldrb	r3, [r0, #1]
    920c:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    920e:	8b13      	ldrh	r3, [r2, #24]
    9210:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    9212:	0fdb      	lsrs	r3, r3, #31
    9214:	011b      	lsls	r3, r3, #4
}
    9216:	0018      	movs	r0, r3
    9218:	bd10      	pop	{r4, pc}
    921a:	46c0      	nop			; (mov r8, r8)
    921c:	40000800 	.word	0x40000800
    9220:	41004000 	.word	0x41004000
    9224:	20000ce4 	.word	0x20000ce4

00009228 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    9228:	b530      	push	{r4, r5, lr}
    922a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    922c:	4a26      	ldr	r2, [pc, #152]	; (92c8 <nvm_execute_command+0xa0>)
    922e:	8810      	ldrh	r0, [r2, #0]
    9230:	8853      	ldrh	r3, [r2, #2]
    9232:	4343      	muls	r3, r0
    9234:	428b      	cmp	r3, r1
    9236:	d20b      	bcs.n	9250 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    9238:	2280      	movs	r2, #128	; 0x80
    923a:	0192      	lsls	r2, r2, #6
    923c:	4b23      	ldr	r3, [pc, #140]	; (92cc <nvm_execute_command+0xa4>)
    923e:	18cb      	adds	r3, r1, r3
    9240:	4293      	cmp	r3, r2
    9242:	d905      	bls.n	9250 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    9244:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    9246:	4a22      	ldr	r2, [pc, #136]	; (92d0 <nvm_execute_command+0xa8>)
    9248:	4b22      	ldr	r3, [pc, #136]	; (92d4 <nvm_execute_command+0xac>)
    924a:	18cb      	adds	r3, r1, r3
    924c:	4293      	cmp	r3, r2
    924e:	d839      	bhi.n	92c4 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    9250:	4a21      	ldr	r2, [pc, #132]	; (92d8 <nvm_execute_command+0xb0>)
    9252:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    9254:	4b21      	ldr	r3, [pc, #132]	; (92dc <nvm_execute_command+0xb4>)
    9256:	402b      	ands	r3, r5
    9258:	2080      	movs	r0, #128	; 0x80
    925a:	02c0      	lsls	r0, r0, #11
    925c:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    925e:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9260:	2320      	movs	r3, #32
    9262:	33ff      	adds	r3, #255	; 0xff
    9264:	8313      	strh	r3, [r2, #24]
    9266:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9268:	07db      	lsls	r3, r3, #31
    926a:	d402      	bmi.n	9272 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    926c:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    926e:	2005      	movs	r0, #5
    9270:	e028      	b.n	92c4 <nvm_execute_command+0x9c>
	}

	switch (command) {
    9272:	2c45      	cmp	r4, #69	; 0x45
    9274:	d815      	bhi.n	92a2 <nvm_execute_command+0x7a>
    9276:	00a3      	lsls	r3, r4, #2
    9278:	4a19      	ldr	r2, [pc, #100]	; (92e0 <nvm_execute_command+0xb8>)
    927a:	58d3      	ldr	r3, [r2, r3]
    927c:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    927e:	4b16      	ldr	r3, [pc, #88]	; (92d8 <nvm_execute_command+0xb0>)
    9280:	8b1b      	ldrh	r3, [r3, #24]
    9282:	05db      	lsls	r3, r3, #23
    9284:	d503      	bpl.n	928e <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    9286:	4b14      	ldr	r3, [pc, #80]	; (92d8 <nvm_execute_command+0xb0>)
    9288:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    928a:	2010      	movs	r0, #16
    928c:	e01a      	b.n	92c4 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    928e:	0889      	lsrs	r1, r1, #2
    9290:	0049      	lsls	r1, r1, #1
    9292:	4b11      	ldr	r3, [pc, #68]	; (92d8 <nvm_execute_command+0xb0>)
    9294:	61d9      	str	r1, [r3, #28]
			break;
    9296:	e008      	b.n	92aa <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    9298:	0889      	lsrs	r1, r1, #2
    929a:	0049      	lsls	r1, r1, #1
    929c:	4b0e      	ldr	r3, [pc, #56]	; (92d8 <nvm_execute_command+0xb0>)
    929e:	61d9      	str	r1, [r3, #28]
			break;
    92a0:	e003      	b.n	92aa <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    92a2:	4b0d      	ldr	r3, [pc, #52]	; (92d8 <nvm_execute_command+0xb0>)
    92a4:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    92a6:	2017      	movs	r0, #23
    92a8:	e00c      	b.n	92c4 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    92aa:	20a5      	movs	r0, #165	; 0xa5
    92ac:	0200      	lsls	r0, r0, #8
    92ae:	4304      	orrs	r4, r0
    92b0:	4b09      	ldr	r3, [pc, #36]	; (92d8 <nvm_execute_command+0xb0>)
    92b2:	801c      	strh	r4, [r3, #0]
    92b4:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    92b6:	2201      	movs	r2, #1
    92b8:	7d0b      	ldrb	r3, [r1, #20]
    92ba:	4213      	tst	r3, r2
    92bc:	d0fc      	beq.n	92b8 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    92be:	4b06      	ldr	r3, [pc, #24]	; (92d8 <nvm_execute_command+0xb0>)
    92c0:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    92c2:	2000      	movs	r0, #0
}
    92c4:	bd30      	pop	{r4, r5, pc}
    92c6:	46c0      	nop			; (mov r8, r8)
    92c8:	20000ce4 	.word	0x20000ce4
    92cc:	ff7fc000 	.word	0xff7fc000
    92d0:	00001fff 	.word	0x00001fff
    92d4:	ffc00000 	.word	0xffc00000
    92d8:	41004000 	.word	0x41004000
    92dc:	fff3ffff 	.word	0xfff3ffff
    92e0:	0000afcc 	.word	0x0000afcc

000092e4 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    92e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    92e6:	4b2b      	ldr	r3, [pc, #172]	; (9394 <nvm_write_buffer+0xb0>)
    92e8:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    92ea:	885b      	ldrh	r3, [r3, #2]
    92ec:	4363      	muls	r3, r4
    92ee:	4283      	cmp	r3, r0
    92f0:	d207      	bcs.n	9302 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    92f2:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    92f4:	4e28      	ldr	r6, [pc, #160]	; (9398 <nvm_write_buffer+0xb4>)
    92f6:	4d29      	ldr	r5, [pc, #164]	; (939c <nvm_write_buffer+0xb8>)
    92f8:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    92fa:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    92fc:	42b5      	cmp	r5, r6
    92fe:	d901      	bls.n	9304 <nvm_write_buffer+0x20>
    9300:	e046      	b.n	9390 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    9302:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    9304:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    9306:	4294      	cmp	r4, r2
    9308:	d342      	bcc.n	9390 <nvm_write_buffer+0xac>
    930a:	4b25      	ldr	r3, [pc, #148]	; (93a0 <nvm_write_buffer+0xbc>)
    930c:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    930e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9310:	07e4      	lsls	r4, r4, #31
    9312:	d53d      	bpl.n	9390 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    9314:	4c23      	ldr	r4, [pc, #140]	; (93a4 <nvm_write_buffer+0xc0>)
    9316:	4b22      	ldr	r3, [pc, #136]	; (93a0 <nvm_write_buffer+0xbc>)
    9318:	801c      	strh	r4, [r3, #0]
    931a:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    931c:	2401      	movs	r4, #1
    931e:	7d2b      	ldrb	r3, [r5, #20]
    9320:	4223      	tst	r3, r4
    9322:	d0fc      	beq.n	931e <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9324:	2420      	movs	r4, #32
    9326:	34ff      	adds	r4, #255	; 0xff
    9328:	4b1d      	ldr	r3, [pc, #116]	; (93a0 <nvm_write_buffer+0xbc>)
    932a:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    932c:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    932e:	2a00      	cmp	r2, #0
    9330:	d029      	beq.n	9386 <nvm_write_buffer+0xa2>
    9332:	0076      	lsls	r6, r6, #1
    9334:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    9336:	1e54      	subs	r4, r2, #1
    9338:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    933a:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    933c:	4563      	cmp	r3, ip
    933e:	db01      	blt.n	9344 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    9340:	b2ac      	uxth	r4, r5
    9342:	e003      	b.n	934c <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    9344:	18cc      	adds	r4, r1, r3
    9346:	7864      	ldrb	r4, [r4, #1]
    9348:	0224      	lsls	r4, r4, #8
    934a:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    934c:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    934e:	3302      	adds	r3, #2
    9350:	b29b      	uxth	r3, r3
    9352:	3602      	adds	r6, #2
    9354:	429a      	cmp	r2, r3
    9356:	d8f0      	bhi.n	933a <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    9358:	4b0e      	ldr	r3, [pc, #56]	; (9394 <nvm_write_buffer+0xb0>)
    935a:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    935c:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    935e:	2900      	cmp	r1, #0
    9360:	d116      	bne.n	9390 <nvm_write_buffer+0xac>
    9362:	2a3f      	cmp	r2, #63	; 0x3f
    9364:	d814      	bhi.n	9390 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    9366:	2f00      	cmp	r7, #0
    9368:	d006      	beq.n	9378 <nvm_write_buffer+0x94>
    936a:	2200      	movs	r2, #0
    936c:	0001      	movs	r1, r0
    936e:	201c      	movs	r0, #28
    9370:	4b0d      	ldr	r3, [pc, #52]	; (93a8 <nvm_write_buffer+0xc4>)
    9372:	4798      	blx	r3
    9374:	0003      	movs	r3, r0
    9376:	e00b      	b.n	9390 <nvm_write_buffer+0xac>
    9378:	2200      	movs	r2, #0
    937a:	0001      	movs	r1, r0
    937c:	2004      	movs	r0, #4
    937e:	4b0a      	ldr	r3, [pc, #40]	; (93a8 <nvm_write_buffer+0xc4>)
    9380:	4798      	blx	r3
    9382:	0003      	movs	r3, r0
    9384:	e004      	b.n	9390 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    9386:	4b03      	ldr	r3, [pc, #12]	; (9394 <nvm_write_buffer+0xb0>)
    9388:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    938a:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    938c:	2a00      	cmp	r2, #0
    938e:	d0ea      	beq.n	9366 <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    9390:	0018      	movs	r0, r3
    9392:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9394:	20000ce4 	.word	0x20000ce4
    9398:	00001fff 	.word	0x00001fff
    939c:	ffc00000 	.word	0xffc00000
    93a0:	41004000 	.word	0x41004000
    93a4:	ffffa544 	.word	0xffffa544
    93a8:	00009229 	.word	0x00009229

000093ac <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    93ac:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    93ae:	4b19      	ldr	r3, [pc, #100]	; (9414 <nvm_read_buffer+0x68>)
    93b0:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    93b2:	885b      	ldrh	r3, [r3, #2]
    93b4:	4363      	muls	r3, r4
    93b6:	4283      	cmp	r3, r0
    93b8:	d205      	bcs.n	93c6 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    93ba:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    93bc:	4e16      	ldr	r6, [pc, #88]	; (9418 <nvm_read_buffer+0x6c>)
    93be:	4d17      	ldr	r5, [pc, #92]	; (941c <nvm_read_buffer+0x70>)
    93c0:	1945      	adds	r5, r0, r5
    93c2:	42b5      	cmp	r5, r6
    93c4:	d823      	bhi.n	940e <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    93c6:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    93c8:	4294      	cmp	r4, r2
    93ca:	d320      	bcc.n	940e <nvm_read_buffer+0x62>
    93cc:	4b14      	ldr	r3, [pc, #80]	; (9420 <nvm_read_buffer+0x74>)
    93ce:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    93d0:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    93d2:	07e4      	lsls	r4, r4, #31
    93d4:	d51b      	bpl.n	940e <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    93d6:	2420      	movs	r4, #32
    93d8:	34ff      	adds	r4, #255	; 0xff
    93da:	4b11      	ldr	r3, [pc, #68]	; (9420 <nvm_read_buffer+0x74>)
    93dc:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    93de:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    93e0:	2a00      	cmp	r2, #0
    93e2:	d013      	beq.n	940c <nvm_read_buffer+0x60>
    93e4:	0040      	lsls	r0, r0, #1
    93e6:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    93e8:	1e56      	subs	r6, r2, #1
    93ea:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    93ec:	881c      	ldrh	r4, [r3, #0]
    93ee:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    93f0:	042b      	lsls	r3, r5, #16
    93f2:	0c1b      	lsrs	r3, r3, #16
    93f4:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    93f6:	42b3      	cmp	r3, r6
    93f8:	da02      	bge.n	9400 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    93fa:	18cb      	adds	r3, r1, r3
    93fc:	0a24      	lsrs	r4, r4, #8
    93fe:	705c      	strb	r4, [r3, #1]
    9400:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    9402:	b2ab      	uxth	r3, r5
    9404:	429a      	cmp	r2, r3
    9406:	d8f0      	bhi.n	93ea <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    9408:	2300      	movs	r3, #0
    940a:	e000      	b.n	940e <nvm_read_buffer+0x62>
    940c:	2300      	movs	r3, #0
}
    940e:	0018      	movs	r0, r3
    9410:	bd70      	pop	{r4, r5, r6, pc}
    9412:	46c0      	nop			; (mov r8, r8)
    9414:	20000ce4 	.word	0x20000ce4
    9418:	00001fff 	.word	0x00001fff
    941c:	ffc00000 	.word	0xffc00000
    9420:	41004000 	.word	0x41004000

00009424 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    9424:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    9426:	4a1a      	ldr	r2, [pc, #104]	; (9490 <nvm_erase_row+0x6c>)
    9428:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    942a:	8852      	ldrh	r2, [r2, #2]
    942c:	435a      	muls	r2, r3
    942e:	4282      	cmp	r2, r0
    9430:	d207      	bcs.n	9442 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    9432:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    9434:	4c17      	ldr	r4, [pc, #92]	; (9494 <nvm_erase_row+0x70>)
    9436:	4918      	ldr	r1, [pc, #96]	; (9498 <nvm_erase_row+0x74>)
    9438:	1841      	adds	r1, r0, r1
    943a:	42a1      	cmp	r1, r4
    943c:	d826      	bhi.n	948c <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    943e:	2101      	movs	r1, #1
    9440:	e000      	b.n	9444 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    9442:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    9444:	009b      	lsls	r3, r3, #2
    9446:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    9448:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    944a:	4218      	tst	r0, r3
    944c:	d11e      	bne.n	948c <nvm_erase_row+0x68>
    944e:	4b13      	ldr	r3, [pc, #76]	; (949c <nvm_erase_row+0x78>)
    9450:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    9452:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    9454:	07db      	lsls	r3, r3, #31
    9456:	d519      	bpl.n	948c <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9458:	4b10      	ldr	r3, [pc, #64]	; (949c <nvm_erase_row+0x78>)
    945a:	2220      	movs	r2, #32
    945c:	32ff      	adds	r2, #255	; 0xff
    945e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    9460:	0880      	lsrs	r0, r0, #2
    9462:	0040      	lsls	r0, r0, #1
    9464:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    9466:	2900      	cmp	r1, #0
    9468:	d101      	bne.n	946e <nvm_erase_row+0x4a>
    946a:	4a0d      	ldr	r2, [pc, #52]	; (94a0 <nvm_erase_row+0x7c>)
    946c:	e000      	b.n	9470 <nvm_erase_row+0x4c>
    946e:	4a0d      	ldr	r2, [pc, #52]	; (94a4 <nvm_erase_row+0x80>)
    9470:	4b0a      	ldr	r3, [pc, #40]	; (949c <nvm_erase_row+0x78>)
    9472:	801a      	strh	r2, [r3, #0]
    9474:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    9476:	2201      	movs	r2, #1
    9478:	7d0b      	ldrb	r3, [r1, #20]
    947a:	4213      	tst	r3, r2
    947c:	d0fc      	beq.n	9478 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    947e:	4b07      	ldr	r3, [pc, #28]	; (949c <nvm_erase_row+0x78>)
    9480:	8b1a      	ldrh	r2, [r3, #24]
    9482:	231c      	movs	r3, #28
    9484:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    9486:	1e50      	subs	r0, r2, #1
    9488:	4182      	sbcs	r2, r0
    948a:	0092      	lsls	r2, r2, #2
}
    948c:	0010      	movs	r0, r2
    948e:	bd10      	pop	{r4, pc}
    9490:	20000ce4 	.word	0x20000ce4
    9494:	00001fff 	.word	0x00001fff
    9498:	ffc00000 	.word	0xffc00000
    949c:	41004000 	.word	0x41004000
    94a0:	0000a502 	.word	0x0000a502
    94a4:	0000a51a 	.word	0x0000a51a

000094a8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    94a8:	b500      	push	{lr}
    94aa:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    94ac:	ab01      	add	r3, sp, #4
    94ae:	2280      	movs	r2, #128	; 0x80
    94b0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    94b2:	780a      	ldrb	r2, [r1, #0]
    94b4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    94b6:	784a      	ldrb	r2, [r1, #1]
    94b8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    94ba:	788a      	ldrb	r2, [r1, #2]
    94bc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    94be:	0019      	movs	r1, r3
    94c0:	4b01      	ldr	r3, [pc, #4]	; (94c8 <port_pin_set_config+0x20>)
    94c2:	4798      	blx	r3
}
    94c4:	b003      	add	sp, #12
    94c6:	bd00      	pop	{pc}
    94c8:	0000a4bd 	.word	0x0000a4bd

000094cc <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    94cc:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    94ce:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    94d0:	2340      	movs	r3, #64	; 0x40
    94d2:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    94d4:	4281      	cmp	r1, r0
    94d6:	d201      	bcs.n	94dc <_sercom_get_sync_baud_val+0x10>
    94d8:	e00a      	b.n	94f0 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    94da:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    94dc:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    94de:	1c63      	adds	r3, r4, #1
    94e0:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    94e2:	4288      	cmp	r0, r1
    94e4:	d9f9      	bls.n	94da <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    94e6:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    94e8:	2cff      	cmp	r4, #255	; 0xff
    94ea:	d801      	bhi.n	94f0 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    94ec:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    94ee:	2300      	movs	r3, #0
	}
}
    94f0:	0018      	movs	r0, r3
    94f2:	bd10      	pop	{r4, pc}

000094f4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    94f4:	b510      	push	{r4, lr}
    94f6:	b082      	sub	sp, #8
    94f8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    94fa:	4b0e      	ldr	r3, [pc, #56]	; (9534 <sercom_set_gclk_generator+0x40>)
    94fc:	781b      	ldrb	r3, [r3, #0]
    94fe:	2b00      	cmp	r3, #0
    9500:	d001      	beq.n	9506 <sercom_set_gclk_generator+0x12>
    9502:	2900      	cmp	r1, #0
    9504:	d00d      	beq.n	9522 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    9506:	a901      	add	r1, sp, #4
    9508:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    950a:	2012      	movs	r0, #18
    950c:	4b0a      	ldr	r3, [pc, #40]	; (9538 <sercom_set_gclk_generator+0x44>)
    950e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    9510:	2012      	movs	r0, #18
    9512:	4b0a      	ldr	r3, [pc, #40]	; (953c <sercom_set_gclk_generator+0x48>)
    9514:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    9516:	4b07      	ldr	r3, [pc, #28]	; (9534 <sercom_set_gclk_generator+0x40>)
    9518:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    951a:	2201      	movs	r2, #1
    951c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    951e:	2000      	movs	r0, #0
    9520:	e006      	b.n	9530 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    9522:	4b04      	ldr	r3, [pc, #16]	; (9534 <sercom_set_gclk_generator+0x40>)
    9524:	785b      	ldrb	r3, [r3, #1]
    9526:	4283      	cmp	r3, r0
    9528:	d001      	beq.n	952e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    952a:	201d      	movs	r0, #29
    952c:	e000      	b.n	9530 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    952e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    9530:	b002      	add	sp, #8
    9532:	bd10      	pop	{r4, pc}
    9534:	20000cec 	.word	0x20000cec
    9538:	0000a3c1 	.word	0x0000a3c1
    953c:	0000a351 	.word	0x0000a351

00009540 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    9540:	4b44      	ldr	r3, [pc, #272]	; (9654 <_sercom_get_default_pad+0x114>)
    9542:	4298      	cmp	r0, r3
    9544:	d033      	beq.n	95ae <_sercom_get_default_pad+0x6e>
    9546:	d806      	bhi.n	9556 <_sercom_get_default_pad+0x16>
    9548:	4b43      	ldr	r3, [pc, #268]	; (9658 <_sercom_get_default_pad+0x118>)
    954a:	4298      	cmp	r0, r3
    954c:	d00d      	beq.n	956a <_sercom_get_default_pad+0x2a>
    954e:	4b43      	ldr	r3, [pc, #268]	; (965c <_sercom_get_default_pad+0x11c>)
    9550:	4298      	cmp	r0, r3
    9552:	d01b      	beq.n	958c <_sercom_get_default_pad+0x4c>
    9554:	e06f      	b.n	9636 <_sercom_get_default_pad+0xf6>
    9556:	4b42      	ldr	r3, [pc, #264]	; (9660 <_sercom_get_default_pad+0x120>)
    9558:	4298      	cmp	r0, r3
    955a:	d04a      	beq.n	95f2 <_sercom_get_default_pad+0xb2>
    955c:	4b41      	ldr	r3, [pc, #260]	; (9664 <_sercom_get_default_pad+0x124>)
    955e:	4298      	cmp	r0, r3
    9560:	d058      	beq.n	9614 <_sercom_get_default_pad+0xd4>
    9562:	4b41      	ldr	r3, [pc, #260]	; (9668 <_sercom_get_default_pad+0x128>)
    9564:	4298      	cmp	r0, r3
    9566:	d166      	bne.n	9636 <_sercom_get_default_pad+0xf6>
    9568:	e032      	b.n	95d0 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    956a:	2901      	cmp	r1, #1
    956c:	d006      	beq.n	957c <_sercom_get_default_pad+0x3c>
    956e:	2900      	cmp	r1, #0
    9570:	d063      	beq.n	963a <_sercom_get_default_pad+0xfa>
    9572:	2902      	cmp	r1, #2
    9574:	d006      	beq.n	9584 <_sercom_get_default_pad+0x44>
    9576:	2903      	cmp	r1, #3
    9578:	d006      	beq.n	9588 <_sercom_get_default_pad+0x48>
    957a:	e001      	b.n	9580 <_sercom_get_default_pad+0x40>
    957c:	483b      	ldr	r0, [pc, #236]	; (966c <_sercom_get_default_pad+0x12c>)
    957e:	e067      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9580:	2000      	movs	r0, #0
    9582:	e065      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    9584:	483a      	ldr	r0, [pc, #232]	; (9670 <_sercom_get_default_pad+0x130>)
    9586:	e063      	b.n	9650 <_sercom_get_default_pad+0x110>
    9588:	483a      	ldr	r0, [pc, #232]	; (9674 <_sercom_get_default_pad+0x134>)
    958a:	e061      	b.n	9650 <_sercom_get_default_pad+0x110>
    958c:	2901      	cmp	r1, #1
    958e:	d006      	beq.n	959e <_sercom_get_default_pad+0x5e>
    9590:	2900      	cmp	r1, #0
    9592:	d054      	beq.n	963e <_sercom_get_default_pad+0xfe>
    9594:	2902      	cmp	r1, #2
    9596:	d006      	beq.n	95a6 <_sercom_get_default_pad+0x66>
    9598:	2903      	cmp	r1, #3
    959a:	d006      	beq.n	95aa <_sercom_get_default_pad+0x6a>
    959c:	e001      	b.n	95a2 <_sercom_get_default_pad+0x62>
    959e:	4836      	ldr	r0, [pc, #216]	; (9678 <_sercom_get_default_pad+0x138>)
    95a0:	e056      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    95a2:	2000      	movs	r0, #0
    95a4:	e054      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    95a6:	4835      	ldr	r0, [pc, #212]	; (967c <_sercom_get_default_pad+0x13c>)
    95a8:	e052      	b.n	9650 <_sercom_get_default_pad+0x110>
    95aa:	4835      	ldr	r0, [pc, #212]	; (9680 <_sercom_get_default_pad+0x140>)
    95ac:	e050      	b.n	9650 <_sercom_get_default_pad+0x110>
    95ae:	2901      	cmp	r1, #1
    95b0:	d006      	beq.n	95c0 <_sercom_get_default_pad+0x80>
    95b2:	2900      	cmp	r1, #0
    95b4:	d045      	beq.n	9642 <_sercom_get_default_pad+0x102>
    95b6:	2902      	cmp	r1, #2
    95b8:	d006      	beq.n	95c8 <_sercom_get_default_pad+0x88>
    95ba:	2903      	cmp	r1, #3
    95bc:	d006      	beq.n	95cc <_sercom_get_default_pad+0x8c>
    95be:	e001      	b.n	95c4 <_sercom_get_default_pad+0x84>
    95c0:	4830      	ldr	r0, [pc, #192]	; (9684 <_sercom_get_default_pad+0x144>)
    95c2:	e045      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    95c4:	2000      	movs	r0, #0
    95c6:	e043      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    95c8:	482f      	ldr	r0, [pc, #188]	; (9688 <_sercom_get_default_pad+0x148>)
    95ca:	e041      	b.n	9650 <_sercom_get_default_pad+0x110>
    95cc:	482f      	ldr	r0, [pc, #188]	; (968c <_sercom_get_default_pad+0x14c>)
    95ce:	e03f      	b.n	9650 <_sercom_get_default_pad+0x110>
    95d0:	2901      	cmp	r1, #1
    95d2:	d006      	beq.n	95e2 <_sercom_get_default_pad+0xa2>
    95d4:	2900      	cmp	r1, #0
    95d6:	d036      	beq.n	9646 <_sercom_get_default_pad+0x106>
    95d8:	2902      	cmp	r1, #2
    95da:	d006      	beq.n	95ea <_sercom_get_default_pad+0xaa>
    95dc:	2903      	cmp	r1, #3
    95de:	d006      	beq.n	95ee <_sercom_get_default_pad+0xae>
    95e0:	e001      	b.n	95e6 <_sercom_get_default_pad+0xa6>
    95e2:	482b      	ldr	r0, [pc, #172]	; (9690 <_sercom_get_default_pad+0x150>)
    95e4:	e034      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    95e6:	2000      	movs	r0, #0
    95e8:	e032      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    95ea:	482a      	ldr	r0, [pc, #168]	; (9694 <_sercom_get_default_pad+0x154>)
    95ec:	e030      	b.n	9650 <_sercom_get_default_pad+0x110>
    95ee:	482a      	ldr	r0, [pc, #168]	; (9698 <_sercom_get_default_pad+0x158>)
    95f0:	e02e      	b.n	9650 <_sercom_get_default_pad+0x110>
    95f2:	2901      	cmp	r1, #1
    95f4:	d006      	beq.n	9604 <_sercom_get_default_pad+0xc4>
    95f6:	2900      	cmp	r1, #0
    95f8:	d027      	beq.n	964a <_sercom_get_default_pad+0x10a>
    95fa:	2902      	cmp	r1, #2
    95fc:	d006      	beq.n	960c <_sercom_get_default_pad+0xcc>
    95fe:	2903      	cmp	r1, #3
    9600:	d006      	beq.n	9610 <_sercom_get_default_pad+0xd0>
    9602:	e001      	b.n	9608 <_sercom_get_default_pad+0xc8>
    9604:	4825      	ldr	r0, [pc, #148]	; (969c <_sercom_get_default_pad+0x15c>)
    9606:	e023      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9608:	2000      	movs	r0, #0
    960a:	e021      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    960c:	4824      	ldr	r0, [pc, #144]	; (96a0 <_sercom_get_default_pad+0x160>)
    960e:	e01f      	b.n	9650 <_sercom_get_default_pad+0x110>
    9610:	4824      	ldr	r0, [pc, #144]	; (96a4 <_sercom_get_default_pad+0x164>)
    9612:	e01d      	b.n	9650 <_sercom_get_default_pad+0x110>
    9614:	2901      	cmp	r1, #1
    9616:	d006      	beq.n	9626 <_sercom_get_default_pad+0xe6>
    9618:	2900      	cmp	r1, #0
    961a:	d018      	beq.n	964e <_sercom_get_default_pad+0x10e>
    961c:	2902      	cmp	r1, #2
    961e:	d006      	beq.n	962e <_sercom_get_default_pad+0xee>
    9620:	2903      	cmp	r1, #3
    9622:	d006      	beq.n	9632 <_sercom_get_default_pad+0xf2>
    9624:	e001      	b.n	962a <_sercom_get_default_pad+0xea>
    9626:	4820      	ldr	r0, [pc, #128]	; (96a8 <_sercom_get_default_pad+0x168>)
    9628:	e012      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    962a:	2000      	movs	r0, #0
    962c:	e010      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    962e:	481f      	ldr	r0, [pc, #124]	; (96ac <_sercom_get_default_pad+0x16c>)
    9630:	e00e      	b.n	9650 <_sercom_get_default_pad+0x110>
    9632:	481f      	ldr	r0, [pc, #124]	; (96b0 <_sercom_get_default_pad+0x170>)
    9634:	e00c      	b.n	9650 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    9636:	2000      	movs	r0, #0
    9638:	e00a      	b.n	9650 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    963a:	481e      	ldr	r0, [pc, #120]	; (96b4 <_sercom_get_default_pad+0x174>)
    963c:	e008      	b.n	9650 <_sercom_get_default_pad+0x110>
    963e:	481e      	ldr	r0, [pc, #120]	; (96b8 <_sercom_get_default_pad+0x178>)
    9640:	e006      	b.n	9650 <_sercom_get_default_pad+0x110>
    9642:	481e      	ldr	r0, [pc, #120]	; (96bc <_sercom_get_default_pad+0x17c>)
    9644:	e004      	b.n	9650 <_sercom_get_default_pad+0x110>
    9646:	481e      	ldr	r0, [pc, #120]	; (96c0 <_sercom_get_default_pad+0x180>)
    9648:	e002      	b.n	9650 <_sercom_get_default_pad+0x110>
    964a:	481e      	ldr	r0, [pc, #120]	; (96c4 <_sercom_get_default_pad+0x184>)
    964c:	e000      	b.n	9650 <_sercom_get_default_pad+0x110>
    964e:	481e      	ldr	r0, [pc, #120]	; (96c8 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    9650:	4770      	bx	lr
    9652:	46c0      	nop			; (mov r8, r8)
    9654:	42000c00 	.word	0x42000c00
    9658:	42000400 	.word	0x42000400
    965c:	42000800 	.word	0x42000800
    9660:	42001400 	.word	0x42001400
    9664:	42001800 	.word	0x42001800
    9668:	42001000 	.word	0x42001000
    966c:	00050003 	.word	0x00050003
    9670:	00060003 	.word	0x00060003
    9674:	00070003 	.word	0x00070003
    9678:	00110002 	.word	0x00110002
    967c:	00120002 	.word	0x00120002
    9680:	00130002 	.word	0x00130002
    9684:	000d0002 	.word	0x000d0002
    9688:	000e0002 	.word	0x000e0002
    968c:	000f0002 	.word	0x000f0002
    9690:	00170002 	.word	0x00170002
    9694:	00180002 	.word	0x00180002
    9698:	00190002 	.word	0x00190002
    969c:	00290003 	.word	0x00290003
    96a0:	002a0003 	.word	0x002a0003
    96a4:	002b0003 	.word	0x002b0003
    96a8:	00230003 	.word	0x00230003
    96ac:	00200003 	.word	0x00200003
    96b0:	00210003 	.word	0x00210003
    96b4:	00040003 	.word	0x00040003
    96b8:	00100002 	.word	0x00100002
    96bc:	000c0002 	.word	0x000c0002
    96c0:	00160002 	.word	0x00160002
    96c4:	00280003 	.word	0x00280003
    96c8:	00220003 	.word	0x00220003

000096cc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    96cc:	b530      	push	{r4, r5, lr}
    96ce:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    96d0:	4b0c      	ldr	r3, [pc, #48]	; (9704 <_sercom_get_sercom_inst_index+0x38>)
    96d2:	466a      	mov	r2, sp
    96d4:	cb32      	ldmia	r3!, {r1, r4, r5}
    96d6:	c232      	stmia	r2!, {r1, r4, r5}
    96d8:	cb32      	ldmia	r3!, {r1, r4, r5}
    96da:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    96dc:	9b00      	ldr	r3, [sp, #0]
    96de:	4283      	cmp	r3, r0
    96e0:	d006      	beq.n	96f0 <_sercom_get_sercom_inst_index+0x24>
    96e2:	2301      	movs	r3, #1
    96e4:	009a      	lsls	r2, r3, #2
    96e6:	4669      	mov	r1, sp
    96e8:	5852      	ldr	r2, [r2, r1]
    96ea:	4282      	cmp	r2, r0
    96ec:	d103      	bne.n	96f6 <_sercom_get_sercom_inst_index+0x2a>
    96ee:	e000      	b.n	96f2 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    96f0:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    96f2:	b2d8      	uxtb	r0, r3
    96f4:	e003      	b.n	96fe <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    96f6:	3301      	adds	r3, #1
    96f8:	2b06      	cmp	r3, #6
    96fa:	d1f3      	bne.n	96e4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    96fc:	2000      	movs	r0, #0
}
    96fe:	b007      	add	sp, #28
    9700:	bd30      	pop	{r4, r5, pc}
    9702:	46c0      	nop			; (mov r8, r8)
    9704:	0000b0e4 	.word	0x0000b0e4

00009708 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    9708:	b510      	push	{r4, lr}
    970a:	4b02      	ldr	r3, [pc, #8]	; (9714 <SERCOM0_Handler+0xc>)
    970c:	681b      	ldr	r3, [r3, #0]
    970e:	2000      	movs	r0, #0
    9710:	4798      	blx	r3
    9712:	bd10      	pop	{r4, pc}
    9714:	20000cf0 	.word	0x20000cf0

00009718 <SERCOM1_Handler>:
    9718:	b510      	push	{r4, lr}
    971a:	4b02      	ldr	r3, [pc, #8]	; (9724 <SERCOM1_Handler+0xc>)
    971c:	685b      	ldr	r3, [r3, #4]
    971e:	2001      	movs	r0, #1
    9720:	4798      	blx	r3
    9722:	bd10      	pop	{r4, pc}
    9724:	20000cf0 	.word	0x20000cf0

00009728 <SERCOM2_Handler>:
    9728:	b510      	push	{r4, lr}
    972a:	4b02      	ldr	r3, [pc, #8]	; (9734 <SERCOM2_Handler+0xc>)
    972c:	689b      	ldr	r3, [r3, #8]
    972e:	2002      	movs	r0, #2
    9730:	4798      	blx	r3
    9732:	bd10      	pop	{r4, pc}
    9734:	20000cf0 	.word	0x20000cf0

00009738 <SERCOM3_Handler>:
    9738:	b510      	push	{r4, lr}
    973a:	4b02      	ldr	r3, [pc, #8]	; (9744 <SERCOM3_Handler+0xc>)
    973c:	68db      	ldr	r3, [r3, #12]
    973e:	2003      	movs	r0, #3
    9740:	4798      	blx	r3
    9742:	bd10      	pop	{r4, pc}
    9744:	20000cf0 	.word	0x20000cf0

00009748 <SERCOM4_Handler>:
    9748:	b510      	push	{r4, lr}
    974a:	4b02      	ldr	r3, [pc, #8]	; (9754 <SERCOM4_Handler+0xc>)
    974c:	691b      	ldr	r3, [r3, #16]
    974e:	2004      	movs	r0, #4
    9750:	4798      	blx	r3
    9752:	bd10      	pop	{r4, pc}
    9754:	20000cf0 	.word	0x20000cf0

00009758 <SERCOM5_Handler>:
    9758:	b510      	push	{r4, lr}
    975a:	4b02      	ldr	r3, [pc, #8]	; (9764 <SERCOM5_Handler+0xc>)
    975c:	695b      	ldr	r3, [r3, #20]
    975e:	2005      	movs	r0, #5
    9760:	4798      	blx	r3
    9762:	bd10      	pop	{r4, pc}
    9764:	20000cf0 	.word	0x20000cf0

00009768 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    9768:	b5f0      	push	{r4, r5, r6, r7, lr}
    976a:	4657      	mov	r7, sl
    976c:	464e      	mov	r6, r9
    976e:	4645      	mov	r5, r8
    9770:	b4e0      	push	{r5, r6, r7}
    9772:	b088      	sub	sp, #32
    9774:	4680      	mov	r8, r0
    9776:	000e      	movs	r6, r1
    9778:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    977a:	0003      	movs	r3, r0
    977c:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    977e:	680b      	ldr	r3, [r1, #0]
    9780:	079b      	lsls	r3, r3, #30
    9782:	d400      	bmi.n	9786 <spi_init+0x1e>
    9784:	e0a7      	b.n	98d6 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    9786:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9788:	9303      	str	r3, [sp, #12]
    978a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    978c:	9304      	str	r3, [sp, #16]
    978e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    9790:	9305      	str	r3, [sp, #20]
    9792:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9794:	9306      	str	r3, [sp, #24]
    9796:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    9798:	231f      	movs	r3, #31
    979a:	4699      	mov	r9, r3
    979c:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    979e:	00bb      	lsls	r3, r7, #2
    97a0:	aa03      	add	r2, sp, #12
    97a2:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    97a4:	2800      	cmp	r0, #0
    97a6:	d102      	bne.n	97ae <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    97a8:	0030      	movs	r0, r6
    97aa:	4baf      	ldr	r3, [pc, #700]	; (9a68 <spi_init+0x300>)
    97ac:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    97ae:	1c43      	adds	r3, r0, #1
    97b0:	d028      	beq.n	9804 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    97b2:	0402      	lsls	r2, r0, #16
    97b4:	0c13      	lsrs	r3, r2, #16
    97b6:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    97b8:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    97ba:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    97bc:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    97be:	0603      	lsls	r3, r0, #24
    97c0:	d404      	bmi.n	97cc <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    97c2:	094b      	lsrs	r3, r1, #5
    97c4:	01db      	lsls	r3, r3, #7
    97c6:	2282      	movs	r2, #130	; 0x82
    97c8:	05d2      	lsls	r2, r2, #23
    97ca:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    97cc:	464b      	mov	r3, r9
    97ce:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    97d0:	18e8      	adds	r0, r5, r3
    97d2:	3040      	adds	r0, #64	; 0x40
    97d4:	7800      	ldrb	r0, [r0, #0]
    97d6:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    97d8:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    97da:	4652      	mov	r2, sl
    97dc:	07d2      	lsls	r2, r2, #31
    97de:	d50a      	bpl.n	97f6 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    97e0:	085b      	lsrs	r3, r3, #1
    97e2:	18eb      	adds	r3, r5, r3
    97e4:	3330      	adds	r3, #48	; 0x30
    97e6:	7818      	ldrb	r0, [r3, #0]
    97e8:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    97ea:	07cb      	lsls	r3, r1, #31
    97ec:	d501      	bpl.n	97f2 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    97ee:	0900      	lsrs	r0, r0, #4
    97f0:	e001      	b.n	97f6 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    97f2:	230f      	movs	r3, #15
    97f4:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    97f6:	4584      	cmp	ip, r0
    97f8:	d004      	beq.n	9804 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    97fa:	2300      	movs	r3, #0
    97fc:	4642      	mov	r2, r8
    97fe:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    9800:	201c      	movs	r0, #28
    9802:	e12b      	b.n	9a5c <spi_init+0x2f4>
    9804:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9806:	2f04      	cmp	r7, #4
    9808:	d1c8      	bne.n	979c <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    980a:	2012      	movs	r0, #18
    980c:	4b97      	ldr	r3, [pc, #604]	; (9a6c <spi_init+0x304>)
    980e:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    9810:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    9812:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    9814:	2b01      	cmp	r3, #1
    9816:	d112      	bne.n	983e <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    9818:	aa02      	add	r2, sp, #8
    981a:	0001      	movs	r1, r0
    981c:	69a0      	ldr	r0, [r4, #24]
    981e:	4b94      	ldr	r3, [pc, #592]	; (9a70 <spi_init+0x308>)
    9820:	4798      	blx	r3
    9822:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    9824:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    9826:	2b00      	cmp	r3, #0
    9828:	d000      	beq.n	982c <spi_init+0xc4>
    982a:	e117      	b.n	9a5c <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    982c:	7b33      	ldrb	r3, [r6, #12]
    982e:	b2db      	uxtb	r3, r3
    9830:	aa02      	add	r2, sp, #8
    9832:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    9834:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    9836:	429a      	cmp	r2, r3
    9838:	d000      	beq.n	983c <spi_init+0xd4>
    983a:	e10f      	b.n	9a5c <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    983c:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    983e:	7825      	ldrb	r5, [r4, #0]
    9840:	2d00      	cmp	r5, #0
    9842:	d114      	bne.n	986e <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    9844:	6832      	ldr	r2, [r6, #0]
    9846:	7fe3      	ldrb	r3, [r4, #31]
    9848:	041b      	lsls	r3, r3, #16
    984a:	7fa1      	ldrb	r1, [r4, #30]
    984c:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    984e:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    9850:	4293      	cmp	r3, r2
    9852:	d000      	beq.n	9856 <spi_init+0xee>
    9854:	e102      	b.n	9a5c <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    9856:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    9858:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    985a:	2220      	movs	r2, #32
    985c:	5ca2      	ldrb	r2, [r4, r2]
    985e:	2a00      	cmp	r2, #0
    9860:	d001      	beq.n	9866 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    9862:	2240      	movs	r2, #64	; 0x40
    9864:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    9866:	2208      	movs	r2, #8
    9868:	430a      	orrs	r2, r1
    986a:	4317      	orrs	r7, r2
    986c:	e000      	b.n	9870 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    986e:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    9870:	6862      	ldr	r2, [r4, #4]
    9872:	68a1      	ldr	r1, [r4, #8]
    9874:	430a      	orrs	r2, r1
    9876:	68e1      	ldr	r1, [r4, #12]
    9878:	430a      	orrs	r2, r1
    987a:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    987c:	7c21      	ldrb	r1, [r4, #16]
    987e:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    9880:	7c61      	ldrb	r1, [r4, #17]
    9882:	2900      	cmp	r1, #0
    9884:	d001      	beq.n	988a <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    9886:	2180      	movs	r1, #128	; 0x80
    9888:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    988a:	7ca1      	ldrb	r1, [r4, #18]
    988c:	2900      	cmp	r1, #0
    988e:	d002      	beq.n	9896 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    9890:	2180      	movs	r1, #128	; 0x80
    9892:	0289      	lsls	r1, r1, #10
    9894:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    9896:	7ce1      	ldrb	r1, [r4, #19]
    9898:	2900      	cmp	r1, #0
    989a:	d002      	beq.n	98a2 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    989c:	2180      	movs	r1, #128	; 0x80
    989e:	0089      	lsls	r1, r1, #2
    98a0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    98a2:	7d21      	ldrb	r1, [r4, #20]
    98a4:	2900      	cmp	r1, #0
    98a6:	d002      	beq.n	98ae <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    98a8:	2180      	movs	r1, #128	; 0x80
    98aa:	0189      	lsls	r1, r1, #6
    98ac:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    98ae:	6830      	ldr	r0, [r6, #0]
    98b0:	2102      	movs	r1, #2
    98b2:	430a      	orrs	r2, r1
    98b4:	4282      	cmp	r2, r0
    98b6:	d109      	bne.n	98cc <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    98b8:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    98ba:	429a      	cmp	r2, r3
    98bc:	d106      	bne.n	98cc <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    98be:	4643      	mov	r3, r8
    98c0:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    98c2:	7c23      	ldrb	r3, [r4, #16]
    98c4:	4642      	mov	r2, r8
    98c6:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    98c8:	2000      	movs	r0, #0
    98ca:	e0c7      	b.n	9a5c <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    98cc:	2300      	movs	r3, #0
    98ce:	4642      	mov	r2, r8
    98d0:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    98d2:	201c      	movs	r0, #28
    98d4:	e0c2      	b.n	9a5c <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    98d6:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    98d8:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    98da:	07db      	lsls	r3, r3, #31
    98dc:	d500      	bpl.n	98e0 <spi_init+0x178>
    98de:	e0bd      	b.n	9a5c <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    98e0:	0008      	movs	r0, r1
    98e2:	4b64      	ldr	r3, [pc, #400]	; (9a74 <spi_init+0x30c>)
    98e4:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    98e6:	2805      	cmp	r0, #5
    98e8:	d002      	beq.n	98f0 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    98ea:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    98ec:	3013      	adds	r0, #19
    98ee:	e001      	b.n	98f4 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    98f0:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    98f2:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    98f4:	4960      	ldr	r1, [pc, #384]	; (9a78 <spi_init+0x310>)
    98f6:	69ca      	ldr	r2, [r1, #28]
    98f8:	2301      	movs	r3, #1
    98fa:	40ab      	lsls	r3, r5
    98fc:	4313      	orrs	r3, r2
    98fe:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    9900:	a907      	add	r1, sp, #28
    9902:	2724      	movs	r7, #36	; 0x24
    9904:	5de3      	ldrb	r3, [r4, r7]
    9906:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    9908:	b2c5      	uxtb	r5, r0
    990a:	0028      	movs	r0, r5
    990c:	4b5b      	ldr	r3, [pc, #364]	; (9a7c <spi_init+0x314>)
    990e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    9910:	0028      	movs	r0, r5
    9912:	4b5b      	ldr	r3, [pc, #364]	; (9a80 <spi_init+0x318>)
    9914:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    9916:	5de0      	ldrb	r0, [r4, r7]
    9918:	2100      	movs	r1, #0
    991a:	4b5a      	ldr	r3, [pc, #360]	; (9a84 <spi_init+0x31c>)
    991c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    991e:	7823      	ldrb	r3, [r4, #0]
    9920:	2b01      	cmp	r3, #1
    9922:	d103      	bne.n	992c <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    9924:	6832      	ldr	r2, [r6, #0]
    9926:	330b      	adds	r3, #11
    9928:	4313      	orrs	r3, r2
    992a:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    992c:	7823      	ldrb	r3, [r4, #0]
    992e:	2b00      	cmp	r3, #0
    9930:	d103      	bne.n	993a <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    9932:	6832      	ldr	r2, [r6, #0]
    9934:	3308      	adds	r3, #8
    9936:	4313      	orrs	r3, r2
    9938:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    993a:	4643      	mov	r3, r8
    993c:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    993e:	ab02      	add	r3, sp, #8
    9940:	2280      	movs	r2, #128	; 0x80
    9942:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9944:	2200      	movs	r2, #0
    9946:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9948:	2101      	movs	r1, #1
    994a:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    994c:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    994e:	7823      	ldrb	r3, [r4, #0]
    9950:	2b00      	cmp	r3, #0
    9952:	d101      	bne.n	9958 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    9954:	ab02      	add	r3, sp, #8
    9956:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    9958:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    995a:	9303      	str	r3, [sp, #12]
    995c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    995e:	9304      	str	r3, [sp, #16]
    9960:	6b23      	ldr	r3, [r4, #48]	; 0x30
    9962:	9305      	str	r3, [sp, #20]
    9964:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9966:	9306      	str	r3, [sp, #24]
    9968:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    996a:	ad02      	add	r5, sp, #8
    996c:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    996e:	00bb      	lsls	r3, r7, #2
    9970:	aa03      	add	r2, sp, #12
    9972:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    9974:	2800      	cmp	r0, #0
    9976:	d102      	bne.n	997e <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    9978:	0030      	movs	r0, r6
    997a:	4b3b      	ldr	r3, [pc, #236]	; (9a68 <spi_init+0x300>)
    997c:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    997e:	1c43      	adds	r3, r0, #1
    9980:	d005      	beq.n	998e <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    9982:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    9984:	0c00      	lsrs	r0, r0, #16
    9986:	b2c0      	uxtb	r0, r0
    9988:	0029      	movs	r1, r5
    998a:	4b3f      	ldr	r3, [pc, #252]	; (9a88 <spi_init+0x320>)
    998c:	4798      	blx	r3
    998e:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9990:	2f04      	cmp	r7, #4
    9992:	d1eb      	bne.n	996c <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    9994:	7823      	ldrb	r3, [r4, #0]
    9996:	4642      	mov	r2, r8
    9998:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    999a:	7c23      	ldrb	r3, [r4, #16]
    999c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    999e:	7ca3      	ldrb	r3, [r4, #18]
    99a0:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    99a2:	7d23      	ldrb	r3, [r4, #20]
    99a4:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    99a6:	2200      	movs	r2, #0
    99a8:	466b      	mov	r3, sp
    99aa:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    99ac:	7823      	ldrb	r3, [r4, #0]
    99ae:	2b01      	cmp	r3, #1
    99b0:	d115      	bne.n	99de <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    99b2:	4643      	mov	r3, r8
    99b4:	6818      	ldr	r0, [r3, #0]
    99b6:	4b2f      	ldr	r3, [pc, #188]	; (9a74 <spi_init+0x30c>)
    99b8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    99ba:	3013      	adds	r0, #19
    99bc:	b2c0      	uxtb	r0, r0
    99be:	4b2b      	ldr	r3, [pc, #172]	; (9a6c <spi_init+0x304>)
    99c0:	4798      	blx	r3
    99c2:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    99c4:	466b      	mov	r3, sp
    99c6:	1d9a      	adds	r2, r3, #6
    99c8:	69a0      	ldr	r0, [r4, #24]
    99ca:	4b29      	ldr	r3, [pc, #164]	; (9a70 <spi_init+0x308>)
    99cc:	4798      	blx	r3
    99ce:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    99d0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    99d2:	2b00      	cmp	r3, #0
    99d4:	d142      	bne.n	9a5c <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    99d6:	466b      	mov	r3, sp
    99d8:	3306      	adds	r3, #6
    99da:	781b      	ldrb	r3, [r3, #0]
    99dc:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    99de:	7823      	ldrb	r3, [r4, #0]
    99e0:	2b00      	cmp	r3, #0
    99e2:	d10f      	bne.n	9a04 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    99e4:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    99e6:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    99e8:	6a70      	ldr	r0, [r6, #36]	; 0x24
    99ea:	7fe1      	ldrb	r1, [r4, #31]
    99ec:	0409      	lsls	r1, r1, #16
    99ee:	7fa5      	ldrb	r5, [r4, #30]
    99f0:	4329      	orrs	r1, r5
    99f2:	4301      	orrs	r1, r0
    99f4:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    99f6:	2220      	movs	r2, #32
    99f8:	5ca2      	ldrb	r2, [r4, r2]
    99fa:	2a00      	cmp	r2, #0
    99fc:	d004      	beq.n	9a08 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    99fe:	2140      	movs	r1, #64	; 0x40
    9a00:	430b      	orrs	r3, r1
    9a02:	e001      	b.n	9a08 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    9a04:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    9a06:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    9a08:	6862      	ldr	r2, [r4, #4]
    9a0a:	68a1      	ldr	r1, [r4, #8]
    9a0c:	430a      	orrs	r2, r1
    9a0e:	68e1      	ldr	r1, [r4, #12]
    9a10:	430a      	orrs	r2, r1
    9a12:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    9a14:	7c21      	ldrb	r1, [r4, #16]
    9a16:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    9a18:	7c61      	ldrb	r1, [r4, #17]
    9a1a:	2900      	cmp	r1, #0
    9a1c:	d103      	bne.n	9a26 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    9a1e:	491b      	ldr	r1, [pc, #108]	; (9a8c <spi_init+0x324>)
    9a20:	7889      	ldrb	r1, [r1, #2]
    9a22:	0789      	lsls	r1, r1, #30
    9a24:	d501      	bpl.n	9a2a <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    9a26:	2180      	movs	r1, #128	; 0x80
    9a28:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    9a2a:	7ca1      	ldrb	r1, [r4, #18]
    9a2c:	2900      	cmp	r1, #0
    9a2e:	d002      	beq.n	9a36 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    9a30:	2180      	movs	r1, #128	; 0x80
    9a32:	0289      	lsls	r1, r1, #10
    9a34:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    9a36:	7ce1      	ldrb	r1, [r4, #19]
    9a38:	2900      	cmp	r1, #0
    9a3a:	d002      	beq.n	9a42 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    9a3c:	2180      	movs	r1, #128	; 0x80
    9a3e:	0089      	lsls	r1, r1, #2
    9a40:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    9a42:	7d21      	ldrb	r1, [r4, #20]
    9a44:	2900      	cmp	r1, #0
    9a46:	d002      	beq.n	9a4e <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    9a48:	2180      	movs	r1, #128	; 0x80
    9a4a:	0189      	lsls	r1, r1, #6
    9a4c:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    9a4e:	6831      	ldr	r1, [r6, #0]
    9a50:	430a      	orrs	r2, r1
    9a52:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    9a54:	6872      	ldr	r2, [r6, #4]
    9a56:	4313      	orrs	r3, r2
    9a58:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    9a5a:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    9a5c:	b008      	add	sp, #32
    9a5e:	bc1c      	pop	{r2, r3, r4}
    9a60:	4690      	mov	r8, r2
    9a62:	4699      	mov	r9, r3
    9a64:	46a2      	mov	sl, r4
    9a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a68:	00009541 	.word	0x00009541
    9a6c:	0000a3e5 	.word	0x0000a3e5
    9a70:	000094cd 	.word	0x000094cd
    9a74:	000096cd 	.word	0x000096cd
    9a78:	40000800 	.word	0x40000800
    9a7c:	0000a3c1 	.word	0x0000a3c1
    9a80:	0000a351 	.word	0x0000a351
    9a84:	000094f5 	.word	0x000094f5
    9a88:	0000a4bd 	.word	0x0000a4bd
    9a8c:	41002000 	.word	0x41002000

00009a90 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    9a90:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a92:	465f      	mov	r7, fp
    9a94:	464e      	mov	r6, r9
    9a96:	4645      	mov	r5, r8
    9a98:	b4e0      	push	{r5, r6, r7}
    9a9a:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    9a9c:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    9a9e:	2a00      	cmp	r2, #0
    9aa0:	d06a      	beq.n	9b78 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    9aa2:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    9aa4:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    9aa6:	2900      	cmp	r1, #0
    9aa8:	d066      	beq.n	9b78 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    9aaa:	7941      	ldrb	r1, [r0, #5]
    9aac:	2900      	cmp	r1, #0
    9aae:	d105      	bne.n	9abc <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9ab0:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9ab2:	7e0c      	ldrb	r4, [r1, #24]
    9ab4:	07a4      	lsls	r4, r4, #30
    9ab6:	d501      	bpl.n	9abc <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9ab8:	2402      	movs	r4, #2
    9aba:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    9abc:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    9abe:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9ac0:	2102      	movs	r1, #2
    9ac2:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    9ac4:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9ac6:	05db      	lsls	r3, r3, #23
    9ac8:	0ddb      	lsrs	r3, r3, #23
    9aca:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    9acc:	7944      	ldrb	r4, [r0, #5]
    9ace:	2c01      	cmp	r4, #1
    9ad0:	d108      	bne.n	9ae4 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9ad2:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9ad4:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    9ad6:	420c      	tst	r4, r1
    9ad8:	d0fc      	beq.n	9ad4 <spi_read_buffer_wait+0x44>
    9ada:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9adc:	420c      	tst	r4, r1
    9ade:	d01a      	beq.n	9b16 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9ae0:	4644      	mov	r4, r8
    9ae2:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    9ae4:	7944      	ldrb	r4, [r0, #5]
    9ae6:	2c00      	cmp	r4, #0
    9ae8:	d115      	bne.n	9b16 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9aea:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9aec:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    9aee:	422c      	tst	r4, r5
    9af0:	d106      	bne.n	9b00 <spi_read_buffer_wait+0x70>
    9af2:	4c24      	ldr	r4, [pc, #144]	; (9b84 <spi_read_buffer_wait+0xf4>)
    9af4:	7e1f      	ldrb	r7, [r3, #24]
    9af6:	422f      	tst	r7, r5
    9af8:	d102      	bne.n	9b00 <spi_read_buffer_wait+0x70>
    9afa:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9afc:	2c00      	cmp	r4, #0
    9afe:	d1f9      	bne.n	9af4 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9b00:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9b02:	4667      	mov	r7, ip
    9b04:	423c      	tst	r4, r7
    9b06:	d003      	beq.n	9b10 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9b08:	2202      	movs	r2, #2
    9b0a:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    9b0c:	2404      	movs	r4, #4
    9b0e:	e033      	b.n	9b78 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9b10:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    9b12:	422c      	tst	r4, r5
    9b14:	d02d      	beq.n	9b72 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9b16:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9b18:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    9b1a:	422c      	tst	r4, r5
    9b1c:	d0fc      	beq.n	9b18 <spi_read_buffer_wait+0x88>
    9b1e:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9b20:	422c      	tst	r4, r5
    9b22:	d028      	beq.n	9b76 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9b24:	8b5c      	ldrh	r4, [r3, #26]
    9b26:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    9b28:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9b2a:	465f      	mov	r7, fp
    9b2c:	422f      	tst	r7, r5
    9b2e:	d001      	beq.n	9b34 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9b30:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    9b32:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9b34:	7987      	ldrb	r7, [r0, #6]
    9b36:	2f01      	cmp	r7, #1
    9b38:	d103      	bne.n	9b42 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9b3c:	05db      	lsls	r3, r3, #23
    9b3e:	0ddb      	lsrs	r3, r3, #23
    9b40:	e001      	b.n	9b46 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    9b44:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    9b46:	2c00      	cmp	r4, #0
    9b48:	d116      	bne.n	9b78 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    9b4a:	1c74      	adds	r4, r6, #1
    9b4c:	b2a4      	uxth	r4, r4
    9b4e:	464f      	mov	r7, r9
    9b50:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9b52:	7987      	ldrb	r7, [r0, #6]
    9b54:	2f01      	cmp	r7, #1
    9b56:	d105      	bne.n	9b64 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    9b58:	3602      	adds	r6, #2
    9b5a:	b2b6      	uxth	r6, r6
    9b5c:	0a1b      	lsrs	r3, r3, #8
    9b5e:	464f      	mov	r7, r9
    9b60:	553b      	strb	r3, [r7, r4]
    9b62:	e000      	b.n	9b66 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    9b64:	0026      	movs	r6, r4
    9b66:	3a01      	subs	r2, #1
    9b68:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    9b6a:	2a00      	cmp	r2, #0
    9b6c:	d1ae      	bne.n	9acc <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    9b6e:	2400      	movs	r4, #0
    9b70:	e002      	b.n	9b78 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    9b72:	2412      	movs	r4, #18
    9b74:	e000      	b.n	9b78 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    9b76:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    9b78:	0020      	movs	r0, r4
    9b7a:	bc1c      	pop	{r2, r3, r4}
    9b7c:	4690      	mov	r8, r2
    9b7e:	4699      	mov	r9, r3
    9b80:	46a3      	mov	fp, r4
    9b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9b84:	00002710 	.word	0x00002710

00009b88 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    9b88:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    9b8a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    9b8c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    9b8e:	2c01      	cmp	r4, #1
    9b90:	d172      	bne.n	9c78 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    9b92:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9b94:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    9b96:	2c00      	cmp	r4, #0
    9b98:	d16e      	bne.n	9c78 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    9b9a:	2a00      	cmp	r2, #0
    9b9c:	d05b      	beq.n	9c56 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    9b9e:	784b      	ldrb	r3, [r1, #1]
    9ba0:	2b00      	cmp	r3, #0
    9ba2:	d046      	beq.n	9c32 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9ba4:	6803      	ldr	r3, [r0, #0]
    9ba6:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    9ba8:	07db      	lsls	r3, r3, #31
    9baa:	d411      	bmi.n	9bd0 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    9bac:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9bae:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9bb0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9bb2:	2900      	cmp	r1, #0
    9bb4:	d105      	bne.n	9bc2 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    9bb6:	095a      	lsrs	r2, r3, #5
    9bb8:	01d2      	lsls	r2, r2, #7
    9bba:	2182      	movs	r1, #130	; 0x82
    9bbc:	05c9      	lsls	r1, r1, #23
    9bbe:	468c      	mov	ip, r1
    9bc0:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9bc2:	211f      	movs	r1, #31
    9bc4:	400b      	ands	r3, r1
    9bc6:	391e      	subs	r1, #30
    9bc8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9bca:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    9bcc:	2305      	movs	r3, #5
    9bce:	e053      	b.n	9c78 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    9bd0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9bd2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9bd4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9bd6:	2c00      	cmp	r4, #0
    9bd8:	d105      	bne.n	9be6 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    9bda:	095a      	lsrs	r2, r3, #5
    9bdc:	01d2      	lsls	r2, r2, #7
    9bde:	2482      	movs	r4, #130	; 0x82
    9be0:	05e4      	lsls	r4, r4, #23
    9be2:	46a4      	mov	ip, r4
    9be4:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9be6:	241f      	movs	r4, #31
    9be8:	4023      	ands	r3, r4
    9bea:	3c1e      	subs	r4, #30
    9bec:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9bee:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9bf0:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9bf2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9bf4:	07d2      	lsls	r2, r2, #31
    9bf6:	d501      	bpl.n	9bfc <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9bf8:	788a      	ldrb	r2, [r1, #2]
    9bfa:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    9bfc:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9bfe:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    9c00:	2a00      	cmp	r2, #0
    9c02:	d139      	bne.n	9c78 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9c04:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    9c06:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9c08:	7e13      	ldrb	r3, [r2, #24]
    9c0a:	420b      	tst	r3, r1
    9c0c:	d0fc      	beq.n	9c08 <spi_select_slave+0x80>
    9c0e:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9c10:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9c12:	0749      	lsls	r1, r1, #29
    9c14:	d530      	bpl.n	9c78 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9c16:	8b53      	ldrh	r3, [r2, #26]
    9c18:	075b      	lsls	r3, r3, #29
    9c1a:	d501      	bpl.n	9c20 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9c1c:	2304      	movs	r3, #4
    9c1e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9c20:	7983      	ldrb	r3, [r0, #6]
    9c22:	2b01      	cmp	r3, #1
    9c24:	d102      	bne.n	9c2c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9c26:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9c28:	2300      	movs	r3, #0
    9c2a:	e025      	b.n	9c78 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9c2c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9c2e:	2300      	movs	r3, #0
    9c30:	e022      	b.n	9c78 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    9c32:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9c34:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9c36:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9c38:	2900      	cmp	r1, #0
    9c3a:	d105      	bne.n	9c48 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    9c3c:	095a      	lsrs	r2, r3, #5
    9c3e:	01d2      	lsls	r2, r2, #7
    9c40:	2182      	movs	r1, #130	; 0x82
    9c42:	05c9      	lsls	r1, r1, #23
    9c44:	468c      	mov	ip, r1
    9c46:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9c48:	211f      	movs	r1, #31
    9c4a:	400b      	ands	r3, r1
    9c4c:	391e      	subs	r1, #30
    9c4e:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9c50:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9c52:	2300      	movs	r3, #0
    9c54:	e010      	b.n	9c78 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    9c56:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9c58:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9c5a:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9c5c:	2900      	cmp	r1, #0
    9c5e:	d105      	bne.n	9c6c <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    9c60:	095a      	lsrs	r2, r3, #5
    9c62:	01d2      	lsls	r2, r2, #7
    9c64:	2182      	movs	r1, #130	; 0x82
    9c66:	05c9      	lsls	r1, r1, #23
    9c68:	468c      	mov	ip, r1
    9c6a:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9c6c:	211f      	movs	r1, #31
    9c6e:	400b      	ands	r3, r1
    9c70:	391e      	subs	r1, #30
    9c72:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9c74:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    9c76:	2300      	movs	r3, #0
}
    9c78:	0018      	movs	r0, r3
    9c7a:	bd10      	pop	{r4, pc}

00009c7c <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    9c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c7e:	465f      	mov	r7, fp
    9c80:	4656      	mov	r6, sl
    9c82:	464d      	mov	r5, r9
    9c84:	4644      	mov	r4, r8
    9c86:	b4f0      	push	{r4, r5, r6, r7}
    9c88:	b083      	sub	sp, #12
    9c8a:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    9c8c:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    9c8e:	2a00      	cmp	r2, #0
    9c90:	d100      	bne.n	9c94 <spi_write_buffer_wait+0x18>
    9c92:	e0e5      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    9c94:	7943      	ldrb	r3, [r0, #5]
    9c96:	2b00      	cmp	r3, #0
    9c98:	d105      	bne.n	9ca6 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9c9a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9c9c:	7e1c      	ldrb	r4, [r3, #24]
    9c9e:	07a2      	lsls	r2, r4, #30
    9ca0:	d501      	bpl.n	9ca6 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9ca2:	2402      	movs	r4, #2
    9ca4:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    9ca6:	465d      	mov	r5, fp
    9ca8:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    9caa:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9cac:	2202      	movs	r2, #2
    9cae:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    9cb0:	3202      	adds	r2, #2
    9cb2:	4690      	mov	r8, r2
    9cb4:	e08c      	b.n	9dd0 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    9cb6:	7942      	ldrb	r2, [r0, #5]
    9cb8:	2a00      	cmp	r2, #0
    9cba:	d116      	bne.n	9cea <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9cbc:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9cbe:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    9cc0:	421e      	tst	r6, r3
    9cc2:	d106      	bne.n	9cd2 <spi_write_buffer_wait+0x56>
    9cc4:	4e6a      	ldr	r6, [pc, #424]	; (9e70 <spi_write_buffer_wait+0x1f4>)
    9cc6:	7e17      	ldrb	r7, [r2, #24]
    9cc8:	421f      	tst	r7, r3
    9cca:	d102      	bne.n	9cd2 <spi_write_buffer_wait+0x56>
    9ccc:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9cce:	2e00      	cmp	r6, #0
    9cd0:	d1f9      	bne.n	9cc6 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9cd2:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9cd4:	4661      	mov	r1, ip
    9cd6:	420e      	tst	r6, r1
    9cd8:	d003      	beq.n	9ce2 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9cda:	2302      	movs	r3, #2
    9cdc:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    9cde:	3302      	adds	r3, #2
    9ce0:	e0be      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9ce2:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    9ce4:	421a      	tst	r2, r3
    9ce6:	d100      	bne.n	9cea <spi_write_buffer_wait+0x6e>
    9ce8:	e0b1      	b.n	9e4e <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9cea:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9cec:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    9cee:	421a      	tst	r2, r3
    9cf0:	d0fc      	beq.n	9cec <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    9cf2:	1c62      	adds	r2, r4, #1
    9cf4:	b297      	uxth	r7, r2
    9cf6:	4652      	mov	r2, sl
    9cf8:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9cfa:	7981      	ldrb	r1, [r0, #6]
    9cfc:	2901      	cmp	r1, #1
    9cfe:	d002      	beq.n	9d06 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    9d00:	b292      	uxth	r2, r2
    9d02:	003c      	movs	r4, r7
    9d04:	e005      	b.n	9d12 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    9d06:	3402      	adds	r4, #2
    9d08:	b2a4      	uxth	r4, r4
    9d0a:	4651      	mov	r1, sl
    9d0c:	5dcf      	ldrb	r7, [r1, r7]
    9d0e:	023f      	lsls	r7, r7, #8
    9d10:	433a      	orrs	r2, r7
    9d12:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9d14:	421f      	tst	r7, r3
    9d16:	d002      	beq.n	9d1e <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9d18:	05d2      	lsls	r2, r2, #23
    9d1a:	0dd2      	lsrs	r2, r2, #23
    9d1c:	62b2      	str	r2, [r6, #40]	; 0x28
    9d1e:	1e6a      	subs	r2, r5, #1
    9d20:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    9d22:	79c6      	ldrb	r6, [r0, #7]
    9d24:	2e00      	cmp	r6, #0
    9d26:	d057      	beq.n	9dd8 <spi_write_buffer_wait+0x15c>
    9d28:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    9d2a:	7942      	ldrb	r2, [r0, #5]
    9d2c:	2a00      	cmp	r2, #0
    9d2e:	d139      	bne.n	9da4 <spi_write_buffer_wait+0x128>
    9d30:	4a50      	ldr	r2, [pc, #320]	; (9e74 <spi_write_buffer_wait+0x1f8>)
    9d32:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    9d34:	2d00      	cmp	r5, #0
    9d36:	d020      	beq.n	9d7a <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9d38:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9d3a:	7e37      	ldrb	r7, [r6, #24]
    9d3c:	421f      	tst	r7, r3
    9d3e:	d01c      	beq.n	9d7a <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    9d40:	1c67      	adds	r7, r4, #1
    9d42:	b2b9      	uxth	r1, r7
    9d44:	4689      	mov	r9, r1
    9d46:	9901      	ldr	r1, [sp, #4]
    9d48:	5d09      	ldrb	r1, [r1, r4]
    9d4a:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9d4c:	7981      	ldrb	r1, [r0, #6]
    9d4e:	2901      	cmp	r1, #1
    9d50:	d003      	beq.n	9d5a <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    9d52:	4669      	mov	r1, sp
    9d54:	880f      	ldrh	r7, [r1, #0]
    9d56:	464c      	mov	r4, r9
    9d58:	e007      	b.n	9d6a <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    9d5a:	3402      	adds	r4, #2
    9d5c:	b2a4      	uxth	r4, r4
    9d5e:	4649      	mov	r1, r9
    9d60:	9f01      	ldr	r7, [sp, #4]
    9d62:	5c79      	ldrb	r1, [r7, r1]
    9d64:	0209      	lsls	r1, r1, #8
    9d66:	9f00      	ldr	r7, [sp, #0]
    9d68:	430f      	orrs	r7, r1
    9d6a:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9d6c:	4219      	tst	r1, r3
    9d6e:	d002      	beq.n	9d76 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9d70:	05ff      	lsls	r7, r7, #23
    9d72:	0dff      	lsrs	r7, r7, #23
    9d74:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    9d76:	3d01      	subs	r5, #1
    9d78:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9d7a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9d7c:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    9d7e:	4641      	mov	r1, r8
    9d80:	420f      	tst	r7, r1
    9d82:	d102      	bne.n	9d8a <spi_write_buffer_wait+0x10e>
    9d84:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9d86:	2a00      	cmp	r2, #0
    9d88:	d1d4      	bne.n	9d34 <spi_write_buffer_wait+0xb8>
    9d8a:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9d8c:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    9d8e:	4667      	mov	r7, ip
    9d90:	423a      	tst	r2, r7
    9d92:	d003      	beq.n	9d9c <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9d94:	2302      	movs	r3, #2
    9d96:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    9d98:	3302      	adds	r3, #2
    9d9a:	e061      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9d9c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    9d9e:	4646      	mov	r6, r8
    9da0:	4232      	tst	r2, r6
    9da2:	d056      	beq.n	9e52 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9da4:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9da6:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    9da8:	4647      	mov	r7, r8
    9daa:	423a      	tst	r2, r7
    9dac:	d0fb      	beq.n	9da6 <spi_write_buffer_wait+0x12a>
    9dae:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9db0:	423a      	tst	r2, r7
    9db2:	d009      	beq.n	9dc8 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9db4:	8b72      	ldrh	r2, [r6, #26]
    9db6:	423a      	tst	r2, r7
    9db8:	d000      	beq.n	9dbc <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9dba:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9dbc:	7982      	ldrb	r2, [r0, #6]
    9dbe:	2a01      	cmp	r2, #1
    9dc0:	d101      	bne.n	9dc6 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9dc2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    9dc4:	e000      	b.n	9dc8 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9dc6:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    9dc8:	465a      	mov	r2, fp
    9dca:	3a01      	subs	r2, #1
    9dcc:	b292      	uxth	r2, r2
    9dce:	4693      	mov	fp, r2
    9dd0:	3d01      	subs	r5, #1
    9dd2:	b2ad      	uxth	r5, r5
    9dd4:	468a      	mov	sl, r1
    9dd6:	e000      	b.n	9dda <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    9dd8:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    9dda:	4a27      	ldr	r2, [pc, #156]	; (9e78 <spi_write_buffer_wait+0x1fc>)
    9ddc:	4295      	cmp	r5, r2
    9dde:	d000      	beq.n	9de2 <spi_write_buffer_wait+0x166>
    9de0:	e769      	b.n	9cb6 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    9de2:	7943      	ldrb	r3, [r0, #5]
    9de4:	2b01      	cmp	r3, #1
    9de6:	d106      	bne.n	9df6 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9de8:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    9dea:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9dec:	7e0b      	ldrb	r3, [r1, #24]
    9dee:	4213      	tst	r3, r2
    9df0:	d0fc      	beq.n	9dec <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9df2:	2300      	movs	r3, #0
    9df4:	e034      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    9df6:	2b00      	cmp	r3, #0
    9df8:	d12d      	bne.n	9e56 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    9dfa:	79c1      	ldrb	r1, [r0, #7]
    9dfc:	2900      	cmp	r1, #0
    9dfe:	d02f      	beq.n	9e60 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9e00:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    9e02:	465b      	mov	r3, fp
    9e04:	465c      	mov	r4, fp
    9e06:	2b00      	cmp	r3, #0
    9e08:	d11b      	bne.n	9e42 <spi_write_buffer_wait+0x1c6>
    9e0a:	e029      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9e0c:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9e0e:	422a      	tst	r2, r5
    9e10:	d102      	bne.n	9e18 <spi_write_buffer_wait+0x19c>
    9e12:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9e14:	2b00      	cmp	r3, #0
    9e16:	d1f9      	bne.n	9e0c <spi_write_buffer_wait+0x190>
    9e18:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    9e1a:	422b      	tst	r3, r5
    9e1c:	d01d      	beq.n	9e5a <spi_write_buffer_wait+0x1de>
    9e1e:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9e20:	422b      	tst	r3, r5
    9e22:	d009      	beq.n	9e38 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9e24:	8b4b      	ldrh	r3, [r1, #26]
    9e26:	422b      	tst	r3, r5
    9e28:	d000      	beq.n	9e2c <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    9e2a:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9e2c:	7983      	ldrb	r3, [r0, #6]
    9e2e:	2b01      	cmp	r3, #1
    9e30:	d101      	bne.n	9e36 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9e32:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    9e34:	e000      	b.n	9e38 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9e36:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    9e38:	3c01      	subs	r4, #1
    9e3a:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    9e3c:	2c00      	cmp	r4, #0
    9e3e:	d00e      	beq.n	9e5e <spi_write_buffer_wait+0x1e2>
    9e40:	e7ff      	b.n	9e42 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9e42:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9e44:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9e46:	422b      	tst	r3, r5
    9e48:	d1e6      	bne.n	9e18 <spi_write_buffer_wait+0x19c>
    9e4a:	4b09      	ldr	r3, [pc, #36]	; (9e70 <spi_write_buffer_wait+0x1f4>)
    9e4c:	e7de      	b.n	9e0c <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    9e4e:	2312      	movs	r3, #18
    9e50:	e006      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    9e52:	2312      	movs	r3, #18
    9e54:	e004      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9e56:	2300      	movs	r3, #0
    9e58:	e002      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    9e5a:	2312      	movs	r3, #18
    9e5c:	e000      	b.n	9e60 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9e5e:	2300      	movs	r3, #0
}
    9e60:	0018      	movs	r0, r3
    9e62:	b003      	add	sp, #12
    9e64:	bc3c      	pop	{r2, r3, r4, r5}
    9e66:	4690      	mov	r8, r2
    9e68:	4699      	mov	r9, r3
    9e6a:	46a2      	mov	sl, r4
    9e6c:	46ab      	mov	fp, r5
    9e6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9e70:	00002710 	.word	0x00002710
    9e74:	00002711 	.word	0x00002711
    9e78:	0000ffff 	.word	0x0000ffff

00009e7c <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    9e7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9e7e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    9e80:	ac01      	add	r4, sp, #4
    9e82:	2501      	movs	r5, #1
    9e84:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    9e86:	2300      	movs	r3, #0
    9e88:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    9e8a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    9e8c:	0021      	movs	r1, r4
    9e8e:	201b      	movs	r0, #27
    9e90:	4f07      	ldr	r7, [pc, #28]	; (9eb0 <Configure_Led+0x34>)
    9e92:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9e94:	2682      	movs	r6, #130	; 0x82
    9e96:	05f6      	lsls	r6, r6, #23
    9e98:	2380      	movs	r3, #128	; 0x80
    9e9a:	051b      	lsls	r3, r3, #20
    9e9c:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    9e9e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    9ea0:	0021      	movs	r1, r4
    9ea2:	201c      	movs	r0, #28
    9ea4:	47b8      	blx	r7
    9ea6:	2380      	movs	r3, #128	; 0x80
    9ea8:	055b      	lsls	r3, r3, #21
    9eaa:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    9eac:	b003      	add	sp, #12
    9eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9eb0:	000094a9 	.word	0x000094a9

00009eb4 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    9eb4:	4770      	bx	lr
    9eb6:	46c0      	nop			; (mov r8, r8)

00009eb8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    9eb8:	4b0c      	ldr	r3, [pc, #48]	; (9eec <cpu_irq_enter_critical+0x34>)
    9eba:	681b      	ldr	r3, [r3, #0]
    9ebc:	2b00      	cmp	r3, #0
    9ebe:	d110      	bne.n	9ee2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9ec0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    9ec4:	2b00      	cmp	r3, #0
    9ec6:	d109      	bne.n	9edc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    9ec8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    9eca:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    9ece:	2200      	movs	r2, #0
    9ed0:	4b07      	ldr	r3, [pc, #28]	; (9ef0 <cpu_irq_enter_critical+0x38>)
    9ed2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    9ed4:	3201      	adds	r2, #1
    9ed6:	4b07      	ldr	r3, [pc, #28]	; (9ef4 <cpu_irq_enter_critical+0x3c>)
    9ed8:	701a      	strb	r2, [r3, #0]
    9eda:	e002      	b.n	9ee2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    9edc:	2200      	movs	r2, #0
    9ede:	4b05      	ldr	r3, [pc, #20]	; (9ef4 <cpu_irq_enter_critical+0x3c>)
    9ee0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    9ee2:	4a02      	ldr	r2, [pc, #8]	; (9eec <cpu_irq_enter_critical+0x34>)
    9ee4:	6813      	ldr	r3, [r2, #0]
    9ee6:	3301      	adds	r3, #1
    9ee8:	6013      	str	r3, [r2, #0]
}
    9eea:	4770      	bx	lr
    9eec:	20000d08 	.word	0x20000d08
    9ef0:	20000008 	.word	0x20000008
    9ef4:	20000d0c 	.word	0x20000d0c

00009ef8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    9ef8:	4b08      	ldr	r3, [pc, #32]	; (9f1c <cpu_irq_leave_critical+0x24>)
    9efa:	681a      	ldr	r2, [r3, #0]
    9efc:	3a01      	subs	r2, #1
    9efe:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    9f00:	681b      	ldr	r3, [r3, #0]
    9f02:	2b00      	cmp	r3, #0
    9f04:	d109      	bne.n	9f1a <cpu_irq_leave_critical+0x22>
    9f06:	4b06      	ldr	r3, [pc, #24]	; (9f20 <cpu_irq_leave_critical+0x28>)
    9f08:	781b      	ldrb	r3, [r3, #0]
    9f0a:	2b00      	cmp	r3, #0
    9f0c:	d005      	beq.n	9f1a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    9f0e:	2201      	movs	r2, #1
    9f10:	4b04      	ldr	r3, [pc, #16]	; (9f24 <cpu_irq_leave_critical+0x2c>)
    9f12:	701a      	strb	r2, [r3, #0]
    9f14:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    9f18:	b662      	cpsie	i
	}
}
    9f1a:	4770      	bx	lr
    9f1c:	20000d08 	.word	0x20000d08
    9f20:	20000d0c 	.word	0x20000d0c
    9f24:	20000008 	.word	0x20000008

00009f28 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    9f28:	b510      	push	{r4, lr}
	switch (clock_source) {
    9f2a:	2807      	cmp	r0, #7
    9f2c:	d803      	bhi.n	9f36 <system_clock_source_get_hz+0xe>
    9f2e:	0080      	lsls	r0, r0, #2
    9f30:	4b0f      	ldr	r3, [pc, #60]	; (9f70 <system_clock_source_get_hz+0x48>)
    9f32:	581b      	ldr	r3, [r3, r0]
    9f34:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    9f36:	2000      	movs	r0, #0
    9f38:	e018      	b.n	9f6c <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    9f3a:	4b0e      	ldr	r3, [pc, #56]	; (9f74 <system_clock_source_get_hz+0x4c>)
    9f3c:	6858      	ldr	r0, [r3, #4]
    9f3e:	e015      	b.n	9f6c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    9f40:	4b0d      	ldr	r3, [pc, #52]	; (9f78 <system_clock_source_get_hz+0x50>)
    9f42:	7d59      	ldrb	r1, [r3, #21]
    9f44:	0709      	lsls	r1, r1, #28
    9f46:	0f09      	lsrs	r1, r1, #28
    9f48:	3101      	adds	r1, #1
    9f4a:	480c      	ldr	r0, [pc, #48]	; (9f7c <system_clock_source_get_hz+0x54>)
    9f4c:	4b0c      	ldr	r3, [pc, #48]	; (9f80 <system_clock_source_get_hz+0x58>)
    9f4e:	4798      	blx	r3
    9f50:	e00c      	b.n	9f6c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    9f52:	4b08      	ldr	r3, [pc, #32]	; (9f74 <system_clock_source_get_hz+0x4c>)
    9f54:	6898      	ldr	r0, [r3, #8]
    9f56:	e009      	b.n	9f6c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    9f58:	4b07      	ldr	r3, [pc, #28]	; (9f78 <system_clock_source_get_hz+0x50>)
    9f5a:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    9f5c:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    9f5e:	079b      	lsls	r3, r3, #30
    9f60:	d504      	bpl.n	9f6c <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    9f62:	4b04      	ldr	r3, [pc, #16]	; (9f74 <system_clock_source_get_hz+0x4c>)
    9f64:	6818      	ldr	r0, [r3, #0]
    9f66:	e001      	b.n	9f6c <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    9f68:	2080      	movs	r0, #128	; 0x80
    9f6a:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    9f6c:	bd10      	pop	{r4, pc}
    9f6e:	46c0      	nop			; (mov r8, r8)
    9f70:	0000b0fc 	.word	0x0000b0fc
    9f74:	20000d10 	.word	0x20000d10
    9f78:	40001000 	.word	0x40001000
    9f7c:	02dc6c00 	.word	0x02dc6c00
    9f80:	0000a745 	.word	0x0000a745

00009f84 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    9f84:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f86:	465f      	mov	r7, fp
    9f88:	4656      	mov	r6, sl
    9f8a:	464d      	mov	r5, r9
    9f8c:	4644      	mov	r4, r8
    9f8e:	b4f0      	push	{r4, r5, r6, r7}
    9f90:	b083      	sub	sp, #12
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    9f92:	4f30      	ldr	r7, [pc, #192]	; (a054 <system_clock_source_xosc32k_set_config+0xd0>)
    9f94:	8abb      	ldrh	r3, [r7, #20]
    9f96:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    9f98:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    9f9a:	7803      	ldrb	r3, [r0, #0]
    9f9c:	425a      	negs	r2, r3
    9f9e:	415a      	adcs	r2, r3
    9fa0:	4690      	mov	r8, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    9fa2:	7883      	ldrb	r3, [r0, #2]
    9fa4:	469b      	mov	fp, r3
	temp.bit.EN32K = config->enable_32khz_output;
    9fa6:	78c3      	ldrb	r3, [r0, #3]

	temp.bit.ONDEMAND = config->on_demand;
    9fa8:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    9faa:	7a02      	ldrb	r2, [r0, #8]
    9fac:	9200      	str	r2, [sp, #0]
	temp.bit.WRTLOCK  = config->write_once;
    9fae:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    9fb0:	4a29      	ldr	r2, [pc, #164]	; (a058 <system_clock_source_xosc32k_set_config+0xd4>)
    9fb2:	6841      	ldr	r1, [r0, #4]
    9fb4:	6091      	str	r1, [r2, #8]

	OSC32KCTRL->CFDCTRL.reg =
    9fb6:	7ac2      	ldrb	r2, [r0, #11]
    9fb8:	0092      	lsls	r2, r2, #2
    9fba:	4692      	mov	sl, r2
    9fbc:	7b82      	ldrb	r2, [r0, #14]
    9fbe:	0052      	lsls	r2, r2, #1
    9fc0:	4691      	mov	r9, r2
    9fc2:	4652      	mov	r2, sl
    9fc4:	4649      	mov	r1, r9
    9fc6:	430a      	orrs	r2, r1
    9fc8:	4691      	mov	r9, r2
    9fca:	7b42      	ldrb	r2, [r0, #13]
    9fcc:	4692      	mov	sl, r2
    9fce:	464a      	mov	r2, r9
    9fd0:	4651      	mov	r1, sl
    9fd2:	430a      	orrs	r2, r1
    9fd4:	4669      	mov	r1, sp
    9fd6:	71ca      	strb	r2, [r1, #7]
    9fd8:	79ca      	ldrb	r2, [r1, #7]
    9fda:	75ba      	strb	r2, [r7, #22]
		(config->clock_failure_detector_prescaler << OSC32KCTRL_CFDCTRL_CFDPRESC_Pos) |
		(config->enable_clock_failure_detector << OSC32KCTRL_CFDCTRL_CFDEN_Pos)|
		(config->enable_clock_switch_back << OSC32KCTRL_CFDCTRL_SWBACK_Pos);

	OSC32KCTRL->EVCTRL.reg =
    9fdc:	7b00      	ldrb	r0, [r0, #12]
    9fde:	75f8      	strb	r0, [r7, #23]
			(config->enable_clock_failure_detector_event_outut << OSC32KCTRL_EVCTRL_CFDEO_Pos);

	OSC32KCTRL->XOSC32K = temp;
    9fe0:	2001      	movs	r0, #1
    9fe2:	4642      	mov	r2, r8
    9fe4:	0092      	lsls	r2, r2, #2
    9fe6:	4690      	mov	r8, r2
    9fe8:	2204      	movs	r2, #4
    9fea:	4691      	mov	r9, r2
    9fec:	4662      	mov	r2, ip
    9fee:	4649      	mov	r1, r9
    9ff0:	438a      	bics	r2, r1
    9ff2:	4694      	mov	ip, r2
    9ff4:	4642      	mov	r2, r8
    9ff6:	4661      	mov	r1, ip
    9ff8:	430a      	orrs	r2, r1
    9ffa:	4694      	mov	ip, r2
    9ffc:	4003      	ands	r3, r0
    9ffe:	00db      	lsls	r3, r3, #3
    a000:	2208      	movs	r2, #8
    a002:	4690      	mov	r8, r2
    a004:	4662      	mov	r2, ip
    a006:	4641      	mov	r1, r8
    a008:	438a      	bics	r2, r1
    a00a:	4313      	orrs	r3, r2
    a00c:	4659      	mov	r1, fp
    a00e:	4001      	ands	r1, r0
    a010:	0109      	lsls	r1, r1, #4
    a012:	2210      	movs	r2, #16
    a014:	4393      	bics	r3, r2
    a016:	430b      	orrs	r3, r1
    a018:	9a00      	ldr	r2, [sp, #0]
    a01a:	4002      	ands	r2, r0
    a01c:	0192      	lsls	r2, r2, #6
    a01e:	2140      	movs	r1, #64	; 0x40
    a020:	438b      	bics	r3, r1
    a022:	4313      	orrs	r3, r2
    a024:	4006      	ands	r6, r0
    a026:	01f6      	lsls	r6, r6, #7
    a028:	2280      	movs	r2, #128	; 0x80
    a02a:	4393      	bics	r3, r2
    a02c:	4333      	orrs	r3, r6
    a02e:	3a79      	subs	r2, #121	; 0x79
    a030:	4015      	ands	r5, r2
    a032:	022d      	lsls	r5, r5, #8
    a034:	4e09      	ldr	r6, [pc, #36]	; (a05c <system_clock_source_xosc32k_set_config+0xd8>)
    a036:	4033      	ands	r3, r6
    a038:	432b      	orrs	r3, r5
    a03a:	4004      	ands	r4, r0
    a03c:	0320      	lsls	r0, r4, #12
    a03e:	4c08      	ldr	r4, [pc, #32]	; (a060 <system_clock_source_xosc32k_set_config+0xdc>)
    a040:	401c      	ands	r4, r3
    a042:	4304      	orrs	r4, r0
    a044:	82bc      	strh	r4, [r7, #20]
}
    a046:	b003      	add	sp, #12
    a048:	bc3c      	pop	{r2, r3, r4, r5}
    a04a:	4690      	mov	r8, r2
    a04c:	4699      	mov	r9, r3
    a04e:	46a2      	mov	sl, r4
    a050:	46ab      	mov	fp, r5
    a052:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a054:	40001400 	.word	0x40001400
    a058:	20000d10 	.word	0x20000d10
    a05c:	fffff8ff 	.word	0xfffff8ff
    a060:	ffffefff 	.word	0xffffefff

0000a064 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    a064:	2807      	cmp	r0, #7
    a066:	d803      	bhi.n	a070 <system_clock_source_enable+0xc>
    a068:	0080      	lsls	r0, r0, #2
    a06a:	4b18      	ldr	r3, [pc, #96]	; (a0cc <system_clock_source_enable+0x68>)
    a06c:	581b      	ldr	r3, [r3, r0]
    a06e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    a070:	2017      	movs	r0, #23
    a072:	e029      	b.n	a0c8 <system_clock_source_enable+0x64>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC48M:
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
    a074:	4a16      	ldr	r2, [pc, #88]	; (a0d0 <system_clock_source_enable+0x6c>)
    a076:	7d11      	ldrb	r1, [r2, #20]
    a078:	2302      	movs	r3, #2
    a07a:	430b      	orrs	r3, r1
    a07c:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    a07e:	2000      	movs	r0, #0
    a080:	e022      	b.n	a0c8 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    a082:	4a14      	ldr	r2, [pc, #80]	; (a0d4 <system_clock_source_enable+0x70>)
    a084:	6991      	ldr	r1, [r2, #24]
    a086:	2302      	movs	r3, #2
    a088:	430b      	orrs	r3, r1
    a08a:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a08c:	2000      	movs	r0, #0
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;
    a08e:	e01b      	b.n	a0c8 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    a090:	4a0f      	ldr	r2, [pc, #60]	; (a0d0 <system_clock_source_enable+0x6c>)
    a092:	8a11      	ldrh	r1, [r2, #16]
    a094:	2302      	movs	r3, #2
    a096:	430b      	orrs	r3, r1
    a098:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a09a:	2000      	movs	r0, #0
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;
    a09c:	e014      	b.n	a0c8 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    a09e:	4a0d      	ldr	r2, [pc, #52]	; (a0d4 <system_clock_source_enable+0x70>)
    a0a0:	8a91      	ldrh	r1, [r2, #20]
    a0a2:	2302      	movs	r3, #2
    a0a4:	430b      	orrs	r3, r1
    a0a6:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a0a8:	2000      	movs	r0, #0
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
		break;
    a0aa:	e00d      	b.n	a0c8 <system_clock_source_enable+0x64>
	case SYSTEM_CLOCK_SOURCE_DPLL:
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    a0ac:	4a08      	ldr	r2, [pc, #32]	; (a0d0 <system_clock_source_enable+0x6c>)
    a0ae:	7f11      	ldrb	r1, [r2, #28]
    a0b0:	2302      	movs	r3, #2
    a0b2:	430b      	orrs	r3, r1
    a0b4:	7713      	strb	r3, [r2, #28]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    a0b6:	0010      	movs	r0, r2
    a0b8:	212c      	movs	r1, #44	; 0x2c
    a0ba:	2202      	movs	r2, #2
    a0bc:	5c43      	ldrb	r3, [r0, r1]
    a0be:	4213      	tst	r3, r2
    a0c0:	d1fc      	bne.n	a0bc <system_clock_source_enable+0x58>
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    a0c2:	2000      	movs	r0, #0
    a0c4:	e000      	b.n	a0c8 <system_clock_source_enable+0x64>
		}
		break;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    a0c6:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    a0c8:	4770      	bx	lr
    a0ca:	46c0      	nop			; (mov r8, r8)
    a0cc:	0000b11c 	.word	0x0000b11c
    a0d0:	40001000 	.word	0x40001000
    a0d4:	40001400 	.word	0x40001400

0000a0d8 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    a0d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a0da:	464f      	mov	r7, r9
    a0dc:	4646      	mov	r6, r8
    a0de:	b4c0      	push	{r6, r7}
    a0e0:	b089      	sub	sp, #36	; 0x24
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    a0e2:	2203      	movs	r2, #3
    a0e4:	4b31      	ldr	r3, [pc, #196]	; (a1ac <system_clock_init+0xd4>)
    a0e6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    a0e8:	4a31      	ldr	r2, [pc, #196]	; (a1b0 <system_clock_init+0xd8>)
    a0ea:	6853      	ldr	r3, [r2, #4]
    a0ec:	211e      	movs	r1, #30
    a0ee:	438b      	bics	r3, r1
    a0f0:	6053      	str	r3, [r2, #4]
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    a0f2:	a804      	add	r0, sp, #16
    a0f4:	2300      	movs	r3, #0
    a0f6:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->frequency           = 32768UL;
    a0f8:	2280      	movs	r2, #128	; 0x80
    a0fa:	0212      	lsls	r2, r2, #8
    a0fc:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    a0fe:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    a100:	2201      	movs	r2, #1
    a102:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    a104:	7203      	strb	r3, [r0, #8]
	config->on_demand           = true;
	config->write_once          = false;
    a106:	7283      	strb	r3, [r0, #10]
	config->clock_failure_detector_prescaler = SYSTEM_CLOCK_XOSC32K_FAILURE_DETECTOR_PRESCALER_1;
    a108:	72c3      	strb	r3, [r0, #11]
	config->enable_clock_failure_detector_event_outut = false;
    a10a:	7303      	strb	r3, [r0, #12]
	config->enable_clock_failure_detector = false;
    a10c:	7343      	strb	r3, [r0, #13]
	config->enable_clock_switch_back = false;
    a10e:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    a110:	3203      	adds	r2, #3
    a112:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    a114:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.enable_clock_failure_detector    = CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_ENABLE;
	xosc32k_conf.enable_clock_failure_detector_event_outut =
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    a116:	4b27      	ldr	r3, [pc, #156]	; (a1b4 <system_clock_init+0xdc>)
    a118:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    a11a:	2005      	movs	r0, #5
    a11c:	4b26      	ldr	r3, [pc, #152]	; (a1b8 <system_clock_init+0xe0>)
    a11e:	4798      	blx	r3
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    a120:	4926      	ldr	r1, [pc, #152]	; (a1bc <system_clock_init+0xe4>)
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    a122:	2201      	movs	r2, #1
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    a124:	68cb      	ldr	r3, [r1, #12]
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    a126:	421a      	tst	r2, r3
    a128:	d0fc      	beq.n	a124 <system_clock_init+0x4c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    a12a:	4a24      	ldr	r2, [pc, #144]	; (a1bc <system_clock_init+0xe4>)
    a12c:	8a91      	ldrh	r1, [r2, #20]
    a12e:	2380      	movs	r3, #128	; 0x80
    a130:	430b      	orrs	r3, r1
    a132:	8293      	strh	r3, [r2, #20]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    a134:	4b22      	ldr	r3, [pc, #136]	; (a1c0 <system_clock_init+0xe8>)
    a136:	7d19      	ldrb	r1, [r3, #20]
    a138:	2280      	movs	r2, #128	; 0x80
    a13a:	430a      	orrs	r2, r1
    a13c:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    a13e:	2202      	movs	r2, #2
    a140:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    a142:	001a      	movs	r2, r3
    a144:	6993      	ldr	r3, [r2, #24]
    a146:	2b00      	cmp	r3, #0
    a148:	d1fc      	bne.n	a144 <system_clock_init+0x6c>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    a14a:	4b1e      	ldr	r3, [pc, #120]	; (a1c4 <system_clock_init+0xec>)
    a14c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    a14e:	ac01      	add	r4, sp, #4
    a150:	2601      	movs	r6, #1
    a152:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    a154:	2500      	movs	r5, #0
    a156:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    a158:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    a15a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    a15c:	2305      	movs	r3, #5
    a15e:	7023      	strb	r3, [r4, #0]
    a160:	0021      	movs	r1, r4
    a162:	2001      	movs	r0, #1
    a164:	4b18      	ldr	r3, [pc, #96]	; (a1c8 <system_clock_init+0xf0>)
    a166:	4698      	mov	r8, r3
    a168:	4798      	blx	r3
    a16a:	2001      	movs	r0, #1
    a16c:	4f17      	ldr	r7, [pc, #92]	; (a1cc <system_clock_init+0xf4>)
    a16e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    a170:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    a172:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    a174:	2306      	movs	r3, #6
    a176:	4699      	mov	r9, r3
    a178:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    a17a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    a17c:	7265      	strb	r5, [r4, #9]
    a17e:	0021      	movs	r1, r4
    a180:	2008      	movs	r0, #8
    a182:	47c0      	blx	r8
    a184:	2008      	movs	r0, #8
    a186:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    a188:	4b11      	ldr	r3, [pc, #68]	; (a1d0 <system_clock_init+0xf8>)
    a18a:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    a18c:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    a18e:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    a190:	464b      	mov	r3, r9
    a192:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    a194:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    a196:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    a198:	0021      	movs	r1, r4
    a19a:	2000      	movs	r0, #0
    a19c:	47c0      	blx	r8
    a19e:	2000      	movs	r0, #0
    a1a0:	47b8      	blx	r7
#endif

}
    a1a2:	b009      	add	sp, #36	; 0x24
    a1a4:	bc0c      	pop	{r2, r3}
    a1a6:	4690      	mov	r8, r2
    a1a8:	4699      	mov	r9, r3
    a1aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a1ac:	40001800 	.word	0x40001800
    a1b0:	41004000 	.word	0x41004000
    a1b4:	00009f85 	.word	0x00009f85
    a1b8:	0000a065 	.word	0x0000a065
    a1bc:	40001400 	.word	0x40001400
    a1c0:	40001000 	.word	0x40001000
    a1c4:	0000a1d5 	.word	0x0000a1d5
    a1c8:	0000a1f9 	.word	0x0000a1f9
    a1cc:	0000a2a5 	.word	0x0000a2a5
    a1d0:	40000800 	.word	0x40000800

0000a1d4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    a1d4:	4a06      	ldr	r2, [pc, #24]	; (a1f0 <system_gclk_init+0x1c>)
    a1d6:	6951      	ldr	r1, [r2, #20]
    a1d8:	2380      	movs	r3, #128	; 0x80
    a1da:	430b      	orrs	r3, r1
    a1dc:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    a1de:	2201      	movs	r2, #1
    a1e0:	4b04      	ldr	r3, [pc, #16]	; (a1f4 <system_gclk_init+0x20>)
    a1e2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    a1e4:	0019      	movs	r1, r3
    a1e6:	780b      	ldrb	r3, [r1, #0]
    a1e8:	4213      	tst	r3, r2
    a1ea:	d1fc      	bne.n	a1e6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    a1ec:	4770      	bx	lr
    a1ee:	46c0      	nop			; (mov r8, r8)
    a1f0:	40000800 	.word	0x40000800
    a1f4:	40001c00 	.word	0x40001c00

0000a1f8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    a1f8:	b570      	push	{r4, r5, r6, lr}
    a1fa:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    a1fc:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    a1fe:	784b      	ldrb	r3, [r1, #1]
    a200:	2b00      	cmp	r3, #0
    a202:	d002      	beq.n	a20a <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    a204:	2380      	movs	r3, #128	; 0x80
    a206:	00db      	lsls	r3, r3, #3
    a208:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    a20a:	7a4b      	ldrb	r3, [r1, #9]
    a20c:	2b00      	cmp	r3, #0
    a20e:	d002      	beq.n	a216 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    a210:	2380      	movs	r3, #128	; 0x80
    a212:	011b      	lsls	r3, r3, #4
    a214:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    a216:	684a      	ldr	r2, [r1, #4]
    a218:	2a01      	cmp	r2, #1
    a21a:	d917      	bls.n	a24c <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    a21c:	1e53      	subs	r3, r2, #1
    a21e:	421a      	tst	r2, r3
    a220:	d10f      	bne.n	a242 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    a222:	2a02      	cmp	r2, #2
    a224:	d906      	bls.n	a234 <system_gclk_gen_set_config+0x3c>
    a226:	2302      	movs	r3, #2
    a228:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    a22a:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    a22c:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    a22e:	429a      	cmp	r2, r3
    a230:	d8fb      	bhi.n	a22a <system_gclk_gen_set_config+0x32>
    a232:	e000      	b.n	a236 <system_gclk_gen_set_config+0x3e>
    a234:	2000      	movs	r0, #0
    a236:	2380      	movs	r3, #128	; 0x80
    a238:	015b      	lsls	r3, r3, #5
    a23a:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    a23c:	0400      	lsls	r0, r0, #16
    a23e:	4304      	orrs	r4, r0
    a240:	e004      	b.n	a24c <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    a242:	0412      	lsls	r2, r2, #16
    a244:	2380      	movs	r3, #128	; 0x80
    a246:	009b      	lsls	r3, r3, #2
    a248:	431a      	orrs	r2, r3
    a24a:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    a24c:	7a0b      	ldrb	r3, [r1, #8]
    a24e:	2b00      	cmp	r3, #0
    a250:	d002      	beq.n	a258 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    a252:	2380      	movs	r3, #128	; 0x80
    a254:	019b      	lsls	r3, r3, #6
    a256:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a258:	2604      	movs	r6, #4
    a25a:	40ae      	lsls	r6, r5
    a25c:	490d      	ldr	r1, [pc, #52]	; (a294 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    a25e:	4a0e      	ldr	r2, [pc, #56]	; (a298 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a260:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    a262:	4013      	ands	r3, r2
    a264:	421e      	tst	r6, r3
    a266:	d1fb      	bne.n	a260 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a268:	4b0c      	ldr	r3, [pc, #48]	; (a29c <system_gclk_gen_set_config+0xa4>)
    a26a:	4798      	blx	r3
    a26c:	00ad      	lsls	r5, r5, #2
    a26e:	4b09      	ldr	r3, [pc, #36]	; (a294 <system_gclk_gen_set_config+0x9c>)
    a270:	469c      	mov	ip, r3
    a272:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    a274:	6a28      	ldr	r0, [r5, #32]
    a276:	2380      	movs	r3, #128	; 0x80
    a278:	005b      	lsls	r3, r3, #1
    a27a:	4018      	ands	r0, r3
    a27c:	4320      	orrs	r0, r4
    a27e:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a280:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    a282:	4a05      	ldr	r2, [pc, #20]	; (a298 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a284:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    a286:	4013      	ands	r3, r2
    a288:	421e      	tst	r6, r3
    a28a:	d1fb      	bne.n	a284 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a28c:	4b04      	ldr	r3, [pc, #16]	; (a2a0 <system_gclk_gen_set_config+0xa8>)
    a28e:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    a290:	bd70      	pop	{r4, r5, r6, pc}
    a292:	46c0      	nop			; (mov r8, r8)
    a294:	40001c00 	.word	0x40001c00
    a298:	000007fc 	.word	0x000007fc
    a29c:	00009eb9 	.word	0x00009eb9
    a2a0:	00009ef9 	.word	0x00009ef9

0000a2a4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    a2a4:	b510      	push	{r4, lr}
    a2a6:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a2a8:	2204      	movs	r2, #4
    a2aa:	4082      	lsls	r2, r0
    a2ac:	4809      	ldr	r0, [pc, #36]	; (a2d4 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a2ae:	490a      	ldr	r1, [pc, #40]	; (a2d8 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a2b0:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a2b2:	400b      	ands	r3, r1
    a2b4:	421a      	tst	r2, r3
    a2b6:	d1fb      	bne.n	a2b0 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a2b8:	4b08      	ldr	r3, [pc, #32]	; (a2dc <system_gclk_gen_enable+0x38>)
    a2ba:	4798      	blx	r3
    a2bc:	00a4      	lsls	r4, r4, #2
    a2be:	4b05      	ldr	r3, [pc, #20]	; (a2d4 <system_gclk_gen_enable+0x30>)
    a2c0:	469c      	mov	ip, r3
    a2c2:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    a2c4:	6a23      	ldr	r3, [r4, #32]
    a2c6:	2280      	movs	r2, #128	; 0x80
    a2c8:	0052      	lsls	r2, r2, #1
    a2ca:	4313      	orrs	r3, r2
    a2cc:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a2ce:	4b04      	ldr	r3, [pc, #16]	; (a2e0 <system_gclk_gen_enable+0x3c>)
    a2d0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    a2d2:	bd10      	pop	{r4, pc}
    a2d4:	40001c00 	.word	0x40001c00
    a2d8:	000007fc 	.word	0x000007fc
    a2dc:	00009eb9 	.word	0x00009eb9
    a2e0:	00009ef9 	.word	0x00009ef9

0000a2e4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    a2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a2e6:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a2e8:	2204      	movs	r2, #4
    a2ea:	4082      	lsls	r2, r0
    a2ec:	4812      	ldr	r0, [pc, #72]	; (a338 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a2ee:	4913      	ldr	r1, [pc, #76]	; (a33c <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    a2f0:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    a2f2:	400b      	ands	r3, r1
    a2f4:	421a      	tst	r2, r3
    a2f6:	d1fb      	bne.n	a2f0 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a2f8:	4b11      	ldr	r3, [pc, #68]	; (a340 <system_gclk_gen_get_hz+0x5c>)
    a2fa:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    a2fc:	4f0e      	ldr	r7, [pc, #56]	; (a338 <system_gclk_gen_get_hz+0x54>)
    a2fe:	3408      	adds	r4, #8
    a300:	00a4      	lsls	r4, r4, #2
    a302:	59e0      	ldr	r0, [r4, r7]
    a304:	0740      	lsls	r0, r0, #29
    a306:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    a308:	4b0e      	ldr	r3, [pc, #56]	; (a344 <system_gclk_gen_get_hz+0x60>)
    a30a:	4798      	blx	r3
    a30c:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    a30e:	59e5      	ldr	r5, [r4, r7]
    a310:	04ed      	lsls	r5, r5, #19
    a312:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    a314:	59e4      	ldr	r4, [r4, r7]
    a316:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a318:	4b0b      	ldr	r3, [pc, #44]	; (a348 <system_gclk_gen_get_hz+0x64>)
    a31a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    a31c:	2d00      	cmp	r5, #0
    a31e:	d107      	bne.n	a330 <system_gclk_gen_get_hz+0x4c>
    a320:	2c01      	cmp	r4, #1
    a322:	d907      	bls.n	a334 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    a324:	0021      	movs	r1, r4
    a326:	0030      	movs	r0, r6
    a328:	4b08      	ldr	r3, [pc, #32]	; (a34c <system_gclk_gen_get_hz+0x68>)
    a32a:	4798      	blx	r3
    a32c:	0006      	movs	r6, r0
    a32e:	e001      	b.n	a334 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    a330:	3401      	adds	r4, #1
    a332:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    a334:	0030      	movs	r0, r6
    a336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a338:	40001c00 	.word	0x40001c00
    a33c:	000007fc 	.word	0x000007fc
    a340:	00009eb9 	.word	0x00009eb9
    a344:	00009f29 	.word	0x00009f29
    a348:	00009ef9 	.word	0x00009ef9
    a34c:	0000a745 	.word	0x0000a745

0000a350 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    a350:	b510      	push	{r4, lr}
    a352:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a354:	4b09      	ldr	r3, [pc, #36]	; (a37c <system_gclk_chan_enable+0x2c>)
    a356:	4798      	blx	r3
    a358:	00a0      	lsls	r0, r4, #2
    a35a:	4b09      	ldr	r3, [pc, #36]	; (a380 <system_gclk_chan_enable+0x30>)
    a35c:	469c      	mov	ip, r3
    a35e:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    a360:	2280      	movs	r2, #128	; 0x80
    a362:	5881      	ldr	r1, [r0, r2]
    a364:	2340      	movs	r3, #64	; 0x40
    a366:	430b      	orrs	r3, r1
    a368:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    a36a:	2180      	movs	r1, #128	; 0x80
    a36c:	3a40      	subs	r2, #64	; 0x40
    a36e:	5843      	ldr	r3, [r0, r1]
    a370:	421a      	tst	r2, r3
    a372:	d0fc      	beq.n	a36e <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a374:	4b03      	ldr	r3, [pc, #12]	; (a384 <system_gclk_chan_enable+0x34>)
    a376:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    a378:	bd10      	pop	{r4, pc}
    a37a:	46c0      	nop			; (mov r8, r8)
    a37c:	00009eb9 	.word	0x00009eb9
    a380:	40001c00 	.word	0x40001c00
    a384:	00009ef9 	.word	0x00009ef9

0000a388 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    a388:	b510      	push	{r4, lr}
    a38a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a38c:	4b09      	ldr	r3, [pc, #36]	; (a3b4 <system_gclk_chan_disable+0x2c>)
    a38e:	4798      	blx	r3
    a390:	00a0      	lsls	r0, r4, #2
    a392:	4b09      	ldr	r3, [pc, #36]	; (a3b8 <system_gclk_chan_disable+0x30>)
    a394:	469c      	mov	ip, r3
    a396:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    a398:	2280      	movs	r2, #128	; 0x80
    a39a:	5883      	ldr	r3, [r0, r2]
    a39c:	2140      	movs	r1, #64	; 0x40
    a39e:	438b      	bics	r3, r1
    a3a0:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    a3a2:	3140      	adds	r1, #64	; 0x40
    a3a4:	3a40      	subs	r2, #64	; 0x40
    a3a6:	5843      	ldr	r3, [r0, r1]
    a3a8:	421a      	tst	r2, r3
    a3aa:	d1fc      	bne.n	a3a6 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a3ac:	4b03      	ldr	r3, [pc, #12]	; (a3bc <system_gclk_chan_disable+0x34>)
    a3ae:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    a3b0:	bd10      	pop	{r4, pc}
    a3b2:	46c0      	nop			; (mov r8, r8)
    a3b4:	00009eb9 	.word	0x00009eb9
    a3b8:	40001c00 	.word	0x40001c00
    a3bc:	00009ef9 	.word	0x00009ef9

0000a3c0 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    a3c0:	b570      	push	{r4, r5, r6, lr}
    a3c2:	0004      	movs	r4, r0
    a3c4:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    a3c6:	4b05      	ldr	r3, [pc, #20]	; (a3dc <system_gclk_chan_set_config+0x1c>)
    a3c8:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    a3ca:	782b      	ldrb	r3, [r5, #0]
    a3cc:	220f      	movs	r2, #15
    a3ce:	4013      	ands	r3, r2
    a3d0:	3420      	adds	r4, #32
    a3d2:	00a4      	lsls	r4, r4, #2
    a3d4:	4a02      	ldr	r2, [pc, #8]	; (a3e0 <system_gclk_chan_set_config+0x20>)
    a3d6:	50a3      	str	r3, [r4, r2]


}
    a3d8:	bd70      	pop	{r4, r5, r6, pc}
    a3da:	46c0      	nop			; (mov r8, r8)
    a3dc:	0000a389 	.word	0x0000a389
    a3e0:	40001c00 	.word	0x40001c00

0000a3e4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    a3e4:	b510      	push	{r4, lr}
    a3e6:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    a3e8:	4b06      	ldr	r3, [pc, #24]	; (a404 <system_gclk_chan_get_hz+0x20>)
    a3ea:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    a3ec:	3420      	adds	r4, #32
    a3ee:	00a4      	lsls	r4, r4, #2
    a3f0:	4b05      	ldr	r3, [pc, #20]	; (a408 <system_gclk_chan_get_hz+0x24>)
    a3f2:	58e4      	ldr	r4, [r4, r3]
    a3f4:	0724      	lsls	r4, r4, #28
    a3f6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    a3f8:	4b04      	ldr	r3, [pc, #16]	; (a40c <system_gclk_chan_get_hz+0x28>)
    a3fa:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    a3fc:	0020      	movs	r0, r4
    a3fe:	4b04      	ldr	r3, [pc, #16]	; (a410 <system_gclk_chan_get_hz+0x2c>)
    a400:	4798      	blx	r3
}
    a402:	bd10      	pop	{r4, pc}
    a404:	00009eb9 	.word	0x00009eb9
    a408:	40001c00 	.word	0x40001c00
    a40c:	00009ef9 	.word	0x00009ef9
    a410:	0000a2e5 	.word	0x0000a2e5

0000a414 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    a414:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    a416:	78d3      	ldrb	r3, [r2, #3]
    a418:	2b00      	cmp	r3, #0
    a41a:	d11e      	bne.n	a45a <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    a41c:	7813      	ldrb	r3, [r2, #0]
    a41e:	2b80      	cmp	r3, #128	; 0x80
    a420:	d004      	beq.n	a42c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    a422:	061b      	lsls	r3, r3, #24
    a424:	2480      	movs	r4, #128	; 0x80
    a426:	0264      	lsls	r4, r4, #9
    a428:	4323      	orrs	r3, r4
    a42a:	e000      	b.n	a42e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    a42c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    a42e:	7854      	ldrb	r4, [r2, #1]
    a430:	2502      	movs	r5, #2
    a432:	43ac      	bics	r4, r5
    a434:	d10a      	bne.n	a44c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    a436:	7894      	ldrb	r4, [r2, #2]
    a438:	2c00      	cmp	r4, #0
    a43a:	d103      	bne.n	a444 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    a43c:	2480      	movs	r4, #128	; 0x80
    a43e:	02a4      	lsls	r4, r4, #10
    a440:	4323      	orrs	r3, r4
    a442:	e002      	b.n	a44a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    a444:	24c0      	movs	r4, #192	; 0xc0
    a446:	02e4      	lsls	r4, r4, #11
    a448:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    a44a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a44c:	7854      	ldrb	r4, [r2, #1]
    a44e:	3c01      	subs	r4, #1
    a450:	2c01      	cmp	r4, #1
    a452:	d812      	bhi.n	a47a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    a454:	4c18      	ldr	r4, [pc, #96]	; (a4b8 <_system_pinmux_config+0xa4>)
    a456:	4023      	ands	r3, r4
    a458:	e00f      	b.n	a47a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    a45a:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    a45c:	040b      	lsls	r3, r1, #16
    a45e:	0c1b      	lsrs	r3, r3, #16
    a460:	24a0      	movs	r4, #160	; 0xa0
    a462:	05e4      	lsls	r4, r4, #23
    a464:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a466:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    a468:	0c0b      	lsrs	r3, r1, #16
    a46a:	24d0      	movs	r4, #208	; 0xd0
    a46c:	0624      	lsls	r4, r4, #24
    a46e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a470:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    a472:	78d3      	ldrb	r3, [r2, #3]
    a474:	2b00      	cmp	r3, #0
    a476:	d018      	beq.n	a4aa <_system_pinmux_config+0x96>
    a478:	e01c      	b.n	a4b4 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    a47a:	040c      	lsls	r4, r1, #16
    a47c:	0c24      	lsrs	r4, r4, #16
    a47e:	25a0      	movs	r5, #160	; 0xa0
    a480:	05ed      	lsls	r5, r5, #23
    a482:	432c      	orrs	r4, r5
    a484:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a486:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    a488:	0c0c      	lsrs	r4, r1, #16
    a48a:	25d0      	movs	r5, #208	; 0xd0
    a48c:	062d      	lsls	r5, r5, #24
    a48e:	432c      	orrs	r4, r5
    a490:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    a492:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    a494:	78d4      	ldrb	r4, [r2, #3]
    a496:	2c00      	cmp	r4, #0
    a498:	d10c      	bne.n	a4b4 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    a49a:	035b      	lsls	r3, r3, #13
    a49c:	d505      	bpl.n	a4aa <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    a49e:	7893      	ldrb	r3, [r2, #2]
    a4a0:	2b01      	cmp	r3, #1
    a4a2:	d101      	bne.n	a4a8 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    a4a4:	6181      	str	r1, [r0, #24]
    a4a6:	e000      	b.n	a4aa <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    a4a8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    a4aa:	7853      	ldrb	r3, [r2, #1]
    a4ac:	3b01      	subs	r3, #1
    a4ae:	2b01      	cmp	r3, #1
    a4b0:	d800      	bhi.n	a4b4 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    a4b2:	6081      	str	r1, [r0, #8]
		}
	}
}
    a4b4:	bd30      	pop	{r4, r5, pc}
    a4b6:	46c0      	nop			; (mov r8, r8)
    a4b8:	fffbffff 	.word	0xfffbffff

0000a4bc <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    a4bc:	b510      	push	{r4, lr}
    a4be:	0003      	movs	r3, r0
    a4c0:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    a4c2:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    a4c4:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    a4c6:	2900      	cmp	r1, #0
    a4c8:	d105      	bne.n	a4d6 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    a4ca:	0958      	lsrs	r0, r3, #5
    a4cc:	01c0      	lsls	r0, r0, #7
    a4ce:	2182      	movs	r1, #130	; 0x82
    a4d0:	05c9      	lsls	r1, r1, #23
    a4d2:	468c      	mov	ip, r1
    a4d4:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    a4d6:	211f      	movs	r1, #31
    a4d8:	400b      	ands	r3, r1
    a4da:	391e      	subs	r1, #30
    a4dc:	4099      	lsls	r1, r3
    a4de:	4b01      	ldr	r3, [pc, #4]	; (a4e4 <system_pinmux_pin_set_config+0x28>)
    a4e0:	4798      	blx	r3
}
    a4e2:	bd10      	pop	{r4, pc}
    a4e4:	0000a415 	.word	0x0000a415

0000a4e8 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    a4e8:	4770      	bx	lr
    a4ea:	46c0      	nop			; (mov r8, r8)

0000a4ec <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    a4ec:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    a4ee:	4b05      	ldr	r3, [pc, #20]	; (a504 <system_init+0x18>)
    a4f0:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    a4f2:	4b05      	ldr	r3, [pc, #20]	; (a508 <system_init+0x1c>)
    a4f4:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    a4f6:	4b05      	ldr	r3, [pc, #20]	; (a50c <system_init+0x20>)
    a4f8:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    a4fa:	4b05      	ldr	r3, [pc, #20]	; (a510 <system_init+0x24>)
    a4fc:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    a4fe:	4b05      	ldr	r3, [pc, #20]	; (a514 <system_init+0x28>)
    a500:	4798      	blx	r3
}
    a502:	bd10      	pop	{r4, pc}
    a504:	0000a0d9 	.word	0x0000a0d9
    a508:	00009eb5 	.word	0x00009eb5
    a50c:	0000a4e9 	.word	0x0000a4e9
    a510:	0000907d 	.word	0x0000907d
    a514:	0000a4e9 	.word	0x0000a4e9

0000a518 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    a518:	e7fe      	b.n	a518 <Dummy_Handler>
    a51a:	46c0      	nop			; (mov r8, r8)

0000a51c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    a51c:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    a51e:	4b1b      	ldr	r3, [pc, #108]	; (a58c <Reset_Handler+0x70>)
    a520:	4a1b      	ldr	r2, [pc, #108]	; (a590 <Reset_Handler+0x74>)
    a522:	429a      	cmp	r2, r3
    a524:	d003      	beq.n	a52e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    a526:	4b1b      	ldr	r3, [pc, #108]	; (a594 <Reset_Handler+0x78>)
    a528:	4a18      	ldr	r2, [pc, #96]	; (a58c <Reset_Handler+0x70>)
    a52a:	429a      	cmp	r2, r3
    a52c:	d304      	bcc.n	a538 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a52e:	4b1a      	ldr	r3, [pc, #104]	; (a598 <Reset_Handler+0x7c>)
    a530:	4a1a      	ldr	r2, [pc, #104]	; (a59c <Reset_Handler+0x80>)
    a532:	429a      	cmp	r2, r3
    a534:	d310      	bcc.n	a558 <Reset_Handler+0x3c>
    a536:	e01e      	b.n	a576 <Reset_Handler+0x5a>
    a538:	4a19      	ldr	r2, [pc, #100]	; (a5a0 <Reset_Handler+0x84>)
    a53a:	4b16      	ldr	r3, [pc, #88]	; (a594 <Reset_Handler+0x78>)
    a53c:	3303      	adds	r3, #3
    a53e:	1a9b      	subs	r3, r3, r2
    a540:	089b      	lsrs	r3, r3, #2
    a542:	3301      	adds	r3, #1
    a544:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    a546:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    a548:	4810      	ldr	r0, [pc, #64]	; (a58c <Reset_Handler+0x70>)
    a54a:	4911      	ldr	r1, [pc, #68]	; (a590 <Reset_Handler+0x74>)
    a54c:	588c      	ldr	r4, [r1, r2]
    a54e:	5084      	str	r4, [r0, r2]
    a550:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    a552:	429a      	cmp	r2, r3
    a554:	d1fa      	bne.n	a54c <Reset_Handler+0x30>
    a556:	e7ea      	b.n	a52e <Reset_Handler+0x12>
    a558:	4a12      	ldr	r2, [pc, #72]	; (a5a4 <Reset_Handler+0x88>)
    a55a:	4b0f      	ldr	r3, [pc, #60]	; (a598 <Reset_Handler+0x7c>)
    a55c:	3303      	adds	r3, #3
    a55e:	1a9b      	subs	r3, r3, r2
    a560:	089b      	lsrs	r3, r3, #2
    a562:	3301      	adds	r3, #1
    a564:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a566:	2200      	movs	r2, #0
                *pDest++ = 0;
    a568:	480c      	ldr	r0, [pc, #48]	; (a59c <Reset_Handler+0x80>)
    a56a:	2100      	movs	r1, #0
    a56c:	1814      	adds	r4, r2, r0
    a56e:	6021      	str	r1, [r4, #0]
    a570:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    a572:	429a      	cmp	r2, r3
    a574:	d1fa      	bne.n	a56c <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    a576:	4a0c      	ldr	r2, [pc, #48]	; (a5a8 <Reset_Handler+0x8c>)
    a578:	21ff      	movs	r1, #255	; 0xff
    a57a:	4b0c      	ldr	r3, [pc, #48]	; (a5ac <Reset_Handler+0x90>)
    a57c:	438b      	bics	r3, r1
    a57e:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    a580:	4b0b      	ldr	r3, [pc, #44]	; (a5b0 <Reset_Handler+0x94>)
    a582:	4798      	blx	r3

        /* Branch to main function */
        main();
    a584:	4b0b      	ldr	r3, [pc, #44]	; (a5b4 <Reset_Handler+0x98>)
    a586:	4798      	blx	r3
    a588:	e7fe      	b.n	a588 <Reset_Handler+0x6c>
    a58a:	46c0      	nop			; (mov r8, r8)
    a58c:	20000000 	.word	0x20000000
    a590:	0000b15c 	.word	0x0000b15c
    a594:	2000000c 	.word	0x2000000c
    a598:	2000117c 	.word	0x2000117c
    a59c:	2000000c 	.word	0x2000000c
    a5a0:	20000004 	.word	0x20000004
    a5a4:	20000010 	.word	0x20000010
    a5a8:	e000ed00 	.word	0xe000ed00
    a5ac:	00004000 	.word	0x00004000
    a5b0:	0000aa31 	.word	0x0000aa31
    a5b4:	0000a5b9 	.word	0x0000a5b9

0000a5b8 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    a5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    a5ba:	4b3e      	ldr	r3, [pc, #248]	; (a6b4 <main+0xfc>)
    a5bc:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	
	system_init();
    a5be:	4b3e      	ldr	r3, [pc, #248]	; (a6b8 <main+0x100>)
    a5c0:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    a5c2:	4b3e      	ldr	r3, [pc, #248]	; (a6bc <main+0x104>)
    a5c4:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    a5c6:	4b3e      	ldr	r3, [pc, #248]	; (a6c0 <main+0x108>)
    a5c8:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    a5ca:	4b3e      	ldr	r3, [pc, #248]	; (a6c4 <main+0x10c>)
    a5cc:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    a5ce:	4b3e      	ldr	r3, [pc, #248]	; (a6c8 <main+0x110>)
    a5d0:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    a5d2:	4b3e      	ldr	r3, [pc, #248]	; (a6cc <main+0x114>)
    a5d4:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    a5d6:	4b3e      	ldr	r3, [pc, #248]	; (a6d0 <main+0x118>)
    a5d8:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    a5da:	4b3e      	ldr	r3, [pc, #248]	; (a6d4 <main+0x11c>)
    a5dc:	4798      	blx	r3
	can_set_standard_filter_1();
    a5de:	4b3e      	ldr	r3, [pc, #248]	; (a6d8 <main+0x120>)
    a5e0:	4798      	blx	r3
	buff_init();
    a5e2:	4b3e      	ldr	r3, [pc, #248]	; (a6dc <main+0x124>)
    a5e4:	4798      	blx	r3
	
	/*  */
	PowerOn_Init();
    a5e6:	4b3e      	ldr	r3, [pc, #248]	; (a6e0 <main+0x128>)
    a5e8:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a5ea:	2482      	movs	r4, #130	; 0x82
    a5ec:	05e4      	lsls	r4, r4, #23
    a5ee:	0025      	movs	r5, r4
    a5f0:	3580      	adds	r5, #128	; 0x80
    a5f2:	2680      	movs	r6, #128	; 0x80
    a5f4:	02b6      	lsls	r6, r6, #10
    a5f6:	61ae      	str	r6, [r5, #24]
	
	VPC_High();
	delay_ms(50);
    a5f8:	2032      	movs	r0, #50	; 0x32
    a5fa:	4f3a      	ldr	r7, [pc, #232]	; (a6e4 <main+0x12c>)
    a5fc:	47b8      	blx	r7
	} else {
		port_base->OUTCLR.reg = pin_mask;
    a5fe:	616e      	str	r6, [r5, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    a600:	2501      	movs	r5, #1
    a602:	4b39      	ldr	r3, [pc, #228]	; (a6e8 <main+0x130>)
    a604:	701d      	strb	r5, [r3, #0]
    a606:	f3bf 8f5f 	dmb	sy
    a60a:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* EEPROM */
	SYS_EEPROM_Init();
    a60c:	4b37      	ldr	r3, [pc, #220]	; (a6ec <main+0x134>)
    a60e:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    a610:	4b37      	ldr	r3, [pc, #220]	; (a6f0 <main+0x138>)
    a612:	881b      	ldrh	r3, [r3, #0]
    a614:	b29b      	uxth	r3, r3
    a616:	4e37      	ldr	r6, [pc, #220]	; (a6f4 <main+0x13c>)
    a618:	8033      	strh	r3, [r6, #0]
	
	/* AFE */
    AFE_Init();
    a61a:	4b37      	ldr	r3, [pc, #220]	; (a6f8 <main+0x140>)
    a61c:	4798      	blx	r3
	delay_ms(300);
    a61e:	2096      	movs	r0, #150	; 0x96
    a620:	0040      	lsls	r0, r0, #1
    a622:	47b8      	blx	r7
	
    sleep_delay_cycle = 0;
    a624:	2700      	movs	r7, #0
    a626:	4b35      	ldr	r3, [pc, #212]	; (a6fc <main+0x144>)
    a628:	701f      	strb	r7, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          // 1zzy20161101
    a62a:	4a35      	ldr	r2, [pc, #212]	; (a700 <main+0x148>)
    a62c:	7853      	ldrb	r3, [r2, #1]
    a62e:	2110      	movs	r1, #16
    a630:	438b      	bics	r3, r1
    a632:	7053      	strb	r3, [r2, #1]
    a634:	2380      	movs	r3, #128	; 0x80
    a636:	051b      	lsls	r3, r3, #20
    a638:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    a63a:	2380      	movs	r3, #128	; 0x80
    a63c:	055b      	lsls	r3, r3, #21
    a63e:	61a3      	str	r3, [r4, #24]
	
	Bsp_LED0_Off();
	Bsp_LED1_On();

	#ifdef SIMULATION_AFE
	Configure_Tc();
    a640:	4b30      	ldr	r3, [pc, #192]	; (a704 <main+0x14c>)
    a642:	4798      	blx	r3
	nADC_CELL_MAX = (uint16_t)(12000);
    a644:	4b30      	ldr	r3, [pc, #192]	; (a708 <main+0x150>)
    a646:	4a31      	ldr	r2, [pc, #196]	; (a70c <main+0x154>)
    a648:	8013      	strh	r3, [r2, #0]
	nADC_CELL_MIN = (uint16_t)(12000);
    a64a:	4a31      	ldr	r2, [pc, #196]	; (a710 <main+0x158>)
    a64c:	8013      	strh	r3, [r2, #0]
	nADC_CURRENT  = (int16_t)(0);
    a64e:	4b31      	ldr	r3, [pc, #196]	; (a714 <main+0x15c>)
    a650:	801f      	strh	r7, [r3, #0]
	nADC_TMONI_BAT_MAX = (int8_t)24;
    a652:	2318      	movs	r3, #24
    a654:	4a30      	ldr	r2, [pc, #192]	; (a718 <main+0x160>)
    a656:	7013      	strb	r3, [r2, #0]
	nADC_TMONI_BAT_MIN = (int8_t)24;
    a658:	4a30      	ldr	r2, [pc, #192]	; (a71c <main+0x164>)
    a65a:	7013      	strb	r3, [r2, #0]
	g_sys_cap.val.re_cap_rate = (uint8_t)50;
    a65c:	331a      	adds	r3, #26
    a65e:	74b3      	strb	r3, [r6, #18]
	TC_250ms_flag = 0;
    a660:	4b2f      	ldr	r3, [pc, #188]	; (a720 <main+0x168>)
    a662:	2200      	movs	r2, #0
    a664:	701a      	strb	r2, [r3, #0]
	#endif

	address_assign_flag = 1;
    a666:	4b2f      	ldr	r3, [pc, #188]	; (a724 <main+0x16c>)
    a668:	701d      	strb	r5, [r3, #0]
	Address_Init(); //
    a66a:	4b2f      	ldr	r3, [pc, #188]	; (a728 <main+0x170>)
    a66c:	4798      	blx	r3
	BatteryState.val.ActionState = 1; // 
    a66e:	492f      	ldr	r1, [pc, #188]	; (a72c <main+0x174>)
    a670:	780b      	ldrb	r3, [r1, #0]
    a672:	2203      	movs	r2, #3
    a674:	4393      	bics	r3, r2
    a676:	001a      	movs	r2, r3
    a678:	2301      	movs	r3, #1
    a67a:	4313      	orrs	r3, r2
    a67c:	700b      	strb	r3, [r1, #0]
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    a67e:	4d2c      	ldr	r5, [pc, #176]	; (a730 <main+0x178>)
		if (AFE_disconnect)
    a680:	4c2c      	ldr	r4, [pc, #176]	; (a734 <main+0x17c>)
		{
			AFE_Init();
		}
		else
		{
			AFE_Reg_Read();
    a682:	4e2d      	ldr	r6, [pc, #180]	; (a738 <main+0x180>)
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    a684:	47a8      	blx	r5
		if (AFE_disconnect)
    a686:	7823      	ldrb	r3, [r4, #0]
    a688:	2b00      	cmp	r3, #0
    a68a:	d002      	beq.n	a692 <main+0xda>
		{
			AFE_Init();
    a68c:	4b1a      	ldr	r3, [pc, #104]	; (a6f8 <main+0x140>)
    a68e:	4798      	blx	r3
    a690:	e000      	b.n	a694 <main+0xdc>
		}
		else
		{
			AFE_Reg_Read();
    a692:	47b0      	blx	r6
		}
		
#ifdef SIMULATION_AFE
		if ( TC_250ms_flag == 1 && address_assign_flag == 0)
    a694:	4b22      	ldr	r3, [pc, #136]	; (a720 <main+0x168>)
    a696:	781b      	ldrb	r3, [r3, #0]
    a698:	2b01      	cmp	r3, #1
    a69a:	d108      	bne.n	a6ae <main+0xf6>
    a69c:	4b21      	ldr	r3, [pc, #132]	; (a724 <main+0x16c>)
    a69e:	781b      	ldrb	r3, [r3, #0]
    a6a0:	2b00      	cmp	r3, #0
    a6a2:	d104      	bne.n	a6ae <main+0xf6>
		{
			Sim_process();
    a6a4:	4b25      	ldr	r3, [pc, #148]	; (a73c <main+0x184>)
    a6a6:	4798      	blx	r3
			TC_250ms_flag = 0;
    a6a8:	2200      	movs	r2, #0
    a6aa:	4b1d      	ldr	r3, [pc, #116]	; (a720 <main+0x168>)
    a6ac:	701a      	strb	r2, [r3, #0]
		}
		tc_switch();
    a6ae:	4b24      	ldr	r3, [pc, #144]	; (a740 <main+0x188>)
    a6b0:	4798      	blx	r3
#endif
		//printf("Cell 0 is %d. \r\n",nADC_Cell_Value[0]);
	}
    a6b2:	e7e7      	b.n	a684 <main+0xcc>
    a6b4:	00003000 	.word	0x00003000
    a6b8:	0000a4ed 	.word	0x0000a4ed
    a6bc:	00008569 	.word	0x00008569
    a6c0:	00009e7d 	.word	0x00009e7d
    a6c4:	00008099 	.word	0x00008099
    a6c8:	00005a79 	.word	0x00005a79
    a6cc:	00004509 	.word	0x00004509
    a6d0:	00005d69 	.word	0x00005d69
    a6d4:	00005005 	.word	0x00005005
    a6d8:	000050c1 	.word	0x000050c1
    a6dc:	0000516d 	.word	0x0000516d
    a6e0:	00006395 	.word	0x00006395
    a6e4:	000085d5 	.word	0x000085d5
    a6e8:	20000008 	.word	0x20000008
    a6ec:	00005d11 	.word	0x00005d11
    a6f0:	20000f94 	.word	0x20000f94
    a6f4:	20000f5c 	.word	0x20000f5c
    a6f8:	00004af9 	.word	0x00004af9
    a6fc:	20000fbc 	.word	0x20000fbc
    a700:	20001154 	.word	0x20001154
    a704:	0000752d 	.word	0x0000752d
    a708:	00002ee0 	.word	0x00002ee0
    a70c:	20000f90 	.word	0x20000f90
    a710:	20000f56 	.word	0x20000f56
    a714:	20000fbe 	.word	0x20000fbe
    a718:	20001128 	.word	0x20001128
    a71c:	20000e98 	.word	0x20000e98
    a720:	20000f92 	.word	0x20000f92
    a724:	20001159 	.word	0x20001159
    a728:	000059a5 	.word	0x000059a5
    a72c:	20001158 	.word	0x20001158
    a730:	00005765 	.word	0x00005765
    a734:	20001008 	.word	0x20001008
    a738:	00004dd5 	.word	0x00004dd5
    a73c:	0000759d 	.word	0x0000759d
    a740:	0000762d 	.word	0x0000762d

0000a744 <__aeabi_uidiv>:
    a744:	2200      	movs	r2, #0
    a746:	0843      	lsrs	r3, r0, #1
    a748:	428b      	cmp	r3, r1
    a74a:	d374      	bcc.n	a836 <__aeabi_uidiv+0xf2>
    a74c:	0903      	lsrs	r3, r0, #4
    a74e:	428b      	cmp	r3, r1
    a750:	d35f      	bcc.n	a812 <__aeabi_uidiv+0xce>
    a752:	0a03      	lsrs	r3, r0, #8
    a754:	428b      	cmp	r3, r1
    a756:	d344      	bcc.n	a7e2 <__aeabi_uidiv+0x9e>
    a758:	0b03      	lsrs	r3, r0, #12
    a75a:	428b      	cmp	r3, r1
    a75c:	d328      	bcc.n	a7b0 <__aeabi_uidiv+0x6c>
    a75e:	0c03      	lsrs	r3, r0, #16
    a760:	428b      	cmp	r3, r1
    a762:	d30d      	bcc.n	a780 <__aeabi_uidiv+0x3c>
    a764:	22ff      	movs	r2, #255	; 0xff
    a766:	0209      	lsls	r1, r1, #8
    a768:	ba12      	rev	r2, r2
    a76a:	0c03      	lsrs	r3, r0, #16
    a76c:	428b      	cmp	r3, r1
    a76e:	d302      	bcc.n	a776 <__aeabi_uidiv+0x32>
    a770:	1212      	asrs	r2, r2, #8
    a772:	0209      	lsls	r1, r1, #8
    a774:	d065      	beq.n	a842 <__aeabi_uidiv+0xfe>
    a776:	0b03      	lsrs	r3, r0, #12
    a778:	428b      	cmp	r3, r1
    a77a:	d319      	bcc.n	a7b0 <__aeabi_uidiv+0x6c>
    a77c:	e000      	b.n	a780 <__aeabi_uidiv+0x3c>
    a77e:	0a09      	lsrs	r1, r1, #8
    a780:	0bc3      	lsrs	r3, r0, #15
    a782:	428b      	cmp	r3, r1
    a784:	d301      	bcc.n	a78a <__aeabi_uidiv+0x46>
    a786:	03cb      	lsls	r3, r1, #15
    a788:	1ac0      	subs	r0, r0, r3
    a78a:	4152      	adcs	r2, r2
    a78c:	0b83      	lsrs	r3, r0, #14
    a78e:	428b      	cmp	r3, r1
    a790:	d301      	bcc.n	a796 <__aeabi_uidiv+0x52>
    a792:	038b      	lsls	r3, r1, #14
    a794:	1ac0      	subs	r0, r0, r3
    a796:	4152      	adcs	r2, r2
    a798:	0b43      	lsrs	r3, r0, #13
    a79a:	428b      	cmp	r3, r1
    a79c:	d301      	bcc.n	a7a2 <__aeabi_uidiv+0x5e>
    a79e:	034b      	lsls	r3, r1, #13
    a7a0:	1ac0      	subs	r0, r0, r3
    a7a2:	4152      	adcs	r2, r2
    a7a4:	0b03      	lsrs	r3, r0, #12
    a7a6:	428b      	cmp	r3, r1
    a7a8:	d301      	bcc.n	a7ae <__aeabi_uidiv+0x6a>
    a7aa:	030b      	lsls	r3, r1, #12
    a7ac:	1ac0      	subs	r0, r0, r3
    a7ae:	4152      	adcs	r2, r2
    a7b0:	0ac3      	lsrs	r3, r0, #11
    a7b2:	428b      	cmp	r3, r1
    a7b4:	d301      	bcc.n	a7ba <__aeabi_uidiv+0x76>
    a7b6:	02cb      	lsls	r3, r1, #11
    a7b8:	1ac0      	subs	r0, r0, r3
    a7ba:	4152      	adcs	r2, r2
    a7bc:	0a83      	lsrs	r3, r0, #10
    a7be:	428b      	cmp	r3, r1
    a7c0:	d301      	bcc.n	a7c6 <__aeabi_uidiv+0x82>
    a7c2:	028b      	lsls	r3, r1, #10
    a7c4:	1ac0      	subs	r0, r0, r3
    a7c6:	4152      	adcs	r2, r2
    a7c8:	0a43      	lsrs	r3, r0, #9
    a7ca:	428b      	cmp	r3, r1
    a7cc:	d301      	bcc.n	a7d2 <__aeabi_uidiv+0x8e>
    a7ce:	024b      	lsls	r3, r1, #9
    a7d0:	1ac0      	subs	r0, r0, r3
    a7d2:	4152      	adcs	r2, r2
    a7d4:	0a03      	lsrs	r3, r0, #8
    a7d6:	428b      	cmp	r3, r1
    a7d8:	d301      	bcc.n	a7de <__aeabi_uidiv+0x9a>
    a7da:	020b      	lsls	r3, r1, #8
    a7dc:	1ac0      	subs	r0, r0, r3
    a7de:	4152      	adcs	r2, r2
    a7e0:	d2cd      	bcs.n	a77e <__aeabi_uidiv+0x3a>
    a7e2:	09c3      	lsrs	r3, r0, #7
    a7e4:	428b      	cmp	r3, r1
    a7e6:	d301      	bcc.n	a7ec <__aeabi_uidiv+0xa8>
    a7e8:	01cb      	lsls	r3, r1, #7
    a7ea:	1ac0      	subs	r0, r0, r3
    a7ec:	4152      	adcs	r2, r2
    a7ee:	0983      	lsrs	r3, r0, #6
    a7f0:	428b      	cmp	r3, r1
    a7f2:	d301      	bcc.n	a7f8 <__aeabi_uidiv+0xb4>
    a7f4:	018b      	lsls	r3, r1, #6
    a7f6:	1ac0      	subs	r0, r0, r3
    a7f8:	4152      	adcs	r2, r2
    a7fa:	0943      	lsrs	r3, r0, #5
    a7fc:	428b      	cmp	r3, r1
    a7fe:	d301      	bcc.n	a804 <__aeabi_uidiv+0xc0>
    a800:	014b      	lsls	r3, r1, #5
    a802:	1ac0      	subs	r0, r0, r3
    a804:	4152      	adcs	r2, r2
    a806:	0903      	lsrs	r3, r0, #4
    a808:	428b      	cmp	r3, r1
    a80a:	d301      	bcc.n	a810 <__aeabi_uidiv+0xcc>
    a80c:	010b      	lsls	r3, r1, #4
    a80e:	1ac0      	subs	r0, r0, r3
    a810:	4152      	adcs	r2, r2
    a812:	08c3      	lsrs	r3, r0, #3
    a814:	428b      	cmp	r3, r1
    a816:	d301      	bcc.n	a81c <__aeabi_uidiv+0xd8>
    a818:	00cb      	lsls	r3, r1, #3
    a81a:	1ac0      	subs	r0, r0, r3
    a81c:	4152      	adcs	r2, r2
    a81e:	0883      	lsrs	r3, r0, #2
    a820:	428b      	cmp	r3, r1
    a822:	d301      	bcc.n	a828 <__aeabi_uidiv+0xe4>
    a824:	008b      	lsls	r3, r1, #2
    a826:	1ac0      	subs	r0, r0, r3
    a828:	4152      	adcs	r2, r2
    a82a:	0843      	lsrs	r3, r0, #1
    a82c:	428b      	cmp	r3, r1
    a82e:	d301      	bcc.n	a834 <__aeabi_uidiv+0xf0>
    a830:	004b      	lsls	r3, r1, #1
    a832:	1ac0      	subs	r0, r0, r3
    a834:	4152      	adcs	r2, r2
    a836:	1a41      	subs	r1, r0, r1
    a838:	d200      	bcs.n	a83c <__aeabi_uidiv+0xf8>
    a83a:	4601      	mov	r1, r0
    a83c:	4152      	adcs	r2, r2
    a83e:	4610      	mov	r0, r2
    a840:	4770      	bx	lr
    a842:	e7ff      	b.n	a844 <__aeabi_uidiv+0x100>
    a844:	b501      	push	{r0, lr}
    a846:	2000      	movs	r0, #0
    a848:	f000 f8f0 	bl	aa2c <__aeabi_idiv0>
    a84c:	bd02      	pop	{r1, pc}
    a84e:	46c0      	nop			; (mov r8, r8)

0000a850 <__aeabi_uidivmod>:
    a850:	2900      	cmp	r1, #0
    a852:	d0f7      	beq.n	a844 <__aeabi_uidiv+0x100>
    a854:	e776      	b.n	a744 <__aeabi_uidiv>
    a856:	4770      	bx	lr

0000a858 <__aeabi_idiv>:
    a858:	4603      	mov	r3, r0
    a85a:	430b      	orrs	r3, r1
    a85c:	d47f      	bmi.n	a95e <__aeabi_idiv+0x106>
    a85e:	2200      	movs	r2, #0
    a860:	0843      	lsrs	r3, r0, #1
    a862:	428b      	cmp	r3, r1
    a864:	d374      	bcc.n	a950 <__aeabi_idiv+0xf8>
    a866:	0903      	lsrs	r3, r0, #4
    a868:	428b      	cmp	r3, r1
    a86a:	d35f      	bcc.n	a92c <__aeabi_idiv+0xd4>
    a86c:	0a03      	lsrs	r3, r0, #8
    a86e:	428b      	cmp	r3, r1
    a870:	d344      	bcc.n	a8fc <__aeabi_idiv+0xa4>
    a872:	0b03      	lsrs	r3, r0, #12
    a874:	428b      	cmp	r3, r1
    a876:	d328      	bcc.n	a8ca <__aeabi_idiv+0x72>
    a878:	0c03      	lsrs	r3, r0, #16
    a87a:	428b      	cmp	r3, r1
    a87c:	d30d      	bcc.n	a89a <__aeabi_idiv+0x42>
    a87e:	22ff      	movs	r2, #255	; 0xff
    a880:	0209      	lsls	r1, r1, #8
    a882:	ba12      	rev	r2, r2
    a884:	0c03      	lsrs	r3, r0, #16
    a886:	428b      	cmp	r3, r1
    a888:	d302      	bcc.n	a890 <__aeabi_idiv+0x38>
    a88a:	1212      	asrs	r2, r2, #8
    a88c:	0209      	lsls	r1, r1, #8
    a88e:	d065      	beq.n	a95c <__aeabi_idiv+0x104>
    a890:	0b03      	lsrs	r3, r0, #12
    a892:	428b      	cmp	r3, r1
    a894:	d319      	bcc.n	a8ca <__aeabi_idiv+0x72>
    a896:	e000      	b.n	a89a <__aeabi_idiv+0x42>
    a898:	0a09      	lsrs	r1, r1, #8
    a89a:	0bc3      	lsrs	r3, r0, #15
    a89c:	428b      	cmp	r3, r1
    a89e:	d301      	bcc.n	a8a4 <__aeabi_idiv+0x4c>
    a8a0:	03cb      	lsls	r3, r1, #15
    a8a2:	1ac0      	subs	r0, r0, r3
    a8a4:	4152      	adcs	r2, r2
    a8a6:	0b83      	lsrs	r3, r0, #14
    a8a8:	428b      	cmp	r3, r1
    a8aa:	d301      	bcc.n	a8b0 <__aeabi_idiv+0x58>
    a8ac:	038b      	lsls	r3, r1, #14
    a8ae:	1ac0      	subs	r0, r0, r3
    a8b0:	4152      	adcs	r2, r2
    a8b2:	0b43      	lsrs	r3, r0, #13
    a8b4:	428b      	cmp	r3, r1
    a8b6:	d301      	bcc.n	a8bc <__aeabi_idiv+0x64>
    a8b8:	034b      	lsls	r3, r1, #13
    a8ba:	1ac0      	subs	r0, r0, r3
    a8bc:	4152      	adcs	r2, r2
    a8be:	0b03      	lsrs	r3, r0, #12
    a8c0:	428b      	cmp	r3, r1
    a8c2:	d301      	bcc.n	a8c8 <__aeabi_idiv+0x70>
    a8c4:	030b      	lsls	r3, r1, #12
    a8c6:	1ac0      	subs	r0, r0, r3
    a8c8:	4152      	adcs	r2, r2
    a8ca:	0ac3      	lsrs	r3, r0, #11
    a8cc:	428b      	cmp	r3, r1
    a8ce:	d301      	bcc.n	a8d4 <__aeabi_idiv+0x7c>
    a8d0:	02cb      	lsls	r3, r1, #11
    a8d2:	1ac0      	subs	r0, r0, r3
    a8d4:	4152      	adcs	r2, r2
    a8d6:	0a83      	lsrs	r3, r0, #10
    a8d8:	428b      	cmp	r3, r1
    a8da:	d301      	bcc.n	a8e0 <__aeabi_idiv+0x88>
    a8dc:	028b      	lsls	r3, r1, #10
    a8de:	1ac0      	subs	r0, r0, r3
    a8e0:	4152      	adcs	r2, r2
    a8e2:	0a43      	lsrs	r3, r0, #9
    a8e4:	428b      	cmp	r3, r1
    a8e6:	d301      	bcc.n	a8ec <__aeabi_idiv+0x94>
    a8e8:	024b      	lsls	r3, r1, #9
    a8ea:	1ac0      	subs	r0, r0, r3
    a8ec:	4152      	adcs	r2, r2
    a8ee:	0a03      	lsrs	r3, r0, #8
    a8f0:	428b      	cmp	r3, r1
    a8f2:	d301      	bcc.n	a8f8 <__aeabi_idiv+0xa0>
    a8f4:	020b      	lsls	r3, r1, #8
    a8f6:	1ac0      	subs	r0, r0, r3
    a8f8:	4152      	adcs	r2, r2
    a8fa:	d2cd      	bcs.n	a898 <__aeabi_idiv+0x40>
    a8fc:	09c3      	lsrs	r3, r0, #7
    a8fe:	428b      	cmp	r3, r1
    a900:	d301      	bcc.n	a906 <__aeabi_idiv+0xae>
    a902:	01cb      	lsls	r3, r1, #7
    a904:	1ac0      	subs	r0, r0, r3
    a906:	4152      	adcs	r2, r2
    a908:	0983      	lsrs	r3, r0, #6
    a90a:	428b      	cmp	r3, r1
    a90c:	d301      	bcc.n	a912 <__aeabi_idiv+0xba>
    a90e:	018b      	lsls	r3, r1, #6
    a910:	1ac0      	subs	r0, r0, r3
    a912:	4152      	adcs	r2, r2
    a914:	0943      	lsrs	r3, r0, #5
    a916:	428b      	cmp	r3, r1
    a918:	d301      	bcc.n	a91e <__aeabi_idiv+0xc6>
    a91a:	014b      	lsls	r3, r1, #5
    a91c:	1ac0      	subs	r0, r0, r3
    a91e:	4152      	adcs	r2, r2
    a920:	0903      	lsrs	r3, r0, #4
    a922:	428b      	cmp	r3, r1
    a924:	d301      	bcc.n	a92a <__aeabi_idiv+0xd2>
    a926:	010b      	lsls	r3, r1, #4
    a928:	1ac0      	subs	r0, r0, r3
    a92a:	4152      	adcs	r2, r2
    a92c:	08c3      	lsrs	r3, r0, #3
    a92e:	428b      	cmp	r3, r1
    a930:	d301      	bcc.n	a936 <__aeabi_idiv+0xde>
    a932:	00cb      	lsls	r3, r1, #3
    a934:	1ac0      	subs	r0, r0, r3
    a936:	4152      	adcs	r2, r2
    a938:	0883      	lsrs	r3, r0, #2
    a93a:	428b      	cmp	r3, r1
    a93c:	d301      	bcc.n	a942 <__aeabi_idiv+0xea>
    a93e:	008b      	lsls	r3, r1, #2
    a940:	1ac0      	subs	r0, r0, r3
    a942:	4152      	adcs	r2, r2
    a944:	0843      	lsrs	r3, r0, #1
    a946:	428b      	cmp	r3, r1
    a948:	d301      	bcc.n	a94e <__aeabi_idiv+0xf6>
    a94a:	004b      	lsls	r3, r1, #1
    a94c:	1ac0      	subs	r0, r0, r3
    a94e:	4152      	adcs	r2, r2
    a950:	1a41      	subs	r1, r0, r1
    a952:	d200      	bcs.n	a956 <__aeabi_idiv+0xfe>
    a954:	4601      	mov	r1, r0
    a956:	4152      	adcs	r2, r2
    a958:	4610      	mov	r0, r2
    a95a:	4770      	bx	lr
    a95c:	e05d      	b.n	aa1a <__aeabi_idiv+0x1c2>
    a95e:	0fca      	lsrs	r2, r1, #31
    a960:	d000      	beq.n	a964 <__aeabi_idiv+0x10c>
    a962:	4249      	negs	r1, r1
    a964:	1003      	asrs	r3, r0, #32
    a966:	d300      	bcc.n	a96a <__aeabi_idiv+0x112>
    a968:	4240      	negs	r0, r0
    a96a:	4053      	eors	r3, r2
    a96c:	2200      	movs	r2, #0
    a96e:	469c      	mov	ip, r3
    a970:	0903      	lsrs	r3, r0, #4
    a972:	428b      	cmp	r3, r1
    a974:	d32d      	bcc.n	a9d2 <__aeabi_idiv+0x17a>
    a976:	0a03      	lsrs	r3, r0, #8
    a978:	428b      	cmp	r3, r1
    a97a:	d312      	bcc.n	a9a2 <__aeabi_idiv+0x14a>
    a97c:	22fc      	movs	r2, #252	; 0xfc
    a97e:	0189      	lsls	r1, r1, #6
    a980:	ba12      	rev	r2, r2
    a982:	0a03      	lsrs	r3, r0, #8
    a984:	428b      	cmp	r3, r1
    a986:	d30c      	bcc.n	a9a2 <__aeabi_idiv+0x14a>
    a988:	0189      	lsls	r1, r1, #6
    a98a:	1192      	asrs	r2, r2, #6
    a98c:	428b      	cmp	r3, r1
    a98e:	d308      	bcc.n	a9a2 <__aeabi_idiv+0x14a>
    a990:	0189      	lsls	r1, r1, #6
    a992:	1192      	asrs	r2, r2, #6
    a994:	428b      	cmp	r3, r1
    a996:	d304      	bcc.n	a9a2 <__aeabi_idiv+0x14a>
    a998:	0189      	lsls	r1, r1, #6
    a99a:	d03a      	beq.n	aa12 <__aeabi_idiv+0x1ba>
    a99c:	1192      	asrs	r2, r2, #6
    a99e:	e000      	b.n	a9a2 <__aeabi_idiv+0x14a>
    a9a0:	0989      	lsrs	r1, r1, #6
    a9a2:	09c3      	lsrs	r3, r0, #7
    a9a4:	428b      	cmp	r3, r1
    a9a6:	d301      	bcc.n	a9ac <__aeabi_idiv+0x154>
    a9a8:	01cb      	lsls	r3, r1, #7
    a9aa:	1ac0      	subs	r0, r0, r3
    a9ac:	4152      	adcs	r2, r2
    a9ae:	0983      	lsrs	r3, r0, #6
    a9b0:	428b      	cmp	r3, r1
    a9b2:	d301      	bcc.n	a9b8 <__aeabi_idiv+0x160>
    a9b4:	018b      	lsls	r3, r1, #6
    a9b6:	1ac0      	subs	r0, r0, r3
    a9b8:	4152      	adcs	r2, r2
    a9ba:	0943      	lsrs	r3, r0, #5
    a9bc:	428b      	cmp	r3, r1
    a9be:	d301      	bcc.n	a9c4 <__aeabi_idiv+0x16c>
    a9c0:	014b      	lsls	r3, r1, #5
    a9c2:	1ac0      	subs	r0, r0, r3
    a9c4:	4152      	adcs	r2, r2
    a9c6:	0903      	lsrs	r3, r0, #4
    a9c8:	428b      	cmp	r3, r1
    a9ca:	d301      	bcc.n	a9d0 <__aeabi_idiv+0x178>
    a9cc:	010b      	lsls	r3, r1, #4
    a9ce:	1ac0      	subs	r0, r0, r3
    a9d0:	4152      	adcs	r2, r2
    a9d2:	08c3      	lsrs	r3, r0, #3
    a9d4:	428b      	cmp	r3, r1
    a9d6:	d301      	bcc.n	a9dc <__aeabi_idiv+0x184>
    a9d8:	00cb      	lsls	r3, r1, #3
    a9da:	1ac0      	subs	r0, r0, r3
    a9dc:	4152      	adcs	r2, r2
    a9de:	0883      	lsrs	r3, r0, #2
    a9e0:	428b      	cmp	r3, r1
    a9e2:	d301      	bcc.n	a9e8 <__aeabi_idiv+0x190>
    a9e4:	008b      	lsls	r3, r1, #2
    a9e6:	1ac0      	subs	r0, r0, r3
    a9e8:	4152      	adcs	r2, r2
    a9ea:	d2d9      	bcs.n	a9a0 <__aeabi_idiv+0x148>
    a9ec:	0843      	lsrs	r3, r0, #1
    a9ee:	428b      	cmp	r3, r1
    a9f0:	d301      	bcc.n	a9f6 <__aeabi_idiv+0x19e>
    a9f2:	004b      	lsls	r3, r1, #1
    a9f4:	1ac0      	subs	r0, r0, r3
    a9f6:	4152      	adcs	r2, r2
    a9f8:	1a41      	subs	r1, r0, r1
    a9fa:	d200      	bcs.n	a9fe <__aeabi_idiv+0x1a6>
    a9fc:	4601      	mov	r1, r0
    a9fe:	4663      	mov	r3, ip
    aa00:	4152      	adcs	r2, r2
    aa02:	105b      	asrs	r3, r3, #1
    aa04:	4610      	mov	r0, r2
    aa06:	d301      	bcc.n	aa0c <__aeabi_idiv+0x1b4>
    aa08:	4240      	negs	r0, r0
    aa0a:	2b00      	cmp	r3, #0
    aa0c:	d500      	bpl.n	aa10 <__aeabi_idiv+0x1b8>
    aa0e:	4249      	negs	r1, r1
    aa10:	4770      	bx	lr
    aa12:	4663      	mov	r3, ip
    aa14:	105b      	asrs	r3, r3, #1
    aa16:	d300      	bcc.n	aa1a <__aeabi_idiv+0x1c2>
    aa18:	4240      	negs	r0, r0
    aa1a:	b501      	push	{r0, lr}
    aa1c:	2000      	movs	r0, #0
    aa1e:	f000 f805 	bl	aa2c <__aeabi_idiv0>
    aa22:	bd02      	pop	{r1, pc}

0000aa24 <__aeabi_idivmod>:
    aa24:	2900      	cmp	r1, #0
    aa26:	d0f8      	beq.n	aa1a <__aeabi_idiv+0x1c2>
    aa28:	e716      	b.n	a858 <__aeabi_idiv>
    aa2a:	4770      	bx	lr

0000aa2c <__aeabi_idiv0>:
    aa2c:	4770      	bx	lr
    aa2e:	46c0      	nop			; (mov r8, r8)

0000aa30 <__libc_init_array>:
    aa30:	4b0e      	ldr	r3, [pc, #56]	; (aa6c <__libc_init_array+0x3c>)
    aa32:	b570      	push	{r4, r5, r6, lr}
    aa34:	2500      	movs	r5, #0
    aa36:	001e      	movs	r6, r3
    aa38:	4c0d      	ldr	r4, [pc, #52]	; (aa70 <__libc_init_array+0x40>)
    aa3a:	1ae4      	subs	r4, r4, r3
    aa3c:	10a4      	asrs	r4, r4, #2
    aa3e:	42a5      	cmp	r5, r4
    aa40:	d004      	beq.n	aa4c <__libc_init_array+0x1c>
    aa42:	00ab      	lsls	r3, r5, #2
    aa44:	58f3      	ldr	r3, [r6, r3]
    aa46:	4798      	blx	r3
    aa48:	3501      	adds	r5, #1
    aa4a:	e7f8      	b.n	aa3e <__libc_init_array+0xe>
    aa4c:	f000 fb76 	bl	b13c <_init>
    aa50:	4b08      	ldr	r3, [pc, #32]	; (aa74 <__libc_init_array+0x44>)
    aa52:	2500      	movs	r5, #0
    aa54:	001e      	movs	r6, r3
    aa56:	4c08      	ldr	r4, [pc, #32]	; (aa78 <__libc_init_array+0x48>)
    aa58:	1ae4      	subs	r4, r4, r3
    aa5a:	10a4      	asrs	r4, r4, #2
    aa5c:	42a5      	cmp	r5, r4
    aa5e:	d004      	beq.n	aa6a <__libc_init_array+0x3a>
    aa60:	00ab      	lsls	r3, r5, #2
    aa62:	58f3      	ldr	r3, [r6, r3]
    aa64:	4798      	blx	r3
    aa66:	3501      	adds	r5, #1
    aa68:	e7f8      	b.n	aa5c <__libc_init_array+0x2c>
    aa6a:	bd70      	pop	{r4, r5, r6, pc}
    aa6c:	0000b148 	.word	0x0000b148
    aa70:	0000b148 	.word	0x0000b148
    aa74:	0000b148 	.word	0x0000b148
    aa78:	0000b14c 	.word	0x0000b14c

0000aa7c <memcpy>:
    aa7c:	2300      	movs	r3, #0
    aa7e:	b510      	push	{r4, lr}
    aa80:	429a      	cmp	r2, r3
    aa82:	d003      	beq.n	aa8c <memcpy+0x10>
    aa84:	5ccc      	ldrb	r4, [r1, r3]
    aa86:	54c4      	strb	r4, [r0, r3]
    aa88:	3301      	adds	r3, #1
    aa8a:	e7f9      	b.n	aa80 <memcpy+0x4>
    aa8c:	bd10      	pop	{r4, pc}

0000aa8e <memset>:
    aa8e:	0003      	movs	r3, r0
    aa90:	1882      	adds	r2, r0, r2
    aa92:	4293      	cmp	r3, r2
    aa94:	d002      	beq.n	aa9c <memset+0xe>
    aa96:	7019      	strb	r1, [r3, #0]
    aa98:	3301      	adds	r3, #1
    aa9a:	e7fa      	b.n	aa92 <memset+0x4>
    aa9c:	4770      	bx	lr
    aa9e:	0000      	movs	r0, r0
    aaa0:	42003000 	.word	0x42003000
    aaa4:	42003400 	.word	0x42003400
    aaa8:	42003800 	.word	0x42003800
    aaac:	42003c00 	.word	0x42003c00
    aab0:	42004000 	.word	0x42004000
    aab4:	1f1f1e1e 	.word	0x1f1f1e1e
    aab8:	00000020 	.word	0x00000020
    aabc:	00000002 	.word	0x00000002
    aac0:	00001000 	.word	0x00001000
    aac4:	00000002 	.word	0x00000002
    aac8:	00002000 	.word	0x00002000
    aacc:	00000002 	.word	0x00000002
    aad0:	00004000 	.word	0x00004000
    aad4:	00000002 	.word	0x00000002
    aad8:	00008000 	.word	0x00008000
    aadc:	00000002 	.word	0x00000002
    aae0:	00010000 	.word	0x00010000

0000aae4 <TEMP_AD_TABLE>:
    aae4:	3b5b3b99 3ad73b1a 3a473a90 39ad39fc     .;[;.;.:.:G:.9.9
    aaf4:	3907395b 385538b0 379737f8 36ce3734     [9.9.8U8.7.747.6
    ab04:	35f83664 35163588 342934a1 333033ae     d6.5.5.5.4)4.303
    ab14:	322c32af 311e31a6 30063093 2ee52f76     .2,2.1.1.0.0v/..
    ab24:	2dbc2e51 2c8b2d24 2b542bf0 2a182ab7     Q..-$-.,.+T+.*.*
    ab34:	28d82979 27952837 265026f2 250a25ad     y).(7(.'.&P&.%.%
    ab44:	23c42467 22802322 213e21df 2000209e     g$.#"#.".!>!. . 
    ab54:	1ec51f62 1d901e2a 1c611cf8 1b381bcb     b...*.....a...8.
    ab64:	1a161aa6 18fb1988 17e91871 16df1763     ........q...c...
    ab74:	15dd165d 14e41560 13f4146b 130d137f     ]...`...k.......
    ab84:	122f129d 115911c3 108c10f2 0fc81029     ../...Y.....)...
    ab94:	0f0d0f69 0e590eb2 0dae0e02 0d0a0d5b     i.....Y.....[...
    aba4:	0c6e0cbb 0bda0c23 0b4c0b92 0ac50b08     ..n.#.....L.....
    abb4:	0a450a84 09cb0a07 09570990 08e9091f     ..E.......W.....
    abc4:	088008b3 081c084d 07bd07ec 07630790     ....M.........c.
    abd4:	070e0738 06bd06e5 06700696 0626064b     8.........p.K.&.
    abe4:	05e10603 059d05bf 0559057b 05150537     ........{.Y.7...
    abf4:	04d104f3 048d04af 0449046b              ........k.I.

0000ac00 <TEMP_TABLE>:
    ac00:	e5e4e3e2 e9e8e7e6 edecebea f1f0efee     ................
    ac10:	f5f4f3f2 f9f8f7f6 fdfcfbfa 0100fffe     ................
    ac20:	05040302 09080706 0d0c0b0a 11100f0e     ................
    ac30:	15141312 19181716 1d1c1b1a 21201f1e     .............. !
    ac40:	25242322 29282726 2d2c2b2a 31302f2e     "#$%&'()*+,-./01
    ac50:	35343332 39383736 3d3c3b3a 41403f3e     23456789:;<=>?@A
    ac60:	45444342 49484746 4d4c4b4a 51504f4e     BCDEFGHIJKLMNOPQ
    ac70:	55545352 59585756 5d5c5b5a 61605f5e     RSTUVWXYZ[\]^_`a
    ac80:	65646362 69686766 6d6c6b6a 00006f6e     bcdefghijklmno..

0000ac90 <tc_interrupt_vectors.15485>:
    ac90:	17161514 00000018                       ........

0000ac98 <Cell_volt>:
    ac98:	0cfc0ceb 0d1f0d0e 0d420d30 0d640d53     ........0.B.S.d.
    aca8:	0d870d75 0da10d98 0db20daa 0dc40dbb     u...............
    acb8:	0dd60dcd 0de70dde 0df50df0 0e000dfb     ................
    acc8:	0e0b0e05 0e150e10 0e200e1a 0e280e25     .......... .%.(.
    acd8:	0e2e0e2b 0e340e31 0e3a0e37 0e400e3d     +...1.4.7.:.=.@.
    ace8:	0e470e43 0e4e0e4a 0e550e51 0e5c0e58     C.G.J.N.Q.U.X.\.
    acf8:	0e630e5f 0e6e0e66 0e7e0e76 0e8f0e86     _.c.f.n.v.~.....
    ad08:	0e9f0e97 0eaf0ea7 0ec00eb7 0ed10ec8     ................
    ad18:	0ee20ed9 0ef30eea 0f040efb 0f160f0c     ................
    ad28:	0f290f1f 0f3c0f32 0f4f0f45 0f620f58     ..).2.<.E.O.X.b.
    ad38:	0f760f6b 0f8b0f80 0fa10f96 0fb60fab     k.v.............
    ad48:	0fcb0fc1 0fe20fd6 0ffa0fee 10131006     ................
    ad58:	102b101f 10431037 0000104f              ..+.7.C.O...

0000ad64 <ucCRC_tCalc>:
    ad64:	aa7fd500 54812bfe 8356fc29 7da802d7     .....+.T).V....}
    ad74:	f82d8752 06d379ac d104ae7b 2ffa5085     R.-..y..{....P./
    ad84:	0edb71a4 f0258f5a 27f2588d d90ca673     .q..Z.%..X.'s...
    ad94:	5c8923f6 a277dd08 75a00adf 8b5ef421     .#.\..w....u!.^.
    ada4:	37e2489d c91cb663 1ecb61b4 e0359f4a     .H.7c....a..J.5.
    adb4:	65b01acf 9b4ee431 4c9933e6 b267cd18     ...e1.N..3.L..g.
    adc4:	9346ec39 6db812c7 ba6fc510 44913bee     9.F....m..o..;.D
    add4:	c114be6b 3fea4095 e83d9742 16c369bc     k....@.?B.=..i..
    ade4:	45903aef bb6ec411 6cb913c6 9247ed38     .:.E..n....l8.G.
    adf4:	17c268bd e93c9643 3eeb4194 c015bf6a     .h..C.<..A.>j...
    ae04:	e1349e4b 1fca60b5 c81db762 36e3499c     K.4..`..b....I.6
    ae14:	b366cc19 4d9832e7 9a4fe530 64b11bce     ..f..2.M0.O....d
    ae24:	d80da772 26f3598c f1248e5b 0fda70a5     r....Y.&[.$..p..
    ae34:	8a5ff520 74a10bde a376dc09 5d8822f7      ._....t..v..".]
    ae44:	7ca903d6 8257fd28 55802aff ab7ed401     ...|(.W..*.U..~.
    ae54:	2efb5184 d005af7a 07d278ad f92c8653     .Q..z....x..S.,.
    ae64:	000088a4 00008b04 00008b04 00008b04     ................
    ae74:	00008b04 00008b04 00008b04 00008b04     ................
    ae84:	00008b04 00008b04 00008b04 00008b04     ................
    ae94:	00008b04 00008b04 00008b04 00008b04     ................
    aea4:	0000888c 00008b04 00008b04 00008b04     ................
    aeb4:	00008b04 00008b04 00008b04 00008b04     ................
    aec4:	00008b04 00008b04 00008b04 00008b04     ................
    aed4:	00008b04 00008b04 00008b04 00008b04     ................
    aee4:	0000889c 00008b04 00008b04 00008b04     ................
    aef4:	00008b04 00008b04 00008b04 00008b04     ................
    af04:	00008b04 00008b04 00008b04 00008b04     ................
    af14:	00008b04 00008b04 00008b04 00008b04     ................
    af24:	00008894 000088ac 00008874 00008884     ........t.......
    af34:	0000887c 42004400 42004800 00000002     |....D.B.H.B....
    af44:	00000003 00000028 00000029 00000004     ....(...).......
    af54:	00000005 00000006 00000007 00000008     ................
    af64:	00000009 0000000a 0000000b 00000020     ............ ...
    af74:	00000021 00000022 00000023 00000028     !..."...#...(...
    af84:	00000029 00000024 00000025 00000026     )...$...%...&...
    af94:	00000027 00000008 00000009              '...........

0000afa0 <_adc_biasrefbuf_pos>:
    afa0:	00000600                                ....

0000afa4 <_adc_apbcmasks>:
    afa4:	00020000 00040000                       ........

0000afac <_adc_biascomp_pos>:
    afac:	00000903                                ....

0000afb0 <_adc_gclk_ids>:
    afb0:	00002221                                !"..

0000afb4 <_adc_extchannel_msb>:
    afb4:	0000000b 0000000b                       ........

0000afbc <_adc_biascomp_addr>:
    afbc:	00806020 00806020                        `.. `..

0000afc4 <_adc_biasrefbuf_addr>:
    afc4:	00806020 00806020 000092a2 000092a2      `.. `..........
    afd4:	00009298 000092a2 00009298 0000927e     ............~...
    afe4:	0000927e 000092a2 000092a2 000092a2     ~...............
    aff4:	000092a2 000092a2 000092a2 000092a2     ................
    b004:	000092a2 000092a2 000092a2 000092a2     ................
    b014:	000092a2 000092a2 000092a2 000092a2     ................
    b024:	000092a2 000092a2 000092a2 000092a2     ................
    b034:	00009298 000092a2 00009298 000092a2     ................
    b044:	000092a2 000092a2 000092a2 000092a2     ................
    b054:	000092a2 000092a2 000092a2 000092a2     ................
    b064:	000092a2 000092a2 000092a2 000092a2     ................
    b074:	000092a2 000092a2 000092a2 000092a2     ................
    b084:	000092a2 000092a2 000092a2 000092a2     ................
    b094:	000092a2 000092a2 000092a2 000092a2     ................
    b0a4:	000092a2 000092a2 000092a2 000092a2     ................
    b0b4:	000092a2 000092a2 000092a2 000092a2     ................
    b0c4:	000092a2 000092a2 00009298 00009298     ................
    b0d4:	000092aa 000092aa 000092aa 000092aa     ................
    b0e4:	42000400 42000800 42000c00 42001000     ...B...B...B...B
    b0f4:	42001400 42001800 00009f3a 00009f36     ...B...B:...6...
    b104:	00009f36 00009f68 00009f68 00009f52     6...h...h...R...
    b114:	00009f40 00009f58 0000a090 0000a070     @...X.......p...
    b124:	0000a070 0000a0c6 0000a082 0000a09e     p...............
    b134:	0000a074 0000a0ac                       t.......

0000b13c <_init>:
    b13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b13e:	46c0      	nop			; (mov r8, r8)
    b140:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b142:	bc08      	pop	{r3}
    b144:	469e      	mov	lr, r3
    b146:	4770      	bx	lr

0000b148 <__init_array_start>:
    b148:	000040e5 	.word	0x000040e5

0000b14c <_fini>:
    b14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b14e:	46c0      	nop			; (mov r8, r8)
    b150:	bcf8      	pop	{r3, r4, r5, r6, r7}
    b152:	bc08      	pop	{r3}
    b154:	469e      	mov	lr, r3
    b156:	4770      	bx	lr

0000b158 <__fini_array_start>:
    b158:	000040bd 	.word	0x000040bd
