Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Fri Mar 21 10:51:26 2014
| Host         : Zotty-LT02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file leon3mp_control_sets_placed.rpt
| Design       : leon3mp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   144 |
| Minimum Number of register sites lost to control set restrictions |   292 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1943 |          862 |
| No           | No                    | Yes                    |              43 |           24 |
| No           | Yes                   | No                     |             133 |           67 |
| Yes          | No                    | No                     |            1762 |          756 |
| Yes          | No                    | Yes                    |              32 |           12 |
| Yes          | Yes                   | No                     |             907 |          389 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                Enable Signal                                |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |                                                                             | rst0/SS[0]                                                      |                3 |              3 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][icc][3]_i_1                    |                                                                 |                2 |              4 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/dv12_in                                  | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[rxdp][3]_i_1           |                1 |              4 |
|  clkgen0/xc7l.v/O1                               | ahb0/ahbi[hready]6_in                                                       | rst0/SS[0]                                                      |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O57                             | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][data][1][3]_i_1       |                1 |              4 |
|  clkgen0/xc7l.v/O1                               | ahb0/O52                                                                    |                                                                 |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O22                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O70                 |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][pil][3]_i_1                    |                                                                 |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[capbil][4]_i_1                                  |                                                                 |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[ecnt][3]_i_1                                    | rst0/SS[0]                                                      |                2 |              4 |
|  clkgen0/xc7l.v/O1                               | apb0/O92[0]                                                                 | rst0/SS[0]                                                      |                1 |              4 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[cnt][3]_i_1                        | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]                 |                2 |              4 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[rcnt][3]_i_1                       |                                                                 |                1 |              4 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |                                                                             | rst0/SS[0]                                                      |                4 |              4 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/n_0_r[ws][3]_i_1                                                    | rst0/SS[0]                                                      |                3 |              4 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_0_FSM_onehot_r[rxstate][4]_i_1                                  | rst0/SS[0]                                                      |                2 |              5 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_0_r[cnt][4]_i_1__0                | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]               |                2 |              5 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[retry_cnt][4]_i_1                  | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                3 |              5 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[cnt][4]_i_1                                     | rst0/SS[0]                                                      |                3 |              5 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[mdio_ctrl][regadr][4]_i_1                       | rst0/SS[0]                                                      |                3 |              5 |
|  clkgen0/xc7l.v/O1                               | apb0/O69                                                                    | rst0/SS[0]                                                      |                2 |              5 |
|  clkgen0/xc7l.v/O1                               |                                                                             | rst0/RST                                                        |                3 |              6 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[regaddr][5]_i_1                      | rst0/SS[0]                                                      |                3 |              6 |
|  clkgen0/xc7l.v/O1                               | apb0/O92[0]                                                                 |                                                                 |                4 |              6 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/mgen.div0/n_0_FSM_onehot_r[state][5]_i_2      | leon3gen.cpu[0].u0/leon3x0/p0/iu/SS[0]                          |                2 |              6 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[duplexstate][5]_i_1                  | rst0/SS[0]                                                      |                4 |              6 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[def_state][5]_i_1       | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                3 |              6 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom0/n_0_r[len][5]_i_1                                       |                                                                 |                3 |              6 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_0_r[irqcnt][5]_i_1                                              | rst0/SS[0]                                                      |                2 |              6 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom0/n_0_FSM_onehot_r[state][5]_i_2__0                       | dcomgen.dcom0/dcom_uart0/SS[0]                                  |                2 |              6 |
|  n_0_bufgclk45                                   |                                                                             | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                    |                2 |              6 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[tfrpnt][6]_i_1                                  | rst0/SS[0]                                                      |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[tfwpnt][6]_i_1                                  | rst0/SS[0]                                                      |                3 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[delaycnt][6]_i_1                         |                                                                 |                3 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rcntl][6]_i_1                                   | rst0/SS[0]                                                      |                7 |              7 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rcntm][6]_i_1                                   | rst0/SS[0]                                                      |                7 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[aindex][6]_i_1                           |                                                                 |                2 |              7 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[slot_count][6]_i_2                 | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                2 |              7 |
|  clkgen0/xc7l.v/O1                               |                                                                             | ahb0/n_0_r[hrdatam][24]_i_1                                     |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | apb0/O163[0]                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                    |                3 |              7 |
|  clkgen0/xc7l.v/O1                               | apb0/O162[0]                                                                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                    |                2 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[tbufcnt][6]_i_1            |                                                                 |                5 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_FSM_onehot_r[dstate][6]_i_1 | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]               |                4 |              7 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O57                             | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][data][1][11]_i_1      |                2 |              8 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_0_tnr[addrlo][9]_i_1                 |                                                                 |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_0_r[rshift][7]_i_1__0                                           |                                                                 |                4 |              8 |
|  clkgen0/xc7l.v/O1                               |                                                                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]               |                7 |              8 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/n_0_r[writedata8][15]_i_2                                           | mg2.sr1/n_0_r[writedata8][7]_i_1                                |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom0/E[0]                                                    |                                                                 |                2 |              8 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/n_0_r[writedata8][15]_i_2                                           | mg2.sr1/n_0_r[writedata8][15]_i_1                               |                5 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/E[0]                            |                                                                 |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/I90[0]                                              |                                                                 |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[valid][0][3]_i_1          |                                                                 |                4 |              8 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[crc][29]_i_1__0                    | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[crc][31]_i_1__0        |                2 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[faddr][7]_i_2             | leon3gen.cpu[0].u0/leon3x0/p0/iu/O140[0]                        |                5 |              8 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[rxdstate][7]_i_1                     | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                    |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O159[0]                                                                | rst0/SS[0]                                                      |                2 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O143[0]                                                                |                                                                 |                2 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O141[0]                                                                |                                                                 |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | apb0/O121[0]                                                                | rst0/SS[0]                                                      |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][tt][7]_i_1                     | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O41                 |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom_uart0/n_0_r[rshift][7]_i_1                               |                                                                 |                3 |              8 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom_uart0/n_0_r[rhold][7]_i_1                                |                                                                 |                1 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/dsur[err]                                  |                                                                 |                4 |              8 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O2                              | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_0_r[faddr][8]_i_1 |                3 |              9 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[ifg_cycls][8]_i_1                  | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                4 |              9 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[delay_val][9]_i_2                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/SR[0]                 |                4 |             10 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][9]_i_1        | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                6 |             10 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rxcnt][10]_i_1                                  | rst0/SS[0]                                                      |                4 |             11 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[txlength][10]_i_1                               |                                                                 |                5 |             11 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[byte_count][10]_i_2                | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[byte_count][10]_i_1    |                4 |             11 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[byte_count][10]_i_1__0             | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                4 |             11 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[tmsto][data][15]_i_1                            |                                                                 |                6 |             12 |
|  clkgen0/xc7l.v/O1                               | ua1.uart1/n_0_r[scaler][11]_i_1__0                                          |                                                                 |                4 |             12 |
|  clkgen0/xc7l.v/O1                               | apb0/O93[0]                                                                 | rst0/SS[0]                                                      |                6 |             12 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[mdio_state][11]_i_1                  | rst0/SS[0]                                                      |                6 |             12 |
|  clkgen0/xc7l.v/O1                               | apb0/O145                                                                   |                                                                 |                5 |             12 |
|  n_0_bufgclk45                                   |                                                                             | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                5 |             14 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[seq][0]_i_1                                     | rst0/SS[0]                                                      |                4 |             14 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_FSM_onehot_r[edclrstate][14]_i_1                  | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                    |                8 |             15 |
|  clkgen0/xc7l.v/O1                               | apb0/O110[0]                                                                |                                                                 |                8 |             15 |
|  clkgen0/xc7l.v/O1                               | apb0/O111[0]                                                                | rst0/SS[0]                                                      |                6 |             15 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_1     | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                9 |             15 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[lentype][15]_i_1                   | eth0.e1/m100.u0/n_0_r[slot_count][6]_i_1                        |                4 |             16 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][18]_i_1                            |                                                                 |                5 |             16 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][18]_i_1                            | eth0.e1/m100.u0/ethc0/n_0_r[rmsto][data][31]_i_1                |                4 |             16 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][30]_i_2                       | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[crc][30]_i_1           |                5 |             16 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[udpsrc][15]_i_1                                 | rst0/SS[0]                                                      |               13 |             16 |
|  clkgen0/xc7l.v/O1                               | mg2.sr1/r_reg[readdata]0                                                    |                                                                 |                8 |             16 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom_uart0/n_0_r[brate][17]_i_1                               | rst0/SS[0]                                                      |                7 |             18 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom_uart0/n_0_r[scaler][17]_i_1                              | rst0/SS[0]                                                      |                8 |             18 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[ipcrc][17]_i_1                                  |                                                                 |                7 |             18 |
|  clk_BUFG                                        |                                                                             | rst0/SS[0]                                                      |                9 |             20 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][s][tba][19]_i_2                   | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O41                 |                8 |             20 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[tmsto][data][15]_i_1                            | eth0.e1/m100.u0/ethc0/n_0_r[tmsto][data][31]_i_1                |                7 |             20 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/v[ewr]                                                | rst0/SS[0]                                                      |               13 |             20 |
|  clkgen0/xc7l.v/O1                               |                                                                             | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1                    |               10 |             21 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rxbytecount][10]_i_1                            | rst0/SS[0]                                                      |                9 |             22 |
|  clkgen0/xc7l.v/O1                               | apb0/E[0]                                                                   |                                                                 |                4 |             22 |
|  clkgen0/xc7l.v/O1                               | apb0/O67[0]                                                                 |                                                                 |                6 |             22 |
|  clkgen0/xc7l.v/O1                               | ahb0/O25                                                                    |                                                                 |               14 |             23 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[crc][29]_i_1__0                    |                                                                 |                7 |             24 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[rxaddr][31]_i_1                                 | rst0/SS[0]                                                      |               14 |             30 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/n_0_r[txaddr][31]_i_1                                 | rst0/SS[0]                                                      |               10 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg2][mask][31]_i_1                    |                                                                 |               12 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg2][addr][31]_i_1                    |                                                                 |               11 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg1][mask][31]_i_1                    |                                                                 |               10 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_tb0.tr[tbreg1][addr][31]_i_1                    |                                                                 |               12 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_r[timer][0]_i_1                                 | rst0/SS[0]                                                      |                9 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O22                             | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O41                 |               21 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_irreg.ir[addr][31]_i_1                 |                                                                 |               22 |             30 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/iu/E[0]                                       |                                                                 |                8 |             30 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/E[0]                                             | rst0/SS[0]                                                      |                9 |             31 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/ahb0/O4[0]                                            | rst0/SS[0]                                                      |                9 |             31 |
|  clkgen0/xc7l.v/O1                               | apb0/O70[0]                                                                 | rst0/SS[0]                                                      |               11 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/n_0_r[pwdata][31]_i_1                                                  |                                                                 |               13 |             32 |
|  clkgen0/xc7l.v/O1                               | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_0_ar[dreg][31]_i_1                   | rst0/SS[0]                                                      |               10 |             32 |
|  clk_BUFG                                        | apb0/O155[0]                                                                | rst0/SS[0]                                                      |               12 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/O119[0]                                                                |                                                                 |               13 |             32 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_1                   |                                                                 |                9 |             32 |
|  clkgen0/xc7l.v/O1                               | apb0/O118[0]                                                                |                                                                 |               12 |             32 |
|  clkgen0/xc7l.v/O1                               | dcomgen.dcom0/dcom0/n_0_r[data][31]_i_1__1                                  |                                                                 |               16 |             32 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/rin[check]                                            |                                                                 |                9 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_r[slv][hwdata][31]_i_1                          |                                                                 |               13 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/n_0_r[slv][hrdata][31]_i_1                          |                                                                 |               18 |             32 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/v[tfrpnt]1                                            |                                                                 |                9 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.dsugen.dsu0/x0/E[0]                                                |                                                                 |               18 |             32 |
|  clkgen0/xc7l.v/O1                               | gpt.timer0/n_0_r[timers][1][value][31]_i_1                                  |                                                                 |               11 |             32 |
|  clkgen0/xc7l.v/O1                               | gpt.timer0/n_0_r[timers][2][value][31]_i_1                                  |                                                                 |               13 |             32 |
|  n_0_bufgclk45                                   | eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1                      |                                                                 |                7 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[wb][data1][31]_i_1        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]               |               15 |             32 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/n_0_r[wb][data2][31]_i_1        | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/SR[0]               |               17 |             32 |
| ~ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 | ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/E[0]                                      |                                                                 |               10 |             33 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/r_reg[read]0                    |                                                                 |               23 |             34 |
|  clkgen0/xc7l.v/O1                               | ahbjtaggen0.ahbjtag0/newcom.jtagcom0/n_0_ar_reg[qual_dreg]                  | rst0/SS[0]                                                      |               10 |             35 |
|  clkgen0/xc7l.v/O1                               | ahb0/ahbi[hready]6_in                                                       |                                                                 |               22 |             38 |
|  clkgen0/xc7l.v/O1                               | eth0.e1/m100.u0/ethc0/write                                                 |                                                                 |                6 |             48 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O57                             |                                                                 |               31 |             52 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/O15[0]                          |                                                                 |               33 |             64 |
|  ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/O1 |                                                                             |                                                                 |               25 |             69 |
|  clkgen0/xc7l.v/O1                               |                                                                             | rst0/SS[0]                                                      |               46 |             87 |
|  n_0_bufgclk45                                   |                                                                             |                                                                 |               53 |             99 |
|  clkgen0/xc7l.v/O1                               | leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/O22                             |                                                                 |              264 |            612 |
|  clkgen0/xc7l.v/O1                               |                                                                             |                                                                 |              784 |           1775 |
+--------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+


