Analysis & Synthesis report for mnist_nn
Wed Mar 24 14:59:58 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|neural_network:nn|state_machine:s0|curr_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 16. Source assignments for neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 17. Source assignments for neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 18. Source assignments for neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 19. Source assignments for neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 20. Source assignments for neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 21. Source assignments for neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 22. Source assignments for neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 23. Source assignments for neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 24. Source assignments for neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 25. Source assignments for neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 26. Source assignments for neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 27. Source assignments for neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 28. Source assignments for neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 29. Source assignments for neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 30. Source assignments for neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 31. Source assignments for neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 32. Source assignments for neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 33. Source assignments for neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 34. Source assignments for neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 35. Source assignments for neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 36. Source assignments for neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 37. Source assignments for neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 38. Source assignments for neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 39. Source assignments for neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 40. Source assignments for neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 41. Source assignments for neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 42. Source assignments for neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 43. Source assignments for neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 44. Source assignments for neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 45. Source assignments for neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 46. Source assignments for neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 47. Source assignments for neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 48. Source assignments for neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 49. Source assignments for neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 50. Source assignments for neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 51. Source assignments for neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 52. Source assignments for neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 53. Source assignments for neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 54. Source assignments for neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 55. Source assignments for neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 56. Source assignments for neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 57. Source assignments for neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 58. Source assignments for neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 59. Source assignments for neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 60. Source assignments for neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 61. Source assignments for neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 62. Source assignments for neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 63. Source assignments for neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 64. Source assignments for neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result
 65. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated
 66. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated
 67. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated
 68. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated
 69. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated
 70. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated
 71. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated
 72. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated
 73. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated
 74. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated
 75. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated
 76. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated
 77. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated
 78. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated
 79. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated
 80. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated
 81. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated
 82. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated
 83. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated
 84. Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated
 85. Source assignments for neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated
 86. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 87. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 88. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 89. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 90. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 91. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 92. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 93. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 94. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 95. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 96. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 97. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 98. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component
 99. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component
100. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component
101. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component
102. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component
103. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component
104. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component
105. Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component
106. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component
107. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component
108. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component
109. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component
110. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component
111. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component
112. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component
113. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component
114. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component
115. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component
116. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component
117. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component
118. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component
119. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component
120. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component
121. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component
122. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component
123. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component
124. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component
125. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component
126. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component
127. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component
128. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component
129. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component
130. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component
131. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component
132. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component
133. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component
134. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component
135. Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component
136. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[0]
137. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[1]
139. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[2]
141. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[3]
143. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component
144. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[4]
145. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[5]
147. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component
148. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[6]
149. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component
150. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[7]
151. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component
152. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[8]
153. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[9]
155. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[10]
157. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component
158. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[11]
159. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component
160. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[12]
161. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component
162. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[13]
163. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[14]
165. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[15]
167. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component
168. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[16]
169. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component
170. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[17]
171. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component
172. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[18]
173. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component
174. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[19]
175. Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component
176. Parameter Settings for User Entity Instance: neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component
177. altmult_accum Parameter Settings by Entity Instance
178. altsyncram Parameter Settings by Entity Instance
179. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[19]"
180. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[18]"
181. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[17]"
182. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[16]"
183. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[15]"
184. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[14]"
185. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[13]"
186. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[12]"
187. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[11]"
188. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[10]"
189. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[9]"
190. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[8]"
191. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[7]"
192. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[6]"
193. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[5]"
194. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[4]"
195. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[3]"
196. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[2]"
197. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[1]"
198. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[0]"
199. Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0"
200. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[9]"
201. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[8]"
202. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[7]"
203. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[6]"
204. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[5]"
205. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[4]"
206. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[3]"
207. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[2]"
208. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[1]"
209. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72"
210. Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[0]"
211. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[19]"
212. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[18]"
213. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[17]"
214. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[16]"
215. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[15]"
216. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[14]"
217. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[13]"
218. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[12]"
219. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[11]"
220. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[10]"
221. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[9]"
222. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[8]"
223. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[7]"
224. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[6]"
225. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[5]"
226. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[4]"
227. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[3]"
228. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[2]"
229. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[1]"
230. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72"
231. Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[0]"
232. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[19]"
233. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[18]"
234. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[17]"
235. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[16]"
236. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[15]"
237. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[14]"
238. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[13]"
239. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[12]"
240. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[11]"
241. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[10]"
242. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[9]"
243. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[8]"
244. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[7]"
245. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[6]"
246. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[5]"
247. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[4]"
248. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[3]"
249. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[2]"
250. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[1]"
251. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72"
252. Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[0]"
253. Port Connectivity Checks: "neural_network:nn"
254. Port Connectivity Checks: "hex_driver:hex_display[5]"
255. Port Connectivity Checks: "hex_driver:hex_display[4]"
256. Post-Synthesis Netlist Statistics for Top Partition
257. Elapsed Time Per Partition
258. Analysis & Synthesis Messages
259. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 24 14:59:58 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mnist_nn                                    ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 461                                         ;
;     Total combinational functions  ; 141                                         ;
;     Dedicated logic registers      ; 320                                         ;
; Total registers                    ; 320                                         ;
; Total pins                         ; 71                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 20                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top_level          ; mnist_nn           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; sv_files/neuron_784_20.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv                  ;         ;
; sv_files/top_level.sv            ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv                      ;         ;
; sv_files/instantiate_ram.sv      ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv                ;         ;
; sv_files/hex_driver.sv           ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/hex_driver.sv                     ;         ;
; sv_files/synchronizers.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv                  ;         ;
; sv_files/neural_network.sv       ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv                 ;         ;
; sv_files/state_machine.sv        ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv                  ;         ;
; sv_files/CONSTANTS.sv            ; yes             ; User SystemVerilog HDL File            ; /home/ece385user/Documents/MNIST_NN/sv_files/CONSTANTS.sv                      ;         ;
; neuron_IP_files/mult_accum.v     ; yes             ; User Wizard-Generated File             ; /home/ece385user/Documents/MNIST_NN/neuron_IP_files/mult_accum.v               ;         ;
; ram_files/ram.v                  ; yes             ; User Wizard-Generated File             ; /home/ece385user/Documents/MNIST_NN/ram_files/ram.v                            ;         ;
; altmult_accum.tdf                ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altmult_accum.tdf     ;         ;
; db/mult_accum_1i82.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/mult_accum_1i82.tdf                     ;         ;
; db/ded_mult_ek71.tdf             ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf                       ;         ;
; db/dffpipe_93c.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/dffpipe_93c.tdf                         ;         ;
; db/zaccum_ojk.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/zaccum_ojk.tdf                          ;         ;
; db/accum_5dk.tdf                 ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/accum_5dk.tdf                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_00k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf                     ;         ;
; ram_files/MIF/ram_0.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_0.mif                    ;         ;
; db/altsyncram_10k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf                     ;         ;
; ram_files/MIF/ram_1.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_1.mif                    ;         ;
; db/altsyncram_20k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf                     ;         ;
; ram_files/MIF/ram_2.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_2.mif                    ;         ;
; db/altsyncram_30k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf                     ;         ;
; ram_files/MIF/ram_3.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_3.mif                    ;         ;
; db/altsyncram_40k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf                     ;         ;
; ram_files/MIF/ram_4.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_4.mif                    ;         ;
; db/altsyncram_50k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf                     ;         ;
; ram_files/MIF/ram_5.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_5.mif                    ;         ;
; db/altsyncram_60k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf                     ;         ;
; ram_files/MIF/ram_6.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_6.mif                    ;         ;
; db/altsyncram_70k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf                     ;         ;
; ram_files/MIF/ram_7.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_7.mif                    ;         ;
; db/altsyncram_80k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf                     ;         ;
; ram_files/MIF/ram_8.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_8.mif                    ;         ;
; db/altsyncram_90k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf                     ;         ;
; ram_files/MIF/ram_9.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_9.mif                    ;         ;
; db/altsyncram_h1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf                     ;         ;
; ram_files/MIF/ram_10.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_10.mif                   ;         ;
; db/altsyncram_i1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf                     ;         ;
; ram_files/MIF/ram_11.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_11.mif                   ;         ;
; db/altsyncram_j1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf                     ;         ;
; ram_files/MIF/ram_12.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_12.mif                   ;         ;
; db/altsyncram_k1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf                     ;         ;
; ram_files/MIF/ram_13.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_13.mif                   ;         ;
; db/altsyncram_l1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf                     ;         ;
; ram_files/MIF/ram_14.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_14.mif                   ;         ;
; db/altsyncram_m1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf                     ;         ;
; ram_files/MIF/ram_15.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_15.mif                   ;         ;
; db/altsyncram_n1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf                     ;         ;
; ram_files/MIF/ram_16.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_16.mif                   ;         ;
; db/altsyncram_o1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf                     ;         ;
; ram_files/MIF/ram_17.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_17.mif                   ;         ;
; db/altsyncram_p1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf                     ;         ;
; ram_files/MIF/ram_18.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_18.mif                   ;         ;
; db/altsyncram_q1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf                     ;         ;
; ram_files/MIF/ram_19.mif         ; yes             ; Auto-Found Memory Initialization File  ; /home/ece385user/Documents/MNIST_NN/ram_files/MIF/ram_19.mif                   ;         ;
; db/altsyncram_7pg1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf                     ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 461                 ;
;                                             ;                     ;
; Total combinational functions               ; 141                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 140                 ;
;     -- 3 input functions                    ; 1                   ;
;     -- <=2 input functions                  ; 0                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 141                 ;
;     -- arithmetic mode                      ; 0                   ;
;                                             ;                     ;
; Total registers                             ; 320                 ;
;     -- Dedicated logic registers            ; 320                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 71                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 20                  ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 340                 ;
; Total fan-out                               ; 1332                ;
; Average fan-out                             ; 2.14                ;
+---------------------------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                        ; Entity Name     ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top_level                                          ; 141 (113)           ; 320 (0)                   ; 0           ; 0          ; 20           ; 0       ; 10        ; 71   ; 0            ; 0          ; |top_level                                                                                                                                                                 ; top_level       ; work         ;
;    |hex_driver:hex_display[0]|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|hex_driver:hex_display[0]                                                                                                                                       ; hex_driver      ; work         ;
;    |hex_driver:hex_display[1]|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|hex_driver:hex_display[1]                                                                                                                                       ; hex_driver      ; work         ;
;    |hex_driver:hex_display[2]|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|hex_driver:hex_display[2]                                                                                                                                       ; hex_driver      ; work         ;
;    |hex_driver:hex_display[3]|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|hex_driver:hex_display[3]                                                                                                                                       ; hex_driver      ; work         ;
;    |neural_network:nn|                              ; 0 (0)               ; 320 (160)                 ; 0           ; 0          ; 20           ; 0       ; 10        ; 0    ; 0            ; 0          ; |top_level|neural_network:nn                                                                                                                                               ; neural_network  ; work         ;
;       |neuron_20_10:n3[0]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[1]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[2]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[3]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[4]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[5]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[6]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[7]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[8]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
;       |neuron_20_10:n3[9]|                          ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]                                                                                                                            ; neuron_20_10    ; work         ;
;          |mult_accum:comb_72|                       ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72                                                                                                         ; mult_accum      ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component                                                                   ; altmult_accum   ; work         ;
;                |mult_accum_1i82:auto_generated|     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated                                    ; mult_accum_1i82 ; work         ;
;                   |ded_mult_ek71:ded_mult1|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1            ; ded_mult_ek71   ; work         ;
;                   |zaccum_ojk:zaccum2|              ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2                 ; zaccum_ojk      ; work         ;
;                      |accum_5dk:accum|              ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum ; accum_5dk       ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 10          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 20          ;
; Signed Embedded Multipliers           ; 10          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                      ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File              ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------+------------------------------+
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72 ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72  ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72   ; neuron_IP_files/mult_accum.v ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[0]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[1]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[2]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[3]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[4]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[5]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[6]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[7]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[8]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[9]          ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[10]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[11]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[12]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[13]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[14]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[15]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[16]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[17]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[18]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_weights_biases:r0|ram:r[19]         ; ram_files/ram.v              ;
; Altera ; RAM: 1-PORT         ; 18.1    ; N/A          ; N/A          ; |top_level|neural_network:nn|ram_input_output:r1|ram:r               ; ram_files/ram.v              ;
+--------+---------------------+---------+--------------+--------------+----------------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|neural_network:nn|state_machine:s0|curr_state                                                                 ;
+--------------------+--------------------+--------------------+--------------------+-----------------+------------------+-----------------+
; Name               ; curr_state.LAYER_3 ; curr_state.LAYER_2 ; curr_state.LAYER_1 ; curr_state.DONE ; curr_state.START ; curr_state.IDLE ;
+--------------------+--------------------+--------------------+--------------------+-----------------+------------------+-----------------+
; curr_state.IDLE    ; 0                  ; 0                  ; 0                  ; 0               ; 0                ; 0               ;
; curr_state.START   ; 0                  ; 0                  ; 0                  ; 0               ; 1                ; 1               ;
; curr_state.DONE    ; 0                  ; 0                  ; 0                  ; 1               ; 0                ; 1               ;
; curr_state.LAYER_1 ; 0                  ; 0                  ; 1                  ; 0               ; 0                ; 1               ;
; curr_state.LAYER_2 ; 0                  ; 1                  ; 0                  ; 0               ; 0                ; 1               ;
; curr_state.LAYER_3 ; 1                  ; 0                  ; 0                  ; 0               ; 0                ; 1               ;
+--------------------+--------------------+--------------------+--------------------+-----------------+------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32] ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[0..32]  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[32]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Merged with neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Merged with neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
; neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg                                    ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg                               ; Stuck at VCC due to stuck port data_in                                                                                                                        ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[31]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[31]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[30]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[30]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[29]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[29]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[28]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[28]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[27]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[27]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[26]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[26]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[25]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[25]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[24]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[24]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[23]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[23]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[22]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[22]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[21]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[21]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[20]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[20]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[19]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[19]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[18]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[18]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[17]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[17]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[16]     ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum|acc_ffa[16]      ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|Layer[0..2]                                                                                                                                   ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state~2                                                                                                                                  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state~3                                                                                                                                  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state~4                                                                                                                                  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state~5                                                                                                                                  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state~6                                                                                                                                  ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|tick[3..8]                                                                                                                                    ; Lost fanout                                                                                                                                                   ;
; sync:buttons[1]|q                                                                                                                                                                ; Lost fanout                                                                                                                                                   ;
; sync:buttons[0]|q                                                                                                                                                                ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|tick[0..2]                                                                                                                                    ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state.IDLE                                                                                                                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state.START                                                                                                                              ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state.DONE                                                                                                                               ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state.LAYER_1                                                                                                                            ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state.LAYER_2                                                                                                                            ; Lost fanout                                                                                                                                                   ;
; neural_network:nn|state_machine:s0|curr_state.LAYER_3                                                                                                                            ; Lost fanout                                                                                                                                                   ;
; Total Number of Removed Registers = 1423                                                                                                                                         ;                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; neural_network:nn|state_machine:s0|curr_state~2                                                                                                     ; Lost Fanouts              ; neural_network:nn|state_machine:s0|tick[8], sync:buttons[1]|q,                                                                                     ;
;                                                                                                                                                     ;                           ; neural_network:nn|state_machine:s0|curr_state.IDLE,                                                                                                ;
;                                                                                                                                                     ;                           ; neural_network:nn|state_machine:s0|curr_state.DONE,                                                                                                ;
;                                                                                                                                                     ;                           ; neural_network:nn|state_machine:s0|curr_state.LAYER_1,                                                                                             ;
;                                                                                                                                                     ;                           ; neural_network:nn|state_machine:s0|curr_state.LAYER_3                                                                                              ;
; neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg,    ;
;                                                                                                                                                     ;                           ; neural_network:nn|state_machine:s0|Layer[2], sync:buttons[0]|q                                                                                     ;
; neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg,     ;
;                                                                                                                                                     ;                           ; neural_network:nn|state_machine:s0|Layer[1]                                                                                                        ;
; neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg        ; Stuck at VCC              ; neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                    ;
; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg        ; Stuck at VCC              ; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                    ;
; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ; Stuck at VCC              ; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                     ; due to stuck port data_in ;                                                                                                                                                    ;
; neural_network:nn|state_machine:s0|curr_state~3                                                                                                     ; Lost Fanouts              ; neural_network:nn|state_machine:s0|curr_state.START                                                                                                ;
; neural_network:nn|state_machine:s0|curr_state~4                                                                                                     ; Lost Fanouts              ; neural_network:nn|state_machine:s0|curr_state.LAYER_2                                                                                              ;
; neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg  ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg      ;
; neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg   ; Lost Fanouts              ; neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg       ;
; neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
; neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_pipe_reg ; Lost Fanouts              ; neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|accum_sload_reg     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 320   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 10:1               ; 9 bits    ; 54 LEs        ; 9 LEs                ; 45 LEs                 ; Yes        ; |top_level|neural_network:nn|state_machine:s0|tick[2]    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; No         ; |top_level|Mux2                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top_level|neural_network:nn|state_machine:s0|Selector2  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top_level|neural_network:nn|state_machine:s0|curr_state ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                             ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                             ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                             ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                             ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                             ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                             ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                             ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                             ;
; COEF0_0                              ; 0               ; Untyped                                                                             ;
; COEF0_1                              ; 0               ; Untyped                                                                             ;
; COEF0_2                              ; 0               ; Untyped                                                                             ;
; COEF0_3                              ; 0               ; Untyped                                                                             ;
; COEF0_4                              ; 0               ; Untyped                                                                             ;
; COEF0_5                              ; 0               ; Untyped                                                                             ;
; COEF0_6                              ; 0               ; Untyped                                                                             ;
; COEF0_7                              ; 0               ; Untyped                                                                             ;
; COEF1_0                              ; 0               ; Untyped                                                                             ;
; COEF1_1                              ; 0               ; Untyped                                                                             ;
; COEF1_2                              ; 0               ; Untyped                                                                             ;
; COEF1_3                              ; 0               ; Untyped                                                                             ;
; COEF1_4                              ; 0               ; Untyped                                                                             ;
; COEF1_5                              ; 0               ; Untyped                                                                             ;
; COEF1_6                              ; 0               ; Untyped                                                                             ;
; COEF1_7                              ; 0               ; Untyped                                                                             ;
; COEF2_0                              ; 0               ; Untyped                                                                             ;
; COEF2_1                              ; 0               ; Untyped                                                                             ;
; COEF2_2                              ; 0               ; Untyped                                                                             ;
; COEF2_3                              ; 0               ; Untyped                                                                             ;
; COEF2_4                              ; 0               ; Untyped                                                                             ;
; COEF2_5                              ; 0               ; Untyped                                                                             ;
; COEF2_6                              ; 0               ; Untyped                                                                             ;
; COEF2_7                              ; 0               ; Untyped                                                                             ;
; COEF3_0                              ; 0               ; Untyped                                                                             ;
; COEF3_1                              ; 0               ; Untyped                                                                             ;
; COEF3_2                              ; 0               ; Untyped                                                                             ;
; COEF3_3                              ; 0               ; Untyped                                                                             ;
; COEF3_4                              ; 0               ; Untyped                                                                             ;
; COEF3_5                              ; 0               ; Untyped                                                                             ;
; COEF3_6                              ; 0               ; Untyped                                                                             ;
; COEF3_7                              ; 0               ; Untyped                                                                             ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                             ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                             ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                             ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                             ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                             ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                             ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                             ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                             ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                             ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                             ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                             ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                             ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                             ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                             ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                             ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                             ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                             ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                             ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                             ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                             ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                             ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                             ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                             ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                             ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                             ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                             ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                             ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                             ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                             ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                             ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                             ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                             ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                             ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                             ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                             ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                      ;
; WIDTH_C                              ; 22              ; Untyped                                                                             ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                             ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                      ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                             ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                             ;
+--------------------------------------+-----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                               ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                            ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                            ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                            ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                            ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                            ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                            ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                            ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                            ;
; COEF0_0                              ; 0               ; Untyped                                                                            ;
; COEF0_1                              ; 0               ; Untyped                                                                            ;
; COEF0_2                              ; 0               ; Untyped                                                                            ;
; COEF0_3                              ; 0               ; Untyped                                                                            ;
; COEF0_4                              ; 0               ; Untyped                                                                            ;
; COEF0_5                              ; 0               ; Untyped                                                                            ;
; COEF0_6                              ; 0               ; Untyped                                                                            ;
; COEF0_7                              ; 0               ; Untyped                                                                            ;
; COEF1_0                              ; 0               ; Untyped                                                                            ;
; COEF1_1                              ; 0               ; Untyped                                                                            ;
; COEF1_2                              ; 0               ; Untyped                                                                            ;
; COEF1_3                              ; 0               ; Untyped                                                                            ;
; COEF1_4                              ; 0               ; Untyped                                                                            ;
; COEF1_5                              ; 0               ; Untyped                                                                            ;
; COEF1_6                              ; 0               ; Untyped                                                                            ;
; COEF1_7                              ; 0               ; Untyped                                                                            ;
; COEF2_0                              ; 0               ; Untyped                                                                            ;
; COEF2_1                              ; 0               ; Untyped                                                                            ;
; COEF2_2                              ; 0               ; Untyped                                                                            ;
; COEF2_3                              ; 0               ; Untyped                                                                            ;
; COEF2_4                              ; 0               ; Untyped                                                                            ;
; COEF2_5                              ; 0               ; Untyped                                                                            ;
; COEF2_6                              ; 0               ; Untyped                                                                            ;
; COEF2_7                              ; 0               ; Untyped                                                                            ;
; COEF3_0                              ; 0               ; Untyped                                                                            ;
; COEF3_1                              ; 0               ; Untyped                                                                            ;
; COEF3_2                              ; 0               ; Untyped                                                                            ;
; COEF3_3                              ; 0               ; Untyped                                                                            ;
; COEF3_4                              ; 0               ; Untyped                                                                            ;
; COEF3_5                              ; 0               ; Untyped                                                                            ;
; COEF3_6                              ; 0               ; Untyped                                                                            ;
; COEF3_7                              ; 0               ; Untyped                                                                            ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                            ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                            ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                            ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                            ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                            ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                            ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                            ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                            ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                            ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                            ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                            ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                            ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                            ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                            ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                            ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                            ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                            ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                            ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                            ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                            ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                            ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                            ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                            ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                            ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                            ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                            ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                            ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                     ;
; WIDTH_C                              ; 22              ; Untyped                                                                            ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                            ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                     ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                            ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                            ;
+--------------------------------------+-----------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                              ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                           ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                           ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                           ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                           ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                           ;
; ADDNSUB_ACLR                         ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR0           ; Untyped                                                                           ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                           ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                           ;
; COEF0_0                              ; 0               ; Untyped                                                                           ;
; COEF0_1                              ; 0               ; Untyped                                                                           ;
; COEF0_2                              ; 0               ; Untyped                                                                           ;
; COEF0_3                              ; 0               ; Untyped                                                                           ;
; COEF0_4                              ; 0               ; Untyped                                                                           ;
; COEF0_5                              ; 0               ; Untyped                                                                           ;
; COEF0_6                              ; 0               ; Untyped                                                                           ;
; COEF0_7                              ; 0               ; Untyped                                                                           ;
; COEF1_0                              ; 0               ; Untyped                                                                           ;
; COEF1_1                              ; 0               ; Untyped                                                                           ;
; COEF1_2                              ; 0               ; Untyped                                                                           ;
; COEF1_3                              ; 0               ; Untyped                                                                           ;
; COEF1_4                              ; 0               ; Untyped                                                                           ;
; COEF1_5                              ; 0               ; Untyped                                                                           ;
; COEF1_6                              ; 0               ; Untyped                                                                           ;
; COEF1_7                              ; 0               ; Untyped                                                                           ;
; COEF2_0                              ; 0               ; Untyped                                                                           ;
; COEF2_1                              ; 0               ; Untyped                                                                           ;
; COEF2_2                              ; 0               ; Untyped                                                                           ;
; COEF2_3                              ; 0               ; Untyped                                                                           ;
; COEF2_4                              ; 0               ; Untyped                                                                           ;
; COEF2_5                              ; 0               ; Untyped                                                                           ;
; COEF2_6                              ; 0               ; Untyped                                                                           ;
; COEF2_7                              ; 0               ; Untyped                                                                           ;
; COEF3_0                              ; 0               ; Untyped                                                                           ;
; COEF3_1                              ; 0               ; Untyped                                                                           ;
; COEF3_2                              ; 0               ; Untyped                                                                           ;
; COEF3_3                              ; 0               ; Untyped                                                                           ;
; COEF3_4                              ; 0               ; Untyped                                                                           ;
; COEF3_5                              ; 0               ; Untyped                                                                           ;
; COEF3_6                              ; 0               ; Untyped                                                                           ;
; COEF3_7                              ; 0               ; Untyped                                                                           ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                           ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                           ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                           ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                           ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                           ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                           ;
; INPUT_ACLR_A                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_B                         ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                           ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                           ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                           ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                           ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                           ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                           ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                           ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                           ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                           ;
; MULTIPLIER_ACLR                      ; ACLR0           ; Untyped                                                                           ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                           ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                           ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                           ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                           ;
; OUTPUT_ACLR                          ; ACLR0           ; Untyped                                                                           ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                           ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                           ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                           ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                           ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                           ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                           ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                           ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                           ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                           ;
; SIGN_ACLR_A                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_ACLR_B                          ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR0           ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                           ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                           ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                           ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                           ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                           ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                    ;
; WIDTH_C                              ; 22              ; Untyped                                                                           ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                           ;
; WIDTH_RESULT                         ; 33              ; Signed Integer                                                                    ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                           ;
; CBXI_PARAMETER                       ; mult_accum_1i82 ; Untyped                                                                           ;
+--------------------------------------+-----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[0] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_0.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_0.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_00k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[1] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_1.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_1.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_10k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[2] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_2.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_2.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_20k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[3] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_3.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_3.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_30k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[4] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_4.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_4.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_40k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[5] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_5.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_5.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_50k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[6] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_6.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_6.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_60k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[7] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_7.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_7.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_70k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[8] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_8.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_8.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_80k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[9] ;
+--------------------------------+-------------------------+------------------------------------+
; Parameter Name                 ; Value                   ; Type                               ;
+--------------------------------+-------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_9.mif ; String                             ;
+--------------------------------+-------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                           ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                                        ;
; WIDTH_A                            ; 16                      ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                        ;
; WIDTH_B                            ; 1                       ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                     ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_9.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                  ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_90k1         ; Untyped                                                        ;
+------------------------------------+-------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[10] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_10.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_10.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_h1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[11] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_11.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_11.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_i1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[12] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_12.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_12.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_j1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[13] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_13.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_13.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_k1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[14] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_14.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_14.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_l1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[15] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_15.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_15.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_m1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[16] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_16.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_16.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_n1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[17] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_17.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_17.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_o1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[18] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_18.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_18.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_p1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[19] ;
+--------------------------------+--------------------------+------------------------------------+
; Parameter Name                 ; Value                    ; Type                               ;
+--------------------------------+--------------------------+------------------------------------+
; altsyncram_component.init_file ; ram_files/MIF/ram_19.mif ; String                             ;
+--------------------------------+--------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                           ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT              ; Untyped                                                        ;
; WIDTH_A                            ; 16                       ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0                   ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                        ;
; WIDTH_B                            ; 1                        ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                        ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                        ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                      ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                        ;
; INIT_FILE                          ; ram_files/MIF/ram_19.mif ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                                        ;
; DEVICE_FAMILY                      ; MAX 10                   ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_q1k1          ; Untyped                                                        ;
+------------------------------------+--------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_7pg1      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                                                     ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                           ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 50                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
; Entity Instance                       ; neural_network:nn|neuron_20_10:n3[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                            ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                     ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                     ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                              ;
;     -- WIDTH_B                        ; 16                                                                                              ;
;     -- WIDTH_RESULT                   ; 33                                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 21                                                                                ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[19]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[18]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[17]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[16]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[15]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[14]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[13]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[12]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[11]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[10]" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                        ;
; wren ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[9]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[8]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[7]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[6]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[5]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[4]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[3]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[2]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[1]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0|ram:r[0]" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                                       ;
; wren ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|ram_weights_biases:r0"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[9]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[8]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[7]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[6]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[5]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[4]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[3]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[2]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[1]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[0]|mult_accum:comb_72"                                                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; result        ; Output ; Warning  ; Output or bidir port (33 bits) is smaller than the port expression (38 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; result[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; result[32]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_10:n3[0]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[19]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[18]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[17]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[16]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[15]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[14]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[13]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[12]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[11]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[10]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[9]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[8]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[7]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[6]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[5]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[4]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[3]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[2]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[1]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72"                                                                                                                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab         ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; result        ; Output ; Warning  ; Output or bidir port (33 bits) is smaller than the port expression (38 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; result[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; result[32]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_20_20:n2[0]"                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[19]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[18]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[17]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[16]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[15]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[14]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[13]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[12]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[11]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[10]"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[9]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[8]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[7]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[6]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[5]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[4]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[3]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[2]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[1]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72"                                                                                                                         ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datab         ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; result        ; Output ; Warning  ; Output or bidir port (33 bits) is smaller than the port expression (43 bits) it drives.  The 10 most-significant bit(s) in the port expression will be connected to GND. ;
; result[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
; result[32]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|neuron_784_20:n1[0]"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; W    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; R    ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hex_driver:hex_display[5]" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; In0  ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "hex_driver:hex_display[4]" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; In0  ; Input ; Info     ; Stuck at GND                ;
+------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 320                         ;
;     SLD               ; 160                         ;
;     plain             ; 160                         ;
; cycloneiii_lcell_comb ; 147                         ;
;     normal            ; 147                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 140                         ;
; cycloneiii_mac_mult   ; 10                          ;
; cycloneiii_mac_out    ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Mar 24 14:59:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mnist_nn -c mnist_nn
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file sv_files/neuron_784_20.sv
    Info (12023): Found entity 1: neuron_784_20 File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 1
    Info (12023): Found entity 2: neuron_20_20 File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 35
    Info (12023): Found entity 3: neuron_20_10 File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file sv_files/top_level.sv
    Info (12023): Found entity 1: top_level File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sv_files/instantiate_ram.sv
    Info (12023): Found entity 1: ram_weights_biases File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 1
    Info (12023): Found entity 2: ram_input_output File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file sv_files/hex_driver.sv
    Info (12023): Found entity 1: hex_driver File: /home/ece385user/Documents/MNIST_NN/sv_files/hex_driver.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file sv_files/synchronizers.sv
    Info (12023): Found entity 1: sync File: /home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv Line: 7
    Info (12023): Found entity 2: sync_r0 File: /home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv Line: 21
    Info (12023): Found entity 3: sync_r1 File: /home/ece385user/Documents/MNIST_NN/sv_files/synchronizers.sv Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sv_files/neural_network.sv
    Info (12022): Found design unit 1: BRAM_ADDRS (SystemVerilog) File: /home/ece385user/Documents/MNIST_NN/sv_files/CONSTANTS.sv Line: 5
    Info (12023): Found entity 1: neural_network File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sv_files/state_machine.sv
    Info (12023): Found entity 1: state_machine File: /home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file sv_files/CONSTANTS.sv
Info (12021): Found 1 design units, including 1 entities, in source file neuron_IP_files/mult_accum.v
    Info (12023): Found entity 1: mult_accum File: /home/ece385user/Documents/MNIST_NN/neuron_IP_files/mult_accum.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ram_files/ram.v
    Info (12023): Found entity 1: ram File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 39
Critical Warning (10846): Verilog HDL Instantiation warning at neuron_784_20.sv(32): instance has no name File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Critical Warning (10846): Verilog HDL Instantiation warning at neuron_784_20.sv(66): instance has no name File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Critical Warning (10846): Verilog HDL Instantiation warning at neuron_784_20.sv(100): instance has no name File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "hex_driver" for hierarchy "hex_driver:hex_display[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 19
Info (12128): Elaborating entity "neural_network" for hierarchy "neural_network:nn" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 28
Warning (10036): Verilog HDL or VHDL warning at neural_network.sv(16): object "w" assigned a value but never read File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 16
Warning (10270): Verilog HDL Case Statement warning at neural_network.sv(47): incomplete case statement has no default case item File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 47
Info (10264): Verilog HDL Case Statement information at neural_network.sv(47): all case item expressions in this case statement are onehot File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 47
Warning (10034): Output port "R" at neural_network.sv(6) has no driver File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 6
Info (12128): Elaborating entity "state_machine" for hierarchy "neural_network:nn|state_machine:s0" File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 80
Warning (10230): Verilog HDL assignment warning at state_machine.sv(68): truncated value with size 32 to match size of target (9) File: /home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv Line: 68
Warning (10230): Verilog HDL assignment warning at state_machine.sv(78): truncated value with size 32 to match size of target (9) File: /home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv Line: 78
Warning (10230): Verilog HDL assignment warning at state_machine.sv(88): truncated value with size 32 to match size of target (9) File: /home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv Line: 88
Warning (10034): Output port "Tick" at state_machine.sv(4) has no driver File: /home/ece385user/Documents/MNIST_NN/sv_files/state_machine.sv Line: 4
Info (12128): Elaborating entity "neuron_784_20" for hierarchy "neural_network:nn|neuron_784_20:n1[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 84
Warning (10230): Verilog HDL assignment warning at neuron_784_20.sv(22): truncated value with size 32 to match size of target (16) File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 22
Warning (10230): Verilog HDL assignment warning at neuron_784_20.sv(24): truncated value with size 43 to match size of target (16) File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 24
Warning (10030): Net "W" at neuron_784_20.sv(5) has no driver or initial value, using a default initial value '0' File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 5
Info (12128): Elaborating entity "mult_accum" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72" File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Info (12128): Elaborating entity "altmult_accum" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component" File: /home/ece385user/Documents/MNIST_NN/neuron_IP_files/mult_accum.v Line: 103
Info (12130): Elaborated megafunction instantiation "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component" File: /home/ece385user/Documents/MNIST_NN/neuron_IP_files/mult_accum.v Line: 103
Info (12133): Instantiated megafunction "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/neuron_IP_files/mult_accum.v Line: 103
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "UNUSED"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "UNUSED"
    Info (12134): Parameter "accum_sload_pipeline_reg" = "CLOCK0"
    Info (12134): Parameter "accum_sload_reg" = "CLOCK0"
    Info (12134): Parameter "addnsub_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_pipeline_aclr" = "UNUSED"
    Info (12134): Parameter "addnsub_pipeline_reg" = "CLOCK0"
    Info (12134): Parameter "addnsub_reg" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a" = "UNUSED"
    Info (12134): Parameter "input_aclr_b" = "UNUSED"
    Info (12134): Parameter "input_reg_a" = "CLOCK0"
    Info (12134): Parameter "input_reg_b" = "CLOCK0"
    Info (12134): Parameter "input_source_a" = "DATAA"
    Info (12134): Parameter "input_source_b" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altmult_accum"
    Info (12134): Parameter "multiplier_aclr" = "UNUSED"
    Info (12134): Parameter "multiplier_reg" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "output_reg" = "CLOCK0"
    Info (12134): Parameter "port_addnsub" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "sign_aclr_a" = "UNUSED"
    Info (12134): Parameter "sign_aclr_b" = "UNUSED"
    Info (12134): Parameter "sign_pipeline_aclr_a" = "UNUSED"
    Info (12134): Parameter "sign_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "sign_pipeline_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_pipeline_reg_b" = "CLOCK0"
    Info (12134): Parameter "sign_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_reg_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_accum_1i82.tdf
    Info (12023): Found entity 1: mult_accum_1i82 File: /home/ece385user/Documents/MNIST_NN/db/mult_accum_1i82.tdf Line: 26
Info (12128): Elaborating entity "mult_accum_1i82" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altmult_accum.tdf Line: 206
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ek71.tdf
    Info (12023): Found entity 1: ded_mult_ek71 File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_ek71" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1" File: /home/ece385user/Documents/MNIST_NN/db/mult_accum_1i82.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c File: /home/ece385user/Documents/MNIST_NN/db/dffpipe_93c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|dffpipe_93c:pre_result" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/zaccum_ojk.tdf
    Info (12023): Found entity 1: zaccum_ojk File: /home/ece385user/Documents/MNIST_NN/db/zaccum_ojk.tdf Line: 24
Info (12128): Elaborating entity "zaccum_ojk" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2" File: /home/ece385user/Documents/MNIST_NN/db/mult_accum_1i82.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/accum_5dk.tdf
    Info (12023): Found entity 1: accum_5dk File: /home/ece385user/Documents/MNIST_NN/db/accum_5dk.tdf Line: 25
Info (12128): Elaborating entity "accum_5dk" for hierarchy "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|zaccum_ojk:zaccum2|accum_5dk:accum" File: /home/ece385user/Documents/MNIST_NN/db/zaccum_ojk.tdf Line: 34
Info (12128): Elaborating entity "neuron_20_20" for hierarchy "neural_network:nn|neuron_20_20:n2[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 88
Warning (10230): Verilog HDL assignment warning at neuron_784_20.sv(56): truncated value with size 32 to match size of target (16) File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 56
Warning (10230): Verilog HDL assignment warning at neuron_784_20.sv(58): truncated value with size 38 to match size of target (16) File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 58
Warning (10030): Net "W" at neuron_784_20.sv(39) has no driver or initial value, using a default initial value '0' File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 39
Info (12128): Elaborating entity "neuron_20_10" for hierarchy "neural_network:nn|neuron_20_10:n3[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 92
Warning (10230): Verilog HDL assignment warning at neuron_784_20.sv(90): truncated value with size 32 to match size of target (16) File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 90
Warning (10230): Verilog HDL assignment warning at neuron_784_20.sv(92): truncated value with size 38 to match size of target (16) File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 92
Warning (10030): Net "W" at neuron_784_20.sv(73) has no driver or initial value, using a default initial value '0' File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 73
Info (12128): Elaborating entity "ram_weights_biases" for hierarchy "neural_network:nn|ram_weights_biases:r0" File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 100
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_0.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00k1.tdf
    Info (12023): Found entity 1: altsyncram_00k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_00k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[1]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_10k1.tdf
    Info (12023): Found entity 1: altsyncram_10k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_10k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[2]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_20k1.tdf
    Info (12023): Found entity 1: altsyncram_20k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_20k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[3]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_30k1.tdf
    Info (12023): Found entity 1: altsyncram_30k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_30k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[4]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_4.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40k1.tdf
    Info (12023): Found entity 1: altsyncram_40k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_40k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[5]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_5.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50k1.tdf
    Info (12023): Found entity 1: altsyncram_50k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_50k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[6]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_6.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60k1.tdf
    Info (12023): Found entity 1: altsyncram_60k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_60k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[7]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_7.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_70k1.tdf
    Info (12023): Found entity 1: altsyncram_70k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_70k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[8]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_8.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80k1.tdf
    Info (12023): Found entity 1: altsyncram_80k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_80k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[9]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_9.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90k1.tdf
    Info (12023): Found entity 1: altsyncram_90k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_90k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[10]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_10.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h1k1.tdf
    Info (12023): Found entity 1: altsyncram_h1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[11]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_11.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i1k1.tdf
    Info (12023): Found entity 1: altsyncram_i1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_i1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[12]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_12.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j1k1.tdf
    Info (12023): Found entity 1: altsyncram_j1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[13]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_13.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1k1.tdf
    Info (12023): Found entity 1: altsyncram_k1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[14]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_14.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l1k1.tdf
    Info (12023): Found entity 1: altsyncram_l1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[15]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_15.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1k1.tdf
    Info (12023): Found entity 1: altsyncram_m1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[16]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_16.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1k1.tdf
    Info (12023): Found entity 1: altsyncram_n1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[17]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_17.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1k1.tdf
    Info (12023): Found entity 1: altsyncram_o1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[18]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_18.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p1k1.tdf
    Info (12023): Found entity 1: altsyncram_p1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[19]" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 13
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram_files/MIF/ram_19.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1k1.tdf
    Info (12023): Found entity 1: altsyncram_q1k1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q1k1" for hierarchy "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ram_input_output" for hierarchy "neural_network:nn|ram_input_output:r1" File: /home/ece385user/Documents/MNIST_NN/sv_files/neural_network.sv Line: 109
Info (12128): Elaborating entity "ram" for hierarchy "neural_network:nn|ram_input_output:r1|ram:r" File: /home/ece385user/Documents/MNIST_NN/sv_files/instantiate_ram.sv Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component" File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
Info (12133): Instantiated megafunction "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component" with the following parameter: File: /home/ece385user/Documents/MNIST_NN/ram_files/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pg1.tdf
    Info (12023): Found entity 1: altsyncram_7pg1 File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pg1" for hierarchy "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sync" for hierarchy "sync:buttons[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 31
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 100
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 38. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 66
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (12030): Port "result" on the entity instantiation of "comb_72" is connected to a signal of width 43. The formal width of the signal in the module is 33.  The extra bits will be left dangling without any fan-out logic. File: /home/ece385user/Documents/MNIST_NN/sv_files/neuron_784_20.sv Line: 32
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[19]|altsyncram:altsyncram_component|altsyncram_q1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_q1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[18]|altsyncram:altsyncram_component|altsyncram_p1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_p1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[17]|altsyncram:altsyncram_component|altsyncram_o1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_o1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[16]|altsyncram:altsyncram_component|altsyncram_n1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_n1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[15]|altsyncram:altsyncram_component|altsyncram_m1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_m1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[14]|altsyncram:altsyncram_component|altsyncram_l1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_l1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[13]|altsyncram:altsyncram_component|altsyncram_k1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_k1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[12]|altsyncram:altsyncram_component|altsyncram_j1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_j1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[11]|altsyncram:altsyncram_component|altsyncram_i1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_i1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[10]|altsyncram:altsyncram_component|altsyncram_h1k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_h1k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[9]|altsyncram:altsyncram_component|altsyncram_90k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_90k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[8]|altsyncram:altsyncram_component|altsyncram_80k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_80k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[7]|altsyncram:altsyncram_component|altsyncram_70k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_70k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[6]|altsyncram:altsyncram_component|altsyncram_60k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_60k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[5]|altsyncram:altsyncram_component|altsyncram_50k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_50k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[4]|altsyncram:altsyncram_component|altsyncram_40k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_40k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[3]|altsyncram:altsyncram_component|altsyncram_30k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_30k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[2]|altsyncram:altsyncram_component|altsyncram_20k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_20k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[1]|altsyncram:altsyncram_component|altsyncram_10k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_10k1.tdf Line: 411
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 61
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 86
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 111
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 136
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 161
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 186
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 211
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 236
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 261
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 286
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 311
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 336
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 361
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 386
        Warning (14320): Synthesized away node "neural_network:nn|ram_weights_biases:r0|ram:r[0]|altsyncram:altsyncram_component|altsyncram_00k1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_00k1.tdf Line: 411
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[19]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[18]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[17]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[16]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[15]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[14]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[13]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[12]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[11]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[10]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[9]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[8]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[7]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[6]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[5]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[4]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[3]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[2]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[1]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 59
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 82
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 105
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 128
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 151
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 174
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 197
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 220
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 243
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 266
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 289
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 312
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 335
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 358
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 381
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[0]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 36
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[1]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 59
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[2]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 82
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[3]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 105
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[4]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 128
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[5]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 151
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[6]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 174
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[7]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 197
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[8]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 220
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[9]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 243
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[10]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 266
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[11]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 289
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[12]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 312
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[13]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 335
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[14]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 358
        Warning (14320): Synthesized away node "neural_network:nn|ram_input_output:r1|ram:r|altsyncram:altsyncram_component|altsyncram_7pg1:auto_generated|q_a[15]" File: /home/ece385user/Documents/MNIST_NN/db/altsyncram_7pg1.tdf Line: 381
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_20_20:n2[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_mult3" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 40
        Warning (14320): Synthesized away node "neural_network:nn|neuron_784_20:n1[0]|mult_accum:comb_72|altmult_accum:altmult_accum_component|mult_accum_1i82:auto_generated|ded_mult_ek71:ded_mult1|mac_out4" File: /home/ece385user/Documents/MNIST_NN/db/ded_mult_ek71.tdf Line: 47
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 5
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1399 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file /home/ece385user/Documents/MNIST_NN/output_files/mnist_nn.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 4
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/ece385user/Documents/MNIST_NN/sv_files/top_level.sv Line: 3
Info (21057): Implemented 552 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 461 logic cells
    Info (21062): Implemented 20 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 574 warnings
    Info: Peak virtual memory: 1101 megabytes
    Info: Processing ended: Wed Mar 24 14:59:58 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ece385user/Documents/MNIST_NN/output_files/mnist_nn.map.smsg.


