// Seed: 2494274998
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output logic id_2,
    input wand id_3,
    input tri1 id_4,
    output uwire id_5,
    output logic id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wire id_11,
    output supply1 id_12,
    input tri1 id_13
    , id_23,
    input uwire id_14,
    output supply0 id_15,
    output uwire id_16,
    input wand id_17,
    output wor id_18,
    input wire id_19,
    input supply0 id_20,
    input supply1 id_21
);
  module_0 modCall_1 (
      id_18,
      id_11,
      id_19,
      id_12,
      id_11
  );
  assign id_7 = id_1 - id_20;
  initial begin : LABEL_0
    id_2 = id_13;
    id_6 <= id_14;
  end
endmodule
