Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,26
design__inferred_latch__count,0
design__instance__count,1640
design__instance__area,13880.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0011163715971633792
power__switching__total,0.0007824601489119232
power__leakage__total,1.4397410375011077E-8
power__total,0.001898846123367548
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.26359906670209016
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26383349030036973
timing__hold__ws__corner:nom_tt_025C_1v80,0.32415221424551627
timing__setup__ws__corner:nom_tt_025C_1v80,7.134401715783119
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.324152
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.134402
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,11
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.26758604422973226
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2678081998632427
timing__hold__ws__corner:nom_ss_100C_1v60,0.9161440754223372
timing__setup__ws__corner:nom_ss_100C_1v60,-0.7165415130719328
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-7.81586373299846
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.7165415130719328
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.916144
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,16
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.716542
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,16
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26089006693423783
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2611297363364571
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11058376749531125
timing__setup__ws__corner:nom_ff_n40C_1v95,8.609446732552485
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110584
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,10.105977
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,32
design__max_fanout_violation__count,14
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2593700883038112
clock__skew__worst_setup,0.2594883548148542
timing__hold__ws,0.10914791601695488
timing__setup__ws,-0.9580461140028104
timing__hold__tns,0.0
timing__setup__tns,-11.580702946609707
timing__hold__wns,0
timing__setup__wns,-0.9580461140028104
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109148
timing__hold_r2r_vio__count,0
timing__setup_vio__count,47
timing__setup_r2r__ws,-0.958046
timing__setup_r2r_vio__count,47
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1640
design__instance__area__stdcell,13880.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.841602
design__instance__utilization__stdcell,0.841602
design__instance__count__class:buffer,3
design__instance__count__class:inverter,43
design__instance__count__class:sequential_cell,179
design__instance__count__class:multi_input_combinational_cell,964
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,744
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,36575.5
design__violations,0
design__instance__count__class:timing_repair_buffer,192
design__instance__count__class:clock_buffer,20
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,79
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,1417
route__net__special,2
route__drc_errors__iter:1,1417
route__wirelength__iter:1,42626
route__drc_errors__iter:2,807
route__wirelength__iter:2,42110
route__drc_errors__iter:3,845
route__wirelength__iter:3,42014
route__drc_errors__iter:4,131
route__wirelength__iter:4,41906
route__drc_errors__iter:5,50
route__wirelength__iter:5,41964
route__drc_errors__iter:6,39
route__wirelength__iter:6,41970
route__drc_errors__iter:7,3
route__wirelength__iter:7,41965
route__drc_errors__iter:8,0
route__wirelength__iter:8,41955
route__drc_errors,0
route__wirelength,41955
route__vias,11114
route__vias__singlecut,11114
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,310.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26173799979327644
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2618530744130334
timing__hold__ws__corner:min_tt_025C_1v80,0.3221614177726061
timing__setup__ws__corner:min_tt_025C_1v80,7.290026566527508
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.322161
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.290027
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,8
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26509464818086065
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26520250635075343
timing__hold__ws__corner:min_ss_100C_1v60,0.8933524173275177
timing__setup__ws__corner:min_ss_100C_1v60,-0.4413891599375122
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-3.9152486805276534
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.4413891599375122
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893352
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,13
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.441389
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,13
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2593700883038112
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2594883548148542
timing__hold__ws__corner:min_ff_n40C_1v95,0.10914791601695488
timing__setup__ws__corner:min_ff_n40C_1v95,8.610953083194898
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109148
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,10.205904
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.26790484478026966
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26842476223740586
timing__hold__ws__corner:max_tt_025C_1v80,0.32652881323039495
timing__setup__ws__corner:max_tt_025C_1v80,6.999309774326069
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.326529
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.999310
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,32
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.272623403790679
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2731153991379562
timing__hold__ws__corner:max_ss_100C_1v60,0.9282658238149285
timing__setup__ws__corner:max_ss_100C_1v60,-0.9580461140028104
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-11.580702946609707
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.9580461140028104
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.928266
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,18
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.958046
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,18
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2648994154564588
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2653688455201223
timing__hold__ws__corner:max_ff_n40C_1v95,0.11228973624319835
timing__setup__ws__corner:max_ff_n40C_1v95,8.60784623499492
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112290
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,10.016956
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7999
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000100801
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000109439
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000316525
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000109439
design_powergrid__voltage__worst,0.000109439
design_powergrid__voltage__worst__net:VPWR,1.7999
design_powergrid__drop__worst,0.000109439
design_powergrid__drop__worst__net:VPWR,0.000100801
design_powergrid__voltage__worst__net:VGND,0.000109439
design_powergrid__drop__worst__net:VGND,0.000109439
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00003229999999999999906775960401006386746303178369998931884765625
ir__drop__worst,0.000101000000000000001994064635635339755026507191359996795654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
