INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/dreg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_en
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/forward_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/hazard_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/new/pipeline_reg_mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.srcs/sources_1/imports/MIPS_single_cycle_patched/single_cycle_mips_source_initial/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/H L/Sam/Assignment_07/Assignment_07/Assignment_07.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
