<stg><name>AXI_UART_DRIVER</name>


<trans_list>

<trans id="223" from="1" to="2">
<condition id="98">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="1" to="23">
<condition id="100">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="8" to="9">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="9" to="10">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="10" to="11">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="11" to="12">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="12" to="13">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="13" to="14">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="14" to="15">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="15" to="16">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="16" to="17">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="17" to="18">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="18" to="19">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="19" to="20">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="20" to="21">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="21" to="22">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="22" to="23">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="23" to="24">
<condition id="124">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="23" to="64">
<condition id="125">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="24" to="25">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="25" to="26">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="26" to="27">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="27" to="28">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="28" to="29">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="29" to="30">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="30" to="31">
<condition id="133">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="30" to="64">
<condition id="134">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="31" to="32">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="32" to="33">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="33" to="34">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="34" to="35">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="35" to="36">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="36" to="37">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="37" to="38">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="38" to="39">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="39" to="40">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="40" to="41">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="41" to="42">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="42" to="43">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="43" to="64">
<condition id="148">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="43" to="44">
<condition id="150">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="44" to="45">
<condition id="151">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="44" to="64">
<condition id="152">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="45" to="46">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="46" to="47">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="47" to="48">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="48" to="49">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="49" to="50">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="50" to="51">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="51" to="52">
<condition id="160">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="51" to="64">
<condition id="161">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="52" to="53">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="53" to="54">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="54" to="55">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="55" to="56">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="56" to="57">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="57" to="58">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="58" to="59">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="59" to="60">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="60" to="61">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="61" to="62">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="62" to="63">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="63" to="64">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="64" to="44">
<condition id="176">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %UART), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUT_r), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @AXI_UART_DRIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %UART, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [5 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str6, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1">
<![CDATA[
:7  %firstSample_load = load i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name="firstSample_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %firstSample_load, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %UART_addr = getelementptr i32* %UART, i64 1031

]]></Node>
<StgValue><ssdm name="UART_addr"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="76" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr, i32 69, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %UART_addr_1 = getelementptr i32* %UART, i64 1027

]]></Node>
<StgValue><ssdm name="UART_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %UART_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_1, i32 128, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8  %UART_addr_2 = getelementptr i32* %UART, i64 1024

]]></Node>
<StgValue><ssdm name="UART_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %UART_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_2, i32 62, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %UART_addr_3 = getelementptr i32* %UART, i64 1025

]]></Node>
<StgValue><ssdm name="UART_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %UART_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_3_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:14  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_3, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %UART_addr_1_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_req4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:17  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_1, i32 31, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19  %UART_addr_4 = getelementptr i32* %UART, i64 1026

]]></Node>
<StgValue><ssdm name="UART_addr_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_4_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="100" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:21  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_4, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %UART_addr_3_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_3_req6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:24  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_3, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="128" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="131" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="132" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %UART_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_read"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
:28  %temp = trunc i32 %UART_addr_read to i8

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="137" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %tmp = icmp eq i8 %temp, 69

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %tmp, label %2, label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @calibrationSuccess, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1:0  store i1 false, i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="143" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:0  %calibrationSuccess_l = load i1* @calibrationSuccess, align 1

]]></Node>
<StgValue><ssdm name="calibrationSuccess_l"/></StgValue>
</operation>

<operation id="144" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %calibrationSuccess_l, label %3, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %UART_addr_5 = getelementptr i32* %UART, i64 1029

]]></Node>
<StgValue><ssdm name="UART_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="147" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="148" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="150" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="151" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="152" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="153" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %UART_addr_5_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_read"/></StgValue>
</operation>

<operation id="154" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32">
<![CDATA[
:3  %tmp_4 = trunc i32 %UART_addr_5_read to i1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="155" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_4, label %4, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %UART_addr_6 = getelementptr i32* %UART, i64 1024

]]></Node>
<StgValue><ssdm name="UART_addr_6"/></StgValue>
</operation>

<operation id="157" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="158" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="159" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="160" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="161" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="162" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="163" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="164" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %UART_addr_6_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr_6)

]]></Node>
<StgValue><ssdm name="UART_addr_6_read"/></StgValue>
</operation>

<operation id="165" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_8 = trunc i32 %UART_addr_6_read to i8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="166" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUT_r, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="167" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUT_r, i8 %tmp_8, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_5 = icmp eq i8 %tmp_8, 15

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="169" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="170" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="171" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="172" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="173" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  %OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_r)

]]></Node>
<StgValue><ssdm name="OUT_resp"/></StgValue>
</operation>

<operation id="174" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_5, label %.preheader.preheader, label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %NUM_BYTES_READ = alloca i5

]]></Node>
<StgValue><ssdm name="NUM_BYTES_READ"/></StgValue>
</operation>

<operation id="176" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:1  store i5 1, i5* %NUM_BYTES_READ

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5">
<![CDATA[
.preheader:0  %NUM_BYTES_READ_load = load i5* %NUM_BYTES_READ

]]></Node>
<StgValue><ssdm name="NUM_BYTES_READ_load"/></StgValue>
</operation>

<operation id="179" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %tmp_6 = icmp ult i5 %NUM_BYTES_READ_load, -7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="180" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_6, label %5, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="182" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="183" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="184" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="185" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="186" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="187" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_3_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="188" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %UART_addr_5_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_read_1"/></StgValue>
</operation>

<operation id="189" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32">
<![CDATA[
:2  %tmp_9 = trunc i32 %UART_addr_5_read_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="190" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_9, label %6, label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>

<operation id="192" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9  store i14 0, i14* @cycle_count, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="193" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="194" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="195" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="196" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="197" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="198" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_4_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="199" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %UART_addr_6_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr_6)

]]></Node>
<StgValue><ssdm name="UART_addr_6_read_1"/></StgValue>
</operation>

<operation id="200" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
:2  %tmp_10 = trunc i32 %UART_addr_6_read_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="201" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp_1 = zext i5 %NUM_BYTES_READ_load to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="202" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:4  %OUT_addr = getelementptr i8* %OUT_r, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="203" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  %OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUT_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUT_addr_req"/></StgValue>
</operation>

<operation id="204" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %NUM_BYTES_READ_1 = add i5 1, %NUM_BYTES_READ_load

]]></Node>
<StgValue><ssdm name="NUM_BYTES_READ_1"/></StgValue>
</operation>

<operation id="205" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  store i5 %NUM_BYTES_READ_1, i5* %NUM_BYTES_READ

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="206" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUT_addr, i8 %tmp_10, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="207" st_id="60" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="208" st_id="61" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="209" st_id="62" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="210" st_id="63" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="211" st_id="64" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:7  %OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_resp"/></StgValue>
</operation>

<operation id="212" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="14">
<![CDATA[
._crit_edge5:0  %cycle_count_load = load i14* @cycle_count, align 2

]]></Node>
<StgValue><ssdm name="cycle_count_load"/></StgValue>
</operation>

<operation id="214" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
._crit_edge5:1  %tmp_7 = icmp ugt i14 %cycle_count_load, -6384

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="215" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:2  br i1 %tmp_7, label %.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_2 = add i14 %cycle_count_load, 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="217" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  store i14 %tmp_2, i14* @cycle_count, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %._crit_edge4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:0  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:0  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="0"/>
</and_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
._crit_edge2:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="298" name="UART" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="UART"/></StgValue>
</port>
<port id="299" name="OUT_r" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="OUT_r"/></StgValue>
</port>
<port id="300" name="firstSample" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="firstSample"/></StgValue>
</port>
<port id="301" name="calibrationSuccess" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="calibrationSuccess"/></StgValue>
</port>
<port id="302" name="cycle_count" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="cycle_count"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="304" from="_ssdm_op_SpecBitsMap" to="StgValue_65" fromId="303" toId="65">
</dataflow>
<dataflow id="305" from="UART" to="StgValue_65" fromId="298" toId="65">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecBitsMap" to="StgValue_66" fromId="303" toId="66">
</dataflow>
<dataflow id="307" from="OUT_r" to="StgValue_66" fromId="299" toId="66">
</dataflow>
<dataflow id="309" from="_ssdm_op_SpecTopModule" to="StgValue_67" fromId="308" toId="67">
</dataflow>
<dataflow id="311" from="AXI_UART_DRIVER_str" to="StgValue_67" fromId="310" toId="67">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecInterface" to="StgValue_68" fromId="312" toId="68">
</dataflow>
<dataflow id="315" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="317" from="p_str1" to="StgValue_68" fromId="316" toId="68">
</dataflow>
<dataflow id="318" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="319" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="321" from="p_str" to="StgValue_68" fromId="320" toId="68">
</dataflow>
<dataflow id="322" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="323" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="325" from="p_str2" to="StgValue_68" fromId="324" toId="68">
</dataflow>
<dataflow id="326" from="p_str" to="StgValue_68" fromId="320" toId="68">
</dataflow>
<dataflow id="327" from="p_str" to="StgValue_68" fromId="320" toId="68">
</dataflow>
<dataflow id="328" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="329" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="330" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="331" from="StgValue_314" to="StgValue_68" fromId="314" toId="68">
</dataflow>
<dataflow id="332" from="p_str" to="StgValue_68" fromId="320" toId="68">
</dataflow>
<dataflow id="333" from="p_str" to="StgValue_68" fromId="320" toId="68">
</dataflow>
<dataflow id="334" from="_ssdm_op_SpecInterface" to="StgValue_69" fromId="312" toId="69">
</dataflow>
<dataflow id="335" from="UART" to="StgValue_69" fromId="298" toId="69">
</dataflow>
<dataflow id="337" from="p_str3" to="StgValue_69" fromId="336" toId="69">
</dataflow>
<dataflow id="338" from="StgValue_314" to="StgValue_69" fromId="314" toId="69">
</dataflow>
<dataflow id="339" from="StgValue_314" to="StgValue_69" fromId="314" toId="69">
</dataflow>
<dataflow id="340" from="p_str" to="StgValue_69" fromId="320" toId="69">
</dataflow>
<dataflow id="341" from="StgValue_314" to="StgValue_69" fromId="314" toId="69">
</dataflow>
<dataflow id="343" from="StgValue_342" to="StgValue_69" fromId="342" toId="69">
</dataflow>
<dataflow id="345" from="p_str4" to="StgValue_69" fromId="344" toId="69">
</dataflow>
<dataflow id="347" from="p_str5" to="StgValue_69" fromId="346" toId="69">
</dataflow>
<dataflow id="348" from="p_str" to="StgValue_69" fromId="320" toId="69">
</dataflow>
<dataflow id="350" from="StgValue_349" to="StgValue_69" fromId="349" toId="69">
</dataflow>
<dataflow id="351" from="StgValue_349" to="StgValue_69" fromId="349" toId="69">
</dataflow>
<dataflow id="352" from="StgValue_349" to="StgValue_69" fromId="349" toId="69">
</dataflow>
<dataflow id="353" from="StgValue_349" to="StgValue_69" fromId="349" toId="69">
</dataflow>
<dataflow id="354" from="p_str" to="StgValue_69" fromId="320" toId="69">
</dataflow>
<dataflow id="355" from="p_str" to="StgValue_69" fromId="320" toId="69">
</dataflow>
<dataflow id="356" from="_ssdm_op_SpecInterface" to="StgValue_70" fromId="312" toId="70">
</dataflow>
<dataflow id="357" from="OUT_r" to="StgValue_70" fromId="299" toId="70">
</dataflow>
<dataflow id="358" from="p_str3" to="StgValue_70" fromId="336" toId="70">
</dataflow>
<dataflow id="359" from="StgValue_314" to="StgValue_70" fromId="314" toId="70">
</dataflow>
<dataflow id="360" from="StgValue_314" to="StgValue_70" fromId="314" toId="70">
</dataflow>
<dataflow id="361" from="p_str" to="StgValue_70" fromId="320" toId="70">
</dataflow>
<dataflow id="362" from="StgValue_314" to="StgValue_70" fromId="314" toId="70">
</dataflow>
<dataflow id="363" from="StgValue_342" to="StgValue_70" fromId="342" toId="70">
</dataflow>
<dataflow id="365" from="p_str6" to="StgValue_70" fromId="364" toId="70">
</dataflow>
<dataflow id="366" from="p_str5" to="StgValue_70" fromId="346" toId="70">
</dataflow>
<dataflow id="367" from="p_str" to="StgValue_70" fromId="320" toId="70">
</dataflow>
<dataflow id="368" from="StgValue_349" to="StgValue_70" fromId="349" toId="70">
</dataflow>
<dataflow id="369" from="StgValue_349" to="StgValue_70" fromId="349" toId="70">
</dataflow>
<dataflow id="370" from="StgValue_349" to="StgValue_70" fromId="349" toId="70">
</dataflow>
<dataflow id="371" from="StgValue_349" to="StgValue_70" fromId="349" toId="70">
</dataflow>
<dataflow id="372" from="p_str" to="StgValue_70" fromId="320" toId="70">
</dataflow>
<dataflow id="373" from="p_str" to="StgValue_70" fromId="320" toId="70">
</dataflow>
<dataflow id="375" from="_ssdm_op_SpecReset" to="StgValue_71" fromId="374" toId="71">
</dataflow>
<dataflow id="376" from="firstSample" to="StgValue_71" fromId="300" toId="71">
</dataflow>
<dataflow id="378" from="StgValue_377" to="StgValue_71" fromId="377" toId="71">
</dataflow>
<dataflow id="379" from="p_str" to="StgValue_71" fromId="320" toId="71">
</dataflow>
<dataflow id="380" from="firstSample" to="firstSample_load" fromId="300" toId="72">
</dataflow>
<dataflow id="381" from="firstSample_load" to="StgValue_73" fromId="72" toId="73">
</dataflow>
<dataflow id="382" from="UART" to="UART_addr" fromId="298" toId="74">
</dataflow>
<dataflow id="384" from="StgValue_383" to="UART_addr" fromId="383" toId="74">
</dataflow>
<dataflow id="386" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_req" fromId="385" toId="75">
</dataflow>
<dataflow id="387" from="UART_addr" to="UART_addr_req" fromId="74" toId="75">
</dataflow>
<dataflow id="388" from="StgValue_377" to="UART_addr_req" fromId="377" toId="75">
</dataflow>
<dataflow id="390" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_76" fromId="389" toId="76">
</dataflow>
<dataflow id="391" from="UART_addr" to="StgValue_76" fromId="74" toId="76">
</dataflow>
<dataflow id="393" from="StgValue_392" to="StgValue_76" fromId="392" toId="76">
</dataflow>
<dataflow id="395" from="StgValue_394" to="StgValue_76" fromId="394" toId="76">
</dataflow>
<dataflow id="396" from="UART" to="UART_addr_1" fromId="298" toId="77">
</dataflow>
<dataflow id="398" from="StgValue_397" to="UART_addr_1" fromId="397" toId="77">
</dataflow>
<dataflow id="399" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_1_req" fromId="385" toId="78">
</dataflow>
<dataflow id="400" from="UART_addr_1" to="UART_addr_1_req" fromId="77" toId="78">
</dataflow>
<dataflow id="401" from="StgValue_377" to="UART_addr_1_req" fromId="377" toId="78">
</dataflow>
<dataflow id="403" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="402" toId="79">
</dataflow>
<dataflow id="404" from="UART_addr" to="UART_addr_resp" fromId="74" toId="79">
</dataflow>
<dataflow id="405" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_80" fromId="389" toId="80">
</dataflow>
<dataflow id="406" from="UART_addr_1" to="StgValue_80" fromId="77" toId="80">
</dataflow>
<dataflow id="408" from="StgValue_407" to="StgValue_80" fromId="407" toId="80">
</dataflow>
<dataflow id="409" from="StgValue_394" to="StgValue_80" fromId="394" toId="80">
</dataflow>
<dataflow id="410" from="UART" to="UART_addr_2" fromId="298" toId="81">
</dataflow>
<dataflow id="412" from="StgValue_411" to="UART_addr_2" fromId="411" toId="81">
</dataflow>
<dataflow id="413" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_2_req" fromId="385" toId="82">
</dataflow>
<dataflow id="414" from="UART_addr_2" to="UART_addr_2_req" fromId="81" toId="82">
</dataflow>
<dataflow id="415" from="StgValue_377" to="UART_addr_2_req" fromId="377" toId="82">
</dataflow>
<dataflow id="416" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="402" toId="83">
</dataflow>
<dataflow id="417" from="UART_addr" to="UART_addr_resp" fromId="74" toId="83">
</dataflow>
<dataflow id="418" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="402" toId="84">
</dataflow>
<dataflow id="419" from="UART_addr_1" to="UART_addr_1_resp" fromId="77" toId="84">
</dataflow>
<dataflow id="420" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_85" fromId="389" toId="85">
</dataflow>
<dataflow id="421" from="UART_addr_2" to="StgValue_85" fromId="81" toId="85">
</dataflow>
<dataflow id="423" from="StgValue_422" to="StgValue_85" fromId="422" toId="85">
</dataflow>
<dataflow id="424" from="StgValue_394" to="StgValue_85" fromId="394" toId="85">
</dataflow>
<dataflow id="425" from="UART" to="UART_addr_3" fromId="298" toId="86">
</dataflow>
<dataflow id="427" from="StgValue_426" to="UART_addr_3" fromId="426" toId="86">
</dataflow>
<dataflow id="428" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_3_req" fromId="385" toId="87">
</dataflow>
<dataflow id="429" from="UART_addr_3" to="UART_addr_3_req" fromId="86" toId="87">
</dataflow>
<dataflow id="430" from="StgValue_377" to="UART_addr_3_req" fromId="377" toId="87">
</dataflow>
<dataflow id="431" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="402" toId="88">
</dataflow>
<dataflow id="432" from="UART_addr" to="UART_addr_resp" fromId="74" toId="88">
</dataflow>
<dataflow id="433" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="402" toId="89">
</dataflow>
<dataflow id="434" from="UART_addr_1" to="UART_addr_1_resp" fromId="77" toId="89">
</dataflow>
<dataflow id="435" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="402" toId="90">
</dataflow>
<dataflow id="436" from="UART_addr_2" to="UART_addr_2_resp" fromId="81" toId="90">
</dataflow>
<dataflow id="437" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_91" fromId="389" toId="91">
</dataflow>
<dataflow id="438" from="UART_addr_3" to="StgValue_91" fromId="86" toId="91">
</dataflow>
<dataflow id="439" from="StgValue_314" to="StgValue_91" fromId="314" toId="91">
</dataflow>
<dataflow id="440" from="StgValue_394" to="StgValue_91" fromId="394" toId="91">
</dataflow>
<dataflow id="441" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_1_req4" fromId="385" toId="92">
</dataflow>
<dataflow id="442" from="UART_addr_1" to="UART_addr_1_req4" fromId="77" toId="92">
</dataflow>
<dataflow id="443" from="StgValue_377" to="UART_addr_1_req4" fromId="377" toId="92">
</dataflow>
<dataflow id="444" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="402" toId="93">
</dataflow>
<dataflow id="445" from="UART_addr" to="UART_addr_resp" fromId="74" toId="93">
</dataflow>
<dataflow id="446" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="402" toId="94">
</dataflow>
<dataflow id="447" from="UART_addr_1" to="UART_addr_1_resp" fromId="77" toId="94">
</dataflow>
<dataflow id="448" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="402" toId="95">
</dataflow>
<dataflow id="449" from="UART_addr_2" to="UART_addr_2_resp" fromId="81" toId="95">
</dataflow>
<dataflow id="450" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="402" toId="96">
</dataflow>
<dataflow id="451" from="UART_addr_3" to="UART_addr_3_resp" fromId="86" toId="96">
</dataflow>
<dataflow id="452" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_97" fromId="389" toId="97">
</dataflow>
<dataflow id="453" from="UART_addr_1" to="StgValue_97" fromId="77" toId="97">
</dataflow>
<dataflow id="455" from="StgValue_454" to="StgValue_97" fromId="454" toId="97">
</dataflow>
<dataflow id="456" from="StgValue_394" to="StgValue_97" fromId="394" toId="97">
</dataflow>
<dataflow id="457" from="UART" to="UART_addr_4" fromId="298" toId="98">
</dataflow>
<dataflow id="459" from="StgValue_458" to="UART_addr_4" fromId="458" toId="98">
</dataflow>
<dataflow id="460" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_4_req" fromId="385" toId="99">
</dataflow>
<dataflow id="461" from="UART_addr_4" to="UART_addr_4_req" fromId="98" toId="99">
</dataflow>
<dataflow id="462" from="StgValue_377" to="UART_addr_4_req" fromId="377" toId="99">
</dataflow>
<dataflow id="463" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="402" toId="100">
</dataflow>
<dataflow id="464" from="UART_addr" to="UART_addr_resp" fromId="74" toId="100">
</dataflow>
<dataflow id="465" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="402" toId="101">
</dataflow>
<dataflow id="466" from="UART_addr_1" to="UART_addr_1_resp" fromId="77" toId="101">
</dataflow>
<dataflow id="467" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="402" toId="102">
</dataflow>
<dataflow id="468" from="UART_addr_2" to="UART_addr_2_resp" fromId="81" toId="102">
</dataflow>
<dataflow id="469" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="402" toId="103">
</dataflow>
<dataflow id="470" from="UART_addr_3" to="UART_addr_3_resp" fromId="86" toId="103">
</dataflow>
<dataflow id="471" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="402" toId="104">
</dataflow>
<dataflow id="472" from="UART_addr_1" to="UART_addr_1_resp5" fromId="77" toId="104">
</dataflow>
<dataflow id="473" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_105" fromId="389" toId="105">
</dataflow>
<dataflow id="474" from="UART_addr_4" to="StgValue_105" fromId="98" toId="105">
</dataflow>
<dataflow id="475" from="StgValue_377" to="StgValue_105" fromId="377" toId="105">
</dataflow>
<dataflow id="476" from="StgValue_394" to="StgValue_105" fromId="394" toId="105">
</dataflow>
<dataflow id="477" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_3_req6" fromId="385" toId="106">
</dataflow>
<dataflow id="478" from="UART_addr_3" to="UART_addr_3_req6" fromId="86" toId="106">
</dataflow>
<dataflow id="479" from="StgValue_377" to="UART_addr_3_req6" fromId="377" toId="106">
</dataflow>
<dataflow id="480" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="402" toId="107">
</dataflow>
<dataflow id="481" from="UART_addr_1" to="UART_addr_1_resp" fromId="77" toId="107">
</dataflow>
<dataflow id="482" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="402" toId="108">
</dataflow>
<dataflow id="483" from="UART_addr_2" to="UART_addr_2_resp" fromId="81" toId="108">
</dataflow>
<dataflow id="484" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="402" toId="109">
</dataflow>
<dataflow id="485" from="UART_addr_3" to="UART_addr_3_resp" fromId="86" toId="109">
</dataflow>
<dataflow id="486" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="402" toId="110">
</dataflow>
<dataflow id="487" from="UART_addr_1" to="UART_addr_1_resp5" fromId="77" toId="110">
</dataflow>
<dataflow id="488" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="402" toId="111">
</dataflow>
<dataflow id="489" from="UART_addr_4" to="UART_addr_4_resp" fromId="98" toId="111">
</dataflow>
<dataflow id="490" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_112" fromId="389" toId="112">
</dataflow>
<dataflow id="491" from="UART_addr_3" to="StgValue_112" fromId="86" toId="112">
</dataflow>
<dataflow id="492" from="StgValue_377" to="StgValue_112" fromId="377" toId="112">
</dataflow>
<dataflow id="493" from="StgValue_394" to="StgValue_112" fromId="394" toId="112">
</dataflow>
<dataflow id="494" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="402" toId="113">
</dataflow>
<dataflow id="495" from="UART_addr_2" to="UART_addr_2_resp" fromId="81" toId="113">
</dataflow>
<dataflow id="496" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="402" toId="114">
</dataflow>
<dataflow id="497" from="UART_addr_3" to="UART_addr_3_resp" fromId="86" toId="114">
</dataflow>
<dataflow id="498" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="402" toId="115">
</dataflow>
<dataflow id="499" from="UART_addr_1" to="UART_addr_1_resp5" fromId="77" toId="115">
</dataflow>
<dataflow id="500" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="402" toId="116">
</dataflow>
<dataflow id="501" from="UART_addr_4" to="UART_addr_4_resp" fromId="98" toId="116">
</dataflow>
<dataflow id="502" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="402" toId="117">
</dataflow>
<dataflow id="503" from="UART_addr_3" to="UART_addr_3_resp7" fromId="86" toId="117">
</dataflow>
<dataflow id="504" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="402" toId="118">
</dataflow>
<dataflow id="505" from="UART_addr_3" to="UART_addr_3_resp" fromId="86" toId="118">
</dataflow>
<dataflow id="506" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="402" toId="119">
</dataflow>
<dataflow id="507" from="UART_addr_1" to="UART_addr_1_resp5" fromId="77" toId="119">
</dataflow>
<dataflow id="508" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="402" toId="120">
</dataflow>
<dataflow id="509" from="UART_addr_4" to="UART_addr_4_resp" fromId="98" toId="120">
</dataflow>
<dataflow id="510" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="402" toId="121">
</dataflow>
<dataflow id="511" from="UART_addr_3" to="UART_addr_3_resp7" fromId="86" toId="121">
</dataflow>
<dataflow id="512" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="402" toId="122">
</dataflow>
<dataflow id="513" from="UART_addr_1" to="UART_addr_1_resp5" fromId="77" toId="122">
</dataflow>
<dataflow id="514" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="402" toId="123">
</dataflow>
<dataflow id="515" from="UART_addr_4" to="UART_addr_4_resp" fromId="98" toId="123">
</dataflow>
<dataflow id="516" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="402" toId="124">
</dataflow>
<dataflow id="517" from="UART_addr_3" to="UART_addr_3_resp7" fromId="86" toId="124">
</dataflow>
<dataflow id="518" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="402" toId="125">
</dataflow>
<dataflow id="519" from="UART_addr_4" to="UART_addr_4_resp" fromId="98" toId="125">
</dataflow>
<dataflow id="520" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="402" toId="126">
</dataflow>
<dataflow id="521" from="UART_addr_3" to="UART_addr_3_resp7" fromId="86" toId="126">
</dataflow>
<dataflow id="522" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="402" toId="127">
</dataflow>
<dataflow id="523" from="UART_addr_3" to="UART_addr_3_resp7" fromId="86" toId="127">
</dataflow>
<dataflow id="525" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="128">
</dataflow>
<dataflow id="526" from="UART_addr" to="UART_load_req" fromId="74" toId="128">
</dataflow>
<dataflow id="527" from="StgValue_377" to="UART_load_req" fromId="377" toId="128">
</dataflow>
<dataflow id="528" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="129">
</dataflow>
<dataflow id="529" from="UART_addr" to="UART_load_req" fromId="74" toId="129">
</dataflow>
<dataflow id="530" from="StgValue_377" to="UART_load_req" fromId="377" toId="129">
</dataflow>
<dataflow id="531" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="130">
</dataflow>
<dataflow id="532" from="UART_addr" to="UART_load_req" fromId="74" toId="130">
</dataflow>
<dataflow id="533" from="StgValue_377" to="UART_load_req" fromId="377" toId="130">
</dataflow>
<dataflow id="534" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="131">
</dataflow>
<dataflow id="535" from="UART_addr" to="UART_load_req" fromId="74" toId="131">
</dataflow>
<dataflow id="536" from="StgValue_377" to="UART_load_req" fromId="377" toId="131">
</dataflow>
<dataflow id="537" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="132">
</dataflow>
<dataflow id="538" from="UART_addr" to="UART_load_req" fromId="74" toId="132">
</dataflow>
<dataflow id="539" from="StgValue_377" to="UART_load_req" fromId="377" toId="132">
</dataflow>
<dataflow id="540" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="133">
</dataflow>
<dataflow id="541" from="UART_addr" to="UART_load_req" fromId="74" toId="133">
</dataflow>
<dataflow id="542" from="StgValue_377" to="UART_load_req" fromId="377" toId="133">
</dataflow>
<dataflow id="543" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="524" toId="134">
</dataflow>
<dataflow id="544" from="UART_addr" to="UART_load_req" fromId="74" toId="134">
</dataflow>
<dataflow id="545" from="StgValue_377" to="UART_load_req" fromId="377" toId="134">
</dataflow>
<dataflow id="547" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_read" fromId="546" toId="135">
</dataflow>
<dataflow id="548" from="UART_addr" to="UART_addr_read" fromId="74" toId="135">
</dataflow>
<dataflow id="549" from="UART_addr_read" to="temp" fromId="135" toId="136">
</dataflow>
<dataflow id="550" from="temp" to="tmp" fromId="136" toId="137">
</dataflow>
<dataflow id="552" from="StgValue_551" to="tmp" fromId="551" toId="137">
</dataflow>
<dataflow id="553" from="tmp" to="StgValue_138" fromId="137" toId="138">
</dataflow>
<dataflow id="555" from="StgValue_554" to="StgValue_139" fromId="554" toId="139">
</dataflow>
<dataflow id="556" from="calibrationSuccess" to="StgValue_139" fromId="301" toId="139">
</dataflow>
<dataflow id="558" from="StgValue_557" to="StgValue_141" fromId="557" toId="141">
</dataflow>
<dataflow id="559" from="firstSample" to="StgValue_141" fromId="300" toId="141">
</dataflow>
<dataflow id="560" from="calibrationSuccess" to="calibrationSuccess_l" fromId="301" toId="143">
</dataflow>
<dataflow id="561" from="calibrationSuccess_l" to="StgValue_144" fromId="143" toId="144">
</dataflow>
<dataflow id="562" from="UART" to="UART_addr_5" fromId="298" toId="145">
</dataflow>
<dataflow id="564" from="StgValue_563" to="UART_addr_5" fromId="563" toId="145">
</dataflow>
<dataflow id="565" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="146">
</dataflow>
<dataflow id="566" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="146">
</dataflow>
<dataflow id="567" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="146">
</dataflow>
<dataflow id="568" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="147">
</dataflow>
<dataflow id="569" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="147">
</dataflow>
<dataflow id="570" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="147">
</dataflow>
<dataflow id="571" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="148">
</dataflow>
<dataflow id="572" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="148">
</dataflow>
<dataflow id="573" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="148">
</dataflow>
<dataflow id="574" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="149">
</dataflow>
<dataflow id="575" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="149">
</dataflow>
<dataflow id="576" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="149">
</dataflow>
<dataflow id="577" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="150">
</dataflow>
<dataflow id="578" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="150">
</dataflow>
<dataflow id="579" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="150">
</dataflow>
<dataflow id="580" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="151">
</dataflow>
<dataflow id="581" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="151">
</dataflow>
<dataflow id="582" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="151">
</dataflow>
<dataflow id="583" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="524" toId="152">
</dataflow>
<dataflow id="584" from="UART_addr_5" to="UART_load_1_req" fromId="145" toId="152">
</dataflow>
<dataflow id="585" from="StgValue_377" to="UART_load_1_req" fromId="377" toId="152">
</dataflow>
<dataflow id="586" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_5_read" fromId="546" toId="153">
</dataflow>
<dataflow id="587" from="UART_addr_5" to="UART_addr_5_read" fromId="145" toId="153">
</dataflow>
<dataflow id="588" from="UART_addr_5_read" to="tmp_4" fromId="153" toId="154">
</dataflow>
<dataflow id="589" from="tmp_4" to="StgValue_155" fromId="154" toId="155">
</dataflow>
<dataflow id="590" from="UART" to="UART_addr_6" fromId="298" toId="156">
</dataflow>
<dataflow id="591" from="StgValue_411" to="UART_addr_6" fromId="411" toId="156">
</dataflow>
<dataflow id="592" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="157">
</dataflow>
<dataflow id="593" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="157">
</dataflow>
<dataflow id="594" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="157">
</dataflow>
<dataflow id="595" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="158">
</dataflow>
<dataflow id="596" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="158">
</dataflow>
<dataflow id="597" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="158">
</dataflow>
<dataflow id="598" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="159">
</dataflow>
<dataflow id="599" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="159">
</dataflow>
<dataflow id="600" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="159">
</dataflow>
<dataflow id="601" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="160">
</dataflow>
<dataflow id="602" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="160">
</dataflow>
<dataflow id="603" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="160">
</dataflow>
<dataflow id="604" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="161">
</dataflow>
<dataflow id="605" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="161">
</dataflow>
<dataflow id="606" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="161">
</dataflow>
<dataflow id="607" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="162">
</dataflow>
<dataflow id="608" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="162">
</dataflow>
<dataflow id="609" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="162">
</dataflow>
<dataflow id="610" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="524" toId="163">
</dataflow>
<dataflow id="611" from="UART_addr_6" to="UART_load_2_req" fromId="156" toId="163">
</dataflow>
<dataflow id="612" from="StgValue_377" to="UART_load_2_req" fromId="377" toId="163">
</dataflow>
<dataflow id="613" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_6_read" fromId="546" toId="164">
</dataflow>
<dataflow id="614" from="UART_addr_6" to="UART_addr_6_read" fromId="156" toId="164">
</dataflow>
<dataflow id="615" from="UART_addr_6_read" to="tmp_8" fromId="164" toId="165">
</dataflow>
<dataflow id="617" from="_ssdm_op_WriteReq.m_axi.i8P" to="OUT_req" fromId="616" toId="166">
</dataflow>
<dataflow id="618" from="OUT_r" to="OUT_req" fromId="299" toId="166">
</dataflow>
<dataflow id="619" from="StgValue_377" to="OUT_req" fromId="377" toId="166">
</dataflow>
<dataflow id="621" from="_ssdm_op_Write.m_axi.i8P" to="StgValue_167" fromId="620" toId="167">
</dataflow>
<dataflow id="622" from="OUT_r" to="StgValue_167" fromId="299" toId="167">
</dataflow>
<dataflow id="623" from="tmp_8" to="StgValue_167" fromId="165" toId="167">
</dataflow>
<dataflow id="624" from="StgValue_554" to="StgValue_167" fromId="554" toId="167">
</dataflow>
<dataflow id="625" from="tmp_8" to="tmp_5" fromId="165" toId="168">
</dataflow>
<dataflow id="627" from="StgValue_626" to="tmp_5" fromId="626" toId="168">
</dataflow>
<dataflow id="629" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_resp" fromId="628" toId="169">
</dataflow>
<dataflow id="630" from="OUT_r" to="OUT_resp" fromId="299" toId="169">
</dataflow>
<dataflow id="631" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_resp" fromId="628" toId="170">
</dataflow>
<dataflow id="632" from="OUT_r" to="OUT_resp" fromId="299" toId="170">
</dataflow>
<dataflow id="633" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_resp" fromId="628" toId="171">
</dataflow>
<dataflow id="634" from="OUT_r" to="OUT_resp" fromId="299" toId="171">
</dataflow>
<dataflow id="635" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_resp" fromId="628" toId="172">
</dataflow>
<dataflow id="636" from="OUT_r" to="OUT_resp" fromId="299" toId="172">
</dataflow>
<dataflow id="637" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_resp" fromId="628" toId="173">
</dataflow>
<dataflow id="638" from="OUT_r" to="OUT_resp" fromId="299" toId="173">
</dataflow>
<dataflow id="639" from="tmp_5" to="StgValue_174" fromId="168" toId="174">
</dataflow>
<dataflow id="640" from="StgValue_377" to="NUM_BYTES_READ" fromId="377" toId="175">
</dataflow>
<dataflow id="642" from="StgValue_641" to="StgValue_176" fromId="641" toId="176">
</dataflow>
<dataflow id="643" from="NUM_BYTES_READ" to="StgValue_176" fromId="175" toId="176">
</dataflow>
<dataflow id="644" from="NUM_BYTES_READ" to="NUM_BYTES_READ_load" fromId="175" toId="178">
</dataflow>
<dataflow id="645" from="NUM_BYTES_READ_load" to="tmp_6" fromId="178" toId="179">
</dataflow>
<dataflow id="647" from="StgValue_646" to="tmp_6" fromId="646" toId="179">
</dataflow>
<dataflow id="648" from="tmp_6" to="StgValue_180" fromId="179" toId="180">
</dataflow>
<dataflow id="649" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="181">
</dataflow>
<dataflow id="650" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="181">
</dataflow>
<dataflow id="651" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="181">
</dataflow>
<dataflow id="652" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="182">
</dataflow>
<dataflow id="653" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="182">
</dataflow>
<dataflow id="654" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="182">
</dataflow>
<dataflow id="655" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="183">
</dataflow>
<dataflow id="656" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="183">
</dataflow>
<dataflow id="657" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="183">
</dataflow>
<dataflow id="658" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="184">
</dataflow>
<dataflow id="659" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="184">
</dataflow>
<dataflow id="660" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="184">
</dataflow>
<dataflow id="661" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="185">
</dataflow>
<dataflow id="662" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="185">
</dataflow>
<dataflow id="663" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="185">
</dataflow>
<dataflow id="664" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="186">
</dataflow>
<dataflow id="665" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="186">
</dataflow>
<dataflow id="666" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="186">
</dataflow>
<dataflow id="667" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_3_req" fromId="524" toId="187">
</dataflow>
<dataflow id="668" from="UART_addr_5" to="UART_load_3_req" fromId="145" toId="187">
</dataflow>
<dataflow id="669" from="StgValue_377" to="UART_load_3_req" fromId="377" toId="187">
</dataflow>
<dataflow id="670" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_5_read_1" fromId="546" toId="188">
</dataflow>
<dataflow id="671" from="UART_addr_5" to="UART_addr_5_read_1" fromId="145" toId="188">
</dataflow>
<dataflow id="672" from="UART_addr_5_read_1" to="tmp_9" fromId="188" toId="189">
</dataflow>
<dataflow id="673" from="tmp_9" to="StgValue_190" fromId="189" toId="190">
</dataflow>
<dataflow id="674" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="191">
</dataflow>
<dataflow id="675" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="191">
</dataflow>
<dataflow id="676" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="191">
</dataflow>
<dataflow id="678" from="StgValue_677" to="StgValue_192" fromId="677" toId="192">
</dataflow>
<dataflow id="679" from="cycle_count" to="StgValue_192" fromId="302" toId="192">
</dataflow>
<dataflow id="680" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="193">
</dataflow>
<dataflow id="681" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="193">
</dataflow>
<dataflow id="682" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="193">
</dataflow>
<dataflow id="683" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="194">
</dataflow>
<dataflow id="684" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="194">
</dataflow>
<dataflow id="685" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="194">
</dataflow>
<dataflow id="686" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="195">
</dataflow>
<dataflow id="687" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="195">
</dataflow>
<dataflow id="688" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="195">
</dataflow>
<dataflow id="689" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="196">
</dataflow>
<dataflow id="690" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="196">
</dataflow>
<dataflow id="691" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="196">
</dataflow>
<dataflow id="692" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="197">
</dataflow>
<dataflow id="693" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="197">
</dataflow>
<dataflow id="694" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="197">
</dataflow>
<dataflow id="695" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_4_req" fromId="524" toId="198">
</dataflow>
<dataflow id="696" from="UART_addr_6" to="UART_load_4_req" fromId="156" toId="198">
</dataflow>
<dataflow id="697" from="StgValue_377" to="UART_load_4_req" fromId="377" toId="198">
</dataflow>
<dataflow id="698" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_6_read_1" fromId="546" toId="199">
</dataflow>
<dataflow id="699" from="UART_addr_6" to="UART_addr_6_read_1" fromId="156" toId="199">
</dataflow>
<dataflow id="700" from="UART_addr_6_read_1" to="tmp_10" fromId="199" toId="200">
</dataflow>
<dataflow id="701" from="NUM_BYTES_READ_load" to="tmp_1" fromId="178" toId="201">
</dataflow>
<dataflow id="702" from="OUT_r" to="OUT_addr" fromId="299" toId="202">
</dataflow>
<dataflow id="703" from="tmp_1" to="OUT_addr" fromId="201" toId="202">
</dataflow>
<dataflow id="704" from="_ssdm_op_WriteReq.m_axi.i8P" to="OUT_addr_req" fromId="616" toId="203">
</dataflow>
<dataflow id="705" from="OUT_addr" to="OUT_addr_req" fromId="202" toId="203">
</dataflow>
<dataflow id="706" from="StgValue_377" to="OUT_addr_req" fromId="377" toId="203">
</dataflow>
<dataflow id="707" from="StgValue_641" to="NUM_BYTES_READ_1" fromId="641" toId="204">
</dataflow>
<dataflow id="708" from="NUM_BYTES_READ_load" to="NUM_BYTES_READ_1" fromId="178" toId="204">
</dataflow>
<dataflow id="709" from="NUM_BYTES_READ_1" to="StgValue_205" fromId="204" toId="205">
</dataflow>
<dataflow id="710" from="NUM_BYTES_READ" to="StgValue_205" fromId="175" toId="205">
</dataflow>
<dataflow id="711" from="_ssdm_op_Write.m_axi.i8P" to="StgValue_206" fromId="620" toId="206">
</dataflow>
<dataflow id="712" from="OUT_addr" to="StgValue_206" fromId="202" toId="206">
</dataflow>
<dataflow id="713" from="tmp_10" to="StgValue_206" fromId="200" toId="206">
</dataflow>
<dataflow id="714" from="StgValue_554" to="StgValue_206" fromId="554" toId="206">
</dataflow>
<dataflow id="715" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_addr_resp" fromId="628" toId="207">
</dataflow>
<dataflow id="716" from="OUT_addr" to="OUT_addr_resp" fromId="202" toId="207">
</dataflow>
<dataflow id="717" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_addr_resp" fromId="628" toId="208">
</dataflow>
<dataflow id="718" from="OUT_addr" to="OUT_addr_resp" fromId="202" toId="208">
</dataflow>
<dataflow id="719" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_addr_resp" fromId="628" toId="209">
</dataflow>
<dataflow id="720" from="OUT_addr" to="OUT_addr_resp" fromId="202" toId="209">
</dataflow>
<dataflow id="721" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_addr_resp" fromId="628" toId="210">
</dataflow>
<dataflow id="722" from="OUT_addr" to="OUT_addr_resp" fromId="202" toId="210">
</dataflow>
<dataflow id="723" from="_ssdm_op_WriteResp.m_axi.i8P" to="OUT_addr_resp" fromId="628" toId="211">
</dataflow>
<dataflow id="724" from="OUT_addr" to="OUT_addr_resp" fromId="202" toId="211">
</dataflow>
<dataflow id="725" from="cycle_count" to="cycle_count_load" fromId="302" toId="213">
</dataflow>
<dataflow id="726" from="cycle_count_load" to="tmp_7" fromId="213" toId="214">
</dataflow>
<dataflow id="728" from="StgValue_727" to="tmp_7" fromId="727" toId="214">
</dataflow>
<dataflow id="729" from="tmp_7" to="StgValue_215" fromId="214" toId="215">
</dataflow>
<dataflow id="730" from="cycle_count_load" to="tmp_2" fromId="213" toId="216">
</dataflow>
<dataflow id="732" from="StgValue_731" to="tmp_2" fromId="731" toId="216">
</dataflow>
<dataflow id="733" from="tmp_2" to="StgValue_217" fromId="216" toId="217">
</dataflow>
<dataflow id="734" from="cycle_count" to="StgValue_217" fromId="302" toId="217">
</dataflow>
<dataflow id="735" from="firstSample_load" to="StgValue_1" fromId="72" toId="1">
</dataflow>
<dataflow id="736" from="tmp" to="StgValue_22" fromId="137" toId="22">
</dataflow>
<dataflow id="737" from="calibrationSuccess_l" to="StgValue_23" fromId="143" toId="23">
</dataflow>
<dataflow id="738" from="tmp_4" to="StgValue_30" fromId="154" toId="30">
</dataflow>
<dataflow id="739" from="tmp_5" to="StgValue_43" fromId="168" toId="43">
</dataflow>
<dataflow id="740" from="tmp_6" to="StgValue_44" fromId="179" toId="44">
</dataflow>
<dataflow id="741" from="tmp_9" to="StgValue_51" fromId="189" toId="51">
</dataflow>
<dataflow id="742" from="calibrationSuccess_l" to="StgValue_64" fromId="143" toId="64">
</dataflow>
<dataflow id="743" from="tmp_4" to="StgValue_64" fromId="154" toId="64">
</dataflow>
<dataflow id="744" from="tmp_5" to="StgValue_64" fromId="168" toId="64">
</dataflow>
<dataflow id="745" from="tmp_6" to="StgValue_64" fromId="179" toId="64">
</dataflow>
<dataflow id="746" from="tmp_9" to="StgValue_64" fromId="189" toId="64">
</dataflow>
<dataflow id="747" from="tmp_7" to="StgValue_64" fromId="214" toId="64">
</dataflow>
</dataflows>


</stg>
