// Seed: 2530908899
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wire id_2
);
  logic id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd22
) (
    output uwire id_0,
    input  wor   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  wand  id_4
);
  wire [1 : 1] _id_6;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4
  );
  wire [id_6 : -1] id_7;
  logic id_8;
  initial begin : LABEL_0
    $unsigned(80);
    ;
  end
  supply1 id_9, id_10;
  assign id_10 = id_10 - id_8;
  logic [id_6 : 1] id_11;
  wire id_12;
endmodule
